Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 21:01:55 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.769        0.000                      0                 1564        0.104        0.000                      0                 1564       54.305        0.000                       0                   578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.769        0.000                      0                 1560        0.104        0.000                      0                 1560       54.305        0.000                       0                   578  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.009        0.000                      0                    4        1.437        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.491ns  (logic 60.473ns (58.433%)  route 43.018ns (41.567%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.891   106.306    sm/M_alum_out[0]
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.148   106.454 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.036   107.490    sm/brams/override_address[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I2_O)        0.356   107.846 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.851   108.697    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.466    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.466    
                         arrival time                        -108.697    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.454ns  (logic 60.445ns (58.427%)  route 43.009ns (41.573%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.891   106.306    sm/M_alum_out[0]
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.148   106.454 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.036   107.490    sm/brams/override_address[0]
    SLICE_X51Y9          LUT4 (Prop_lut4_I0_O)        0.328   107.818 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.842   108.659    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.659    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.691ns  (logic 60.575ns (58.419%)  route 43.116ns (41.581%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.348   106.763    sm/M_alum_out[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.150   106.913 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.456   107.369    sm/D_states_q[2]_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.332   107.701 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.458   108.159    sm/D_states_q[2]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.283 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.613   108.896    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.502   116.018    sm/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)       -0.081   116.175    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.175    
                         arrival time                        -108.896    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.585ns  (logic 60.577ns (58.481%)  route 43.008ns (41.519%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.129   106.544    sm/M_alum_out[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.152   106.696 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.562   107.257    sm/D_states_q[7]_i_24_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.332   107.589 f  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.483   108.073    sm/D_states_q[7]_i_8_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124   108.197 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.593   108.790    sm/D_states_d__0[7]
    SLICE_X61Y21         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.506   116.022    sm/clk_IBUF_BUFG
    SLICE_X61Y21         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.281    
                         clock uncertainty           -0.035   116.246    
    SLICE_X61Y21         FDSE (Setup_fdse_C_D)       -0.067   116.179    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.179    
                         arrival time                        -108.790    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.475ns  (logic 60.575ns (58.541%)  route 42.900ns (41.459%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.348   106.763    sm/M_alum_out[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.150   106.913 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.456   107.369    sm/D_states_q[2]_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.332   107.701 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.355   108.056    sm/D_states_q[2]_i_5_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124   108.180 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.500   108.680    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.502   116.018    sm/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)       -0.067   116.189    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.189    
                         arrival time                        -108.681    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.368ns  (logic 60.575ns (58.601%)  route 42.793ns (41.399%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.348   106.763    sm/M_alum_out[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.150   106.913 r  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.456   107.369    sm/D_states_q[2]_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.332   107.701 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.350   108.051    sm/D_states_q[2]_i_5_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124   108.175 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.398   108.573    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.502   116.018    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.277    
                         clock uncertainty           -0.035   116.242    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)       -0.047   116.195    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.195    
                         arrival time                        -108.573    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.330ns  (logic 60.575ns (58.623%)  route 42.755ns (41.377%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.348   106.763    sm/M_alum_out[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.150   106.913 f  sm/D_states_q[2]_i_20/O
                         net (fo=2, routed)           0.487   107.400    sm/D_states_q[2]_i_20_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.332   107.732 r  sm/D_states_q[1]_i_6/O
                         net (fo=4, routed)           0.679   108.411    sm/D_states_q[1]_i_6_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.535 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.535    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.502   116.018    sm/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.029   116.285    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.285    
                         arrival time                        -108.535    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.272ns  (logic 60.341ns (58.429%)  route 42.932ns (41.571%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.989   106.404    sm/M_alum_out[0]
    SLICE_X58Y22         LUT6 (Prop_lut6_I4_O)        0.124   106.528 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.911   107.439    sm/D_states_q[1]_i_8_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124   107.563 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.791   108.354    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124   108.478 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.478    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.502   116.018    sm/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.031   116.287    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.287    
                         arrival time                        -108.478    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.185ns  (logic 60.577ns (58.707%)  route 42.609ns (41.293%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.129   106.544    sm/M_alum_out[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.152   106.696 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.426   107.122    sm/D_states_q[7]_i_24_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.332   107.454 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.813   108.267    sm/D_states_q[0]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124   108.391 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.391    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X63Y19         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X63Y19         FDSE (Setup_fdse_C_D)        0.031   116.293    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.293    
                         arrival time                        -108.391    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.905ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.184ns  (logic 60.577ns (58.708%)  route 42.607ns (41.292%))
  Logic Levels:           322  (CARRY4=286 LUT2=1 LUT3=26 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=111, routed)         1.311     6.995    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X56Y20         LUT3 (Prop_lut3_I1_O)        0.323     7.318 r  sm/ram_reg_i_139/O
                         net (fo=1, routed)           1.390     8.708    sm/ram_reg_i_139_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.348     9.056 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.710     9.766    sm/ram_reg_i_125_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.890 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.251    11.140    L_reg/M_sm_ra1[0]
    SLICE_X34Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.264 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.204    12.468    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.124    12.592 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.586    13.178    sm/M_alum_a[31]
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124    13.302 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    13.302    alum/S[0]
    SLICE_X37Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.834 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.834    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.948    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.062    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    14.176    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.290    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.404    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.518    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.632    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.903 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.251    16.154    alum/temp_out0[31]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.373    16.527 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.527    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.060 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.177 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.177    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.294 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.294    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.411 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.411    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.528 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.528    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.645 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.645    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.762 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.762    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.879 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.879    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.036 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.883    18.918    alum/temp_out0[30]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    19.250 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    19.250    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.800 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.800    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.914    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.028    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.142    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.256    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.370    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.484    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.598 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.598    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.755 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.081    21.836    alum/temp_out0[29]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    22.165 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    22.165    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.715 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.829 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.829    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.943 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.943    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.057 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.057    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.171 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.171    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.285 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.285    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.399 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.399    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.513 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.513    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.670 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.988    24.659    alum/temp_out0[28]
    SLICE_X30Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.459 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.459    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.576 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.576    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.693 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.693    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.810    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.927 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.044 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    26.044    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.161 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.161    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.278 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.278    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.435 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.011    27.446    alum/temp_out0[27]
    SLICE_X29Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.234 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.348 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.348    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.462 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.462    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.576 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.576    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.690 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.690    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.804 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.804    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.918 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.918    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.032 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.032    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.189 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          0.971    30.159    alum/temp_out0[26]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.488 r  alum/D_registers_q[7][25]_i_54/O
                         net (fo=1, routed)           0.000    30.488    alum/D_registers_q[7][25]_i_54_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.038 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.038    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.152 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.152    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.266 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.266    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.380 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.380    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.494 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.494    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.608 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.608    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.722 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.722    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.836 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.836    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.993 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.919    32.912    alum/temp_out0[25]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.241 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.241    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.791 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.791    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.905 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.905    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.019 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.019    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.133 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.133    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.247 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.247    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.361 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.361    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.475    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.589 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.589    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.746 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.737    35.483    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.812 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.812    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.362 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.362    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.476 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.476    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.590 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.590    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.704 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.704    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.818 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.818    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.046 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.046    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.160 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.160    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.317 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.901    38.219    alum/temp_out0[23]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.548 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.548    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.098 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.098    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.212 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.212    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.326 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.326    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.440 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.440    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.554 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.554    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.668 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.668    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.782 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.782    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.896 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.896    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.053 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          1.237    41.290    alum/temp_out0[22]
    SLICE_X34Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.090 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.090    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.207 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.441 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.441    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.013    44.079    alum/temp_out0[21]
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.332    44.411 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.411    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.961 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.961    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.075 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.075    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.189 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.189    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.303 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.303    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.417 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.417    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.531 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.645 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.645    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.759 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.759    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.916 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.927    46.842    alum/temp_out0[20]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.627 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    47.627    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.741 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.741    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.855 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    47.855    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.969 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.969    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.083 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.582 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.752    49.334    alum/temp_out0[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.119 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.119    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.233 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.233    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.347 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.347    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.461 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.461    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.575    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.689    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.803    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.917 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.917    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.074 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.921    51.995    alum/temp_out0[18]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    52.324 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.324    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.857 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    52.857    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.974 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.974    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.091 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.091    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.208 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.325 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.325    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.442 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.559 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.559    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.676 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.009    53.685    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.842 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.172    55.015    alum/temp_out0[17]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.347 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.347    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.897 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.897    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.011 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.125 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.125    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.239 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.239    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.353 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.353    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.467 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.467    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.581 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.581    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.695 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.695    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.852 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.081    57.933    alum/temp_out0[16]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.262 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.262    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.795 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.795    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.912 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.912    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.029 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.029    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.146 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    59.146    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.263 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.263    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.380 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.771 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.896    60.667    alum/temp_out0[15]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    60.999 r  alum/D_registers_q[7][13]_i_96/O
                         net (fo=1, routed)           0.000    60.999    alum/D_registers_q[7][13]_i_96_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.549 r  alum/D_registers_q_reg[7][13]_i_82/CO[3]
                         net (fo=1, routed)           0.000    61.549    alum/D_registers_q_reg[7][13]_i_82_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.663 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.663    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.777 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.777    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.891 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.005 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.119 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.119    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.233 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.233    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.347 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.347    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.504 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.817    63.320    alum/temp_out0[14]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.649 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.649    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.199 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.199    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.313 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.313    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.427 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.427    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.541 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.541    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.655 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.655    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.769 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.769    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.883 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.883    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.997 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.009    65.006    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.163 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.064    66.228    alum/temp_out0[13]
    SLICE_X49Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.013 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    67.013    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.127 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.241 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.241    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.355 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.355    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.469 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.469    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.583 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.583    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.697 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.697    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.811 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    67.820    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.977 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.119    69.095    alum/temp_out0[12]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    69.424 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.424    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.957 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.957    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.074 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.074    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.191 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.191    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.308 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.308    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.425 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.425    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.542 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.542    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.659 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.659    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.776 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    70.785    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.942 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.269    72.211    alum/temp_out0[11]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    72.543 r  alum/D_registers_q[7][10]_i_52/O
                         net (fo=1, routed)           0.000    72.543    alum/D_registers_q[7][10]_i_52_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.093 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.207 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.207    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.321 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.321    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.435 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.435    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.549 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.549    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.663 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.777 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    73.786    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.900 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.900    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.057 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.945    75.001    alum/temp_out0[10]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.330 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.330    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.863 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.863    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.980 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.980    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.097 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    76.097    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.214 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    76.214    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.331 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.331    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.448 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.448    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.565 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.565    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.682 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    76.691    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.848 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.306    78.155    alum/temp_out0[9]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    78.487 r  alum/D_registers_q[7][8]_i_84/O
                         net (fo=1, routed)           0.000    78.487    alum/D_registers_q[7][8]_i_84_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.037 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.151 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    79.151    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.265 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.265    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.379 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.379    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.607 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.721 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.721    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.878 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.286    81.164    alum/temp_out0[8]
    SLICE_X48Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.949 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.949    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.063 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    82.063    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.177 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    82.177    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.291 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    82.291    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.405 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    82.405    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.519 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.519    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.633 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.633    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.747 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.747    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.904 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.222    84.125    alum/temp_out0[7]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    84.454 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    84.454    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.004 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    85.004    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.118 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.118    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.232 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.232    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.346 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.346    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.460 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    85.460    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.574 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.574    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.688 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.688    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.802 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.802    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.959 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.320    87.279    alum/temp_out0[6]
    SLICE_X44Y4          LUT3 (Prop_lut3_I0_O)        0.329    87.608 r  alum/D_registers_q[7][3]_i_158/O
                         net (fo=1, routed)           0.000    87.608    alum/D_registers_q[7][3]_i_158_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.158 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    88.158    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.272 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.272    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.386 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    88.386    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.500 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.500    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.614 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    88.614    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.728 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.728    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.842 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.842    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.999 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.064    90.063    alum/temp_out0[5]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.329    90.392 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    90.392    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.942 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    90.942    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.056 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.056    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.170 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    91.170    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.284 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    91.284    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.398 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    91.398    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.512 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.512    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.626 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.626    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.740 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.897 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.058    92.955    alum/temp_out0[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.329    93.284 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    93.284    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.817 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    93.817    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.934 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    93.934    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.051 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    94.051    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.168 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    94.168    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.285 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.285    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.402 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    94.402    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.519 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    94.519    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.636 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.793 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.212    96.005    alum/temp_out0[3]
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.332    96.337 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.870 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.870    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.987 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.987    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.104 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    97.104    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.221 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    97.221    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.338 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    97.338    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.455 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    97.455    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.572 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    97.572    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.689 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.689    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.846 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.141    98.987    alum/temp_out0[2]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.332    99.319 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    99.319    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.852 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.969 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    99.969    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.086 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.086    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.203 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000   100.203    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.320 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.320    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.437 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000   100.437    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.554 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.554    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.671 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   100.671    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.828 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.947   101.775    alum/temp_out0[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   102.107 r  alum/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.000   102.107    alum/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.657 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   102.657    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.771 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.771    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.885 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   102.885    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.999 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.999    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.113 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   103.113    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.227 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.341 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   103.341    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.455 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   103.455    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.612 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.459   104.071    sm/temp_out0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.329   104.400 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.452   104.852    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I0_O)        0.124   104.976 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.315   105.291    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124   105.415 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.129   106.544    sm/M_alum_out[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.152   106.696 r  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.562   107.257    sm/D_states_q[7]_i_24_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.332   107.589 r  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.676   108.265    sm/D_states_q[7]_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.124   108.389 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.389    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.508   116.024    sm/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.273   116.297    
                         clock uncertainty           -0.035   116.262    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.032   116.294    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        116.294    
                         arrival time                        -108.389    
  -------------------------------------------------------------------
                         slack                                  7.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.455%)  route 0.286ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.948    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X56Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.844    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.455%)  route 0.286ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.948    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X56Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.844    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.455%)  route 0.286ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.948    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X56Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.844    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.455%)  route 0.286ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.948    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X56Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.844    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.934    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.934    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.934    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.773%)  route 0.270ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.934    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.595     1.539    forLoop_idx_0_385818838[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.184     1.887    forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.041 r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     2.041    forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.094 r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.094    forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.052    forLoop_idx_0_385818838[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.780%)  route 0.278ns (65.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.925    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.768    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y14   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X38Y7    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y8    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X30Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X33Y13   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y10   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.994ns (21.610%)  route 3.606ns (78.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518     5.723 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         1.255     6.978    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.150     7.128 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.643     8.771    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.326     9.097 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.708     9.805    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X50Y25         FDPE (Recov_fdpe_C_PRE)     -0.361   115.814    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                106.009    

Slack (MET) :             106.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.994ns (21.610%)  route 3.606ns (78.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518     5.723 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         1.255     6.978    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.150     7.128 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.643     8.771    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.326     9.097 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.708     9.805    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X50Y25         FDPE (Recov_fdpe_C_PRE)     -0.361   115.814    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                106.009    

Slack (MET) :             106.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.994ns (21.610%)  route 3.606ns (78.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518     5.723 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         1.255     6.978    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.150     7.128 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.643     8.771    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.326     9.097 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.708     9.805    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X50Y25         FDPE (Recov_fdpe_C_PRE)     -0.361   115.814    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                106.009    

Slack (MET) :             106.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.994ns (21.610%)  route 3.606ns (78.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518     5.723 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=110, routed)         1.255     6.978    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I2_O)        0.150     7.128 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.643     8.771    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I0_O)        0.326     9.097 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.708     9.805    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435   115.951    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X50Y25         FDPE (Recov_fdpe_C_PRE)     -0.361   115.814    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                106.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.227ns (16.552%)  route 1.144ns (83.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.908     2.562    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I3_O)        0.099     2.661 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.897    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X50Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.227ns (16.552%)  route 1.144ns (83.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.908     2.562    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I3_O)        0.099     2.661 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.897    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X50Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.227ns (16.552%)  route 1.144ns (83.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.908     2.562    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I3_O)        0.099     2.661 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.897    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X50Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.227ns (16.552%)  route 1.144ns (83.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=106, routed)         0.908     2.562    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I3_O)        0.099     2.661 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.897    fifo_reset_cond/AS[0]
    SLICE_X50Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X50Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.437    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.321ns  (logic 11.651ns (30.403%)  route 26.670ns (69.597%))
  Logic Levels:           33  (CARRY4=8 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.164    34.278    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.152    34.430 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.280    39.710    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.767    43.476 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.476    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.722ns  (logic 11.400ns (30.221%)  route 26.322ns (69.779%))
  Logic Levels:           33  (CARRY4=8 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.153    34.267    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    34.391 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.943    39.334    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.878 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.878    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.641ns  (logic 11.409ns (30.310%)  route 26.232ns (69.690%))
  Logic Levels:           33  (CARRY4=8 LUT3=6 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.852    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.976 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.909    33.885    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.124    34.009 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.234    39.244    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.797 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.797    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.600ns  (logic 11.407ns (30.337%)  route 26.194ns (69.663%))
  Logic Levels:           33  (CARRY4=8 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.164    34.278    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I3_O)        0.124    34.402 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.803    39.205    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.756 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.756    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.536ns  (logic 11.638ns (31.004%)  route 25.898ns (68.996%))
  Logic Levels:           33  (CARRY4=8 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.153    34.267    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.154    34.421 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.519    38.940    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.752    42.691 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.691    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.493ns  (logic 11.411ns (30.436%)  route 26.082ns (69.564%))
  Logic Levels:           33  (CARRY4=8 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.990    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.124    33.114 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.759    33.873    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.124    33.997 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.096    39.093    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.649 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.649    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.059ns  (logic 11.636ns (31.400%)  route 25.423ns (68.600%))
  Logic Levels:           33  (CARRY4=8 LUT3=5 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.349     8.023    L_reg/M_sm_timer[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  L_reg/L_682182f8_remainder0_carry_i_29__1/O
                         net (fo=1, routed)           0.845     8.991    L_reg/L_682182f8_remainder0_carry_i_29__1_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.115 f  L_reg/L_682182f8_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.954    10.069    L_reg/L_682182f8_remainder0_carry_i_16__1_n_0
    SLICE_X30Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.221 f  L_reg/L_682182f8_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.905    L_reg/L_682182f8_remainder0_carry_i_19__1_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I3_O)        0.374    11.279 r  L_reg/L_682182f8_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.120    L_reg/L_682182f8_remainder0_carry_i_10__1_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I1_O)        0.328    12.448 r  L_reg/L_682182f8_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.448    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X31Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.998 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.998    timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.220 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.033    14.253    L_reg/L_682182f8_remainder0_3[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.293    14.546 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.015    15.561    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.326    15.887 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    16.331    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.481 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.839    17.320    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.672 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.665    18.336    L_reg/i__carry_i_19__3_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.662 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.483    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.607 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.319    20.927    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X34Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.051 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.051    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.431 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.431    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.746 f  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.828    22.574    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.881 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.799    23.680    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X33Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.804 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    24.946    L_reg/i__carry_i_14__1_0
    SLICE_X30Y0          LUT3 (Prop_lut3_I0_O)        0.124    25.070 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.682    25.751    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.875 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.847    26.722    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.846 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.432    L_reg/i__carry_i_13__3_n_0
    SLICE_X31Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.582 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.805    28.388    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X32Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.714 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.714    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.264 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.264    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.378 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.378    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.492 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.492    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.714 r  timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.773    30.487    timerseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.786 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.937    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.061 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.988    32.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.124    32.173 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    32.852    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.976 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.876    33.852    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I1_O)        0.149    34.001 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.458    38.459    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.755    42.215 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.215    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.488ns  (logic 11.508ns (31.540%)  route 24.980ns (68.460%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          2.438     8.040    L_reg/M_sm_pbc[13]
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.146     8.186 r  L_reg/L_682182f8_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.982     9.168    L_reg/L_682182f8_remainder0_carry_i_23__0_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.328     9.496 f  L_reg/L_682182f8_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.678    10.174    L_reg/L_682182f8_remainder0_carry_i_18__0_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.326 f  L_reg/L_682182f8_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.994    L_reg/L_682182f8_remainder0_carry_i_20__0_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.354 r  L_reg/L_682182f8_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.181    12.535    L_reg/L_682182f8_remainder0_carry_i_10__0_n_0
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.861 r  L_reg/L_682182f8_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.861    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.411 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.411    bseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.525 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.525    bseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.747 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.977    14.724    L_reg/L_682182f8_remainder0_1[8]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.299    15.023 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.126    16.149    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.273 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.820    17.093    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.217 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.837    18.053    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.205 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.007    19.213    L_reg/i__carry_i_20__2_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I3_O)        0.332    19.545 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.844    20.389    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.513 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.850    21.363    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.487 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.487    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.867 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.867    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.190 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.036    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.306    23.342 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.583    23.925    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.049 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.979    25.028    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.152 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.998    26.149    L_reg/i__carry_i_13__1_0
    SLICE_X65Y0          LUT5 (Prop_lut5_I0_O)        0.152    26.301 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.807    27.108    L_reg/i__carry_i_23__1_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.332    27.440 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.423    27.863    L_reg/i__carry_i_13__1_n_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.981 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    28.634    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X64Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.960 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.960    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.493 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.493    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.610 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.610    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.829 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.689    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.295    30.984 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.417    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.541 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.930    32.470    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.594 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.879    33.473    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.597 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.212    34.809    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.153    34.962 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.970    37.932    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.633 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.633    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.406ns  (logic 11.288ns (31.006%)  route 25.118ns (68.994%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.561     5.145    L_reg/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          2.438     8.040    L_reg/M_sm_pbc[13]
    SLICE_X56Y2          LUT2 (Prop_lut2_I1_O)        0.146     8.186 r  L_reg/L_682182f8_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.982     9.168    L_reg/L_682182f8_remainder0_carry_i_23__0_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.328     9.496 f  L_reg/L_682182f8_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.678    10.174    L_reg/L_682182f8_remainder0_carry_i_18__0_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.326 f  L_reg/L_682182f8_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.994    L_reg/L_682182f8_remainder0_carry_i_20__0_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.354 r  L_reg/L_682182f8_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.181    12.535    L_reg/L_682182f8_remainder0_carry_i_10__0_n_0
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.861 r  L_reg/L_682182f8_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.861    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.411 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.411    bseg_driver/decimal_renderer/L_682182f8_remainder0_carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.525 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.525    bseg_driver/decimal_renderer/L_682182f8_remainder0_carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.747 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.977    14.724    L_reg/L_682182f8_remainder0_1[8]
    SLICE_X58Y3          LUT5 (Prop_lut5_I4_O)        0.299    15.023 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.126    16.149    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.273 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.820    17.093    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.217 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.837    18.053    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.205 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.007    19.213    L_reg/i__carry_i_20__2_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I3_O)        0.332    19.545 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.844    20.389    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X61Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.513 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.850    21.363    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.487 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.487    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.867 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.867    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.190 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.036    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.306    23.342 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.583    23.925    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.049 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.979    25.028    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124    25.152 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.998    26.149    L_reg/i__carry_i_13__1_0
    SLICE_X65Y0          LUT5 (Prop_lut5_I0_O)        0.152    26.301 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.807    27.108    L_reg/i__carry_i_23__1_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.332    27.440 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.423    27.863    L_reg/i__carry_i_13__1_n_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.118    27.981 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    28.634    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X64Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.960 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.960    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.493 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.493    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.610 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.610    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.829 r  bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.689    bseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.295    30.984 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.417    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.541 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.930    32.470    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.594 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.879    33.473    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.597 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.226    34.823    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.124    34.947 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.094    38.041    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.551 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.551    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.212ns  (logic 12.035ns (33.234%)  route 24.178ns (66.766%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X28Y5          FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.661     7.267    L_reg/M_sm_pac[12]
    SLICE_X43Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.419 f  L_reg/L_682182f8_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.978     8.397    L_reg/L_682182f8_remainder0_carry_i_23_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.326     8.723 f  L_reg/L_682182f8_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.794     9.517    L_reg/L_682182f8_remainder0_carry_i_12_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.119     9.636 f  L_reg/L_682182f8_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.305    L_reg/L_682182f8_remainder0_carry_i_20_n_0
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.665 r  L_reg/L_682182f8_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.989    11.654    L_reg/L_682182f8_remainder0_carry_i_10_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.980 r  L_reg/L_682182f8_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.980    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X47Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.620 f  aseg_driver/decimal_renderer/L_682182f8_remainder0_carry/O[3]
                         net (fo=1, routed)           0.795    13.414    L_reg/L_682182f8_remainder0[3]
    SLICE_X45Y2          LUT4 (Prop_lut4_I1_O)        0.306    13.720 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.574    15.294    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.124    15.418 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.978    16.396    L_reg/i__carry__1_i_11_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I0_O)        0.124    16.520 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.505    17.025    L_reg/i__carry__0_i_19_n_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I1_O)        0.150    17.175 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.022    18.197    L_reg/i__carry_i_20__0_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.354    18.551 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    19.527    L_reg/i__carry_i_11_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.853 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.338    20.191    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.698 r  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.698    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.812 r  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.812    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.146 r  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.831    21.977    L_reg/L_682182f8_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.280 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.441    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.565 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.002    23.567    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y1          LUT2 (Prop_lut2_I0_O)        0.157    23.724 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.154    24.878    L_reg/i__carry_i_13_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.377    25.255 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.707    L_reg/i__carry_i_23_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.035 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.036    27.071    L_reg/i__carry_i_13_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.223 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.424    27.647    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X41Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.979 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.979    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.529 r  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.529    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.643 r  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.643    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.757 r  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.757    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.979 f  aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.807    aseg_driver/decimal_renderer/L_682182f8_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.106 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    31.136    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.260 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.623    31.883    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.007 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.685    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.809 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.014    33.824    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.146    33.970 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.666    37.636    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    41.363 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.363    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_385818838[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.477ns (75.942%)  route 0.468ns (24.058%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_385818838[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_385818838[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_385818838[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     1.773    forLoop_idx_0_385818838[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X65Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  forLoop_idx_0_385818838[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.870    forLoop_idx_0_385818838[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.915 r  forLoop_idx_0_385818838[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.343     2.258    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.481 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.481    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_501127754[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.466ns (72.780%)  route 0.548ns (27.220%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    forLoop_idx_0_501127754[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_501127754[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_501127754[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.755    forLoop_idx_0_501127754[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  forLoop_idx_0_501127754[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.852    forLoop_idx_0_501127754[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  forLoop_idx_0_501127754[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=19, routed)          0.420     2.317    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.551 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.551    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_385818838[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.476ns (71.300%)  route 0.594ns (28.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.591     1.535    forLoop_idx_0_385818838[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_385818838[2].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_385818838[2].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.072     1.771    forLoop_idx_0_385818838[2].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  forLoop_idx_0_385818838[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.922    forLoop_idx_0_385818838[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.045     1.967 r  forLoop_idx_0_385818838[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          0.416     2.383    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.605 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.605    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_501127754[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.415ns (67.540%)  route 0.680ns (32.460%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.593     1.537    forLoop_idx_0_501127754[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  forLoop_idx_0_501127754[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_501127754[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.266     1.944    forLoop_idx_0_501127754[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X60Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.989 r  forLoop_idx_0_501127754[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.414     2.403    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.633 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.633    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.481ns (67.499%)  route 0.713ns (32.501%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.593     1.537    forLoop_idx_0_385818838[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.774    forLoop_idx_0_385818838[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  forLoop_idx_0_385818838[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.871    forLoop_idx_0_385818838[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X61Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  forLoop_idx_0_385818838[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=10, routed)          0.588     2.504    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.730 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.730    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_385818838[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.457ns (64.805%)  route 0.791ns (35.195%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.592     1.536    forLoop_idx_0_385818838[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_385818838[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_385818838[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.127     1.804    forLoop_idx_0_385818838[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  forLoop_idx_0_385818838[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.108     1.957    forLoop_idx_0_385818838[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.045     2.002 r  forLoop_idx_0_385818838[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.556     2.558    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.784 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.784    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.373ns (59.413%)  route 0.938ns (40.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.553     1.497    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.638 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.938     2.576    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.808 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.808    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.433ns (59.931%)  route 0.958ns (40.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.318     1.996    bseg_driver/ctr/S[0]
    SLICE_X64Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.041 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.682    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.929 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.929    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.431ns (57.896%)  route 1.041ns (42.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.041     2.714    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.981 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.981    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.431ns (58.502%)  route 1.015ns (41.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.295     1.973    bseg_driver/ctr/S[1]
    SLICE_X64Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.018 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.739    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.984 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.984    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_385818838[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.488ns (31.315%)  route 3.263ns (68.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.263     4.750    forLoop_idx_0_385818838[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_385818838[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.509     4.913    forLoop_idx_0_385818838[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_385818838[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_385818838[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 1.490ns (31.587%)  route 3.227ns (68.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.227     4.716    forLoop_idx_0_385818838[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_385818838[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443     4.847    forLoop_idx_0_385818838[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_385818838[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.493ns (31.908%)  route 3.187ns (68.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           3.187     4.680    cond_butt_next_play/sync/D[0]
    SLICE_X58Y26         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.503     4.908    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.598ns  (logic 1.502ns (32.672%)  route 3.096ns (67.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.096     4.598    forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.443     4.847    forLoop_idx_0_385818838[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.500ns (33.066%)  route 3.036ns (66.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.036     4.536    forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.444     4.848    forLoop_idx_0_385818838[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.496ns (34.442%)  route 2.847ns (65.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.847     4.342    reset_cond/AS[0]
    SLICE_X52Y25         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y25         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.496ns (34.442%)  route 2.847ns (65.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.847     4.342    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.496ns (34.442%)  route 2.847ns (65.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.847     4.342    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.496ns (34.442%)  route 2.847ns (65.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.847     4.342    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.342ns  (logic 1.496ns (34.442%)  route 2.847ns (65.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.847     4.342    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_501127754[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.230ns (30.813%)  route 0.516ns (69.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.516     0.746    forLoop_idx_0_501127754[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_501127754[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    forLoop_idx_0_501127754[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_501127754[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_501127754[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.236ns (31.166%)  route 0.521ns (68.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.757    forLoop_idx_0_501127754[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_501127754[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.863     2.053    forLoop_idx_0_501127754[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_501127754[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.263ns (18.473%)  route 1.162ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.425    reset_cond/AS[0]
    SLICE_X52Y25         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y25         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.263ns (18.473%)  route 1.162ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.425    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.263ns (18.473%)  route 1.162ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.425    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.263ns (18.473%)  route 1.162ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.425    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.263ns (18.473%)  route 1.162ns (81.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.162     1.425    reset_cond/AS[0]
    SLICE_X53Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.261ns (16.535%)  route 1.318ns (83.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.318     1.579    cond_butt_next_play/sync/D[0]
    SLICE_X58Y26         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.849     2.039    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.268ns (16.053%)  route 1.399ns (83.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.399     1.667    forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.835     2.025    forLoop_idx_0_385818838[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_385818838[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.270ns (15.860%)  route 1.432ns (84.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.432     1.702    forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=577, routed)         0.834     2.024    forLoop_idx_0_385818838[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  forLoop_idx_0_385818838[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





