fpga, src, krnl, dst
1, 0, vadd_1, 1
0, 2, vadd_2, 6, 0, 6, vadd_3, 3, 0, 2, vmul_1, 3, 0, 3, vinc_1, 4, 0, 4, vinc_2, 5, 0, 5, vinc_3, 7
