<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v</a>
defines: 
time_elapsed: 0.077s
ram usage: 11136 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v</a>
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v:7</a>:26: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS&#39;s ARRAYSEL generates 3 bits.
                                                                                             : ... In instance top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v:10</a>:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;i&#39; generates 32 bits.
                                                                                              : ... In instance top
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v:12</a>:6: Unsupported: Ignoring delay on this delayed statement.
                                                                                               : ... In instance top
%Warning-COMBDLY: <a href="../../../../third_party/tests/ivtest/ivltests/pr2085984.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2085984.v:7</a>:26: Delayed assignments (&lt;=) in non-clocked (non flop or latch) block
                                                                                               : ... Suggest blocking assignments (=)
                  *** See the manual before disabling this,
                  else you may end up with different sim results.

</pre>
</body>