Warning: duplicate option '-significant_digits' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 06:31:50 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U72/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U72/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n151 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U13/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U13/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n2 (net)                            1        0.607                                              0.000      2.215 f
  wptr_full/U12/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U12/Y (AND2X1_RVT)                                               0.043                          0.074      2.289 f
  wptr_full/n174 (net)                          3        2.345                                              0.000      2.289 f
  wptr_full/U18/S0 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.289 f
  wptr_full/U18/Y (MUX21X2_RVT)                                              0.044                          0.101      2.390 f
  wptr_full/n187 (net)                          2        2.190                                              0.000      2.390 f
  wptr_full/U17/A1 (XNOR2X2_RVT)                                   0.000     0.044     0.000                0.000      2.390 f
  wptr_full/U17/Y (XNOR2X2_RVT)                                              0.031                          0.090      2.480 r
  wptr_full/n127 (net)                          1        0.465                                              0.000      2.480 r
  wptr_full/U43/A3 (AND4X1_RVT)                                    0.000     0.031     0.000                0.000      2.480 r
  wptr_full/U43/Y (AND4X1_RVT)                                               0.035                          0.087      2.567 r
  wptr_full/n140 (net)                          1        0.552                                              0.000      2.567 r
  wptr_full/U5/A1 (AND3X1_RVT)                                     0.000     0.035     0.000                0.000      2.567 r
  wptr_full/U5/Y (AND3X1_RVT)                                                0.027                          0.060      2.627 r
  wptr_full/wfull_val (net)                     1        0.512                                              0.000      2.627 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                             0.000     0.027     0.000                0.000      2.627 r
  data arrival time                                                                                                    2.627

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                    0.000      1.900 r
  library setup time                                                                                       -0.127      1.773
  data required time                                                                                                   1.773
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.773
  data arrival time                                                                                                   -2.627
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.854


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                              0.091                          0.098      2.188 r
  rptr_empty/n24 (net)                          2        1.107                                              0.000      2.188 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                   0.000     0.091     0.000                0.000      2.188 r
  rptr_empty/U10/Y (AO22X1_RVT)                                              0.054                          0.092      2.281 r
  rptr_empty/n3 (net)                           2        2.684                                              0.000      2.281 r
  rptr_empty/U9/A (INVX2_RVT)                                      0.000     0.054     0.000                0.000      2.281 r
  rptr_empty/U9/Y (INVX2_RVT)                                                0.028                          0.020      2.300 f
  rptr_empty/n69 (net)                          2        1.112                                              0.000      2.300 f
  rptr_empty/U75/A1 (MUX21X2_RVT)                                  0.000     0.028     0.000                0.000      2.300 f
  rptr_empty/U75/Y (MUX21X2_RVT)                                             0.044                          0.087      2.387 f
  rptr_empty/n85 (net)                          2        2.190                                              0.000      2.387 f
  rptr_empty/U34/A1 (XNOR2X2_RVT)                                  0.000     0.044     0.000                0.000      2.387 f
  rptr_empty/U34/Y (XNOR2X2_RVT)                                             0.032                          0.091      2.479 r
  rptr_empty/n15 (net)                          1        0.622                                              0.000      2.479 r
  rptr_empty/U31/A1 (NAND3X0_RVT)                                  0.000     0.032     0.000                0.000      2.479 r
  rptr_empty/U31/Y (NAND3X0_RVT)                                             0.048                          0.042      2.520 f
  rptr_empty/n13 (net)                          1        0.564                                              0.000      2.520 f
  rptr_empty/U24/A1 (NOR3X0_RVT)                                   0.000     0.048     0.000                0.000      2.520 f
  rptr_empty/U24/Y (NOR3X0_RVT)                                              0.021                          0.107      2.627 r
  rptr_empty/rempty_val (net)                   1        0.512                                              0.000      2.627 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                           0.000     0.021     0.000                0.000      2.627 r
  data arrival time                                                                                                    2.627

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.627
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.852


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U78/A (INVX4_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U78/Y (INVX4_RVT)                                                0.063                          0.035      2.127 r
  wptr_full/n160 (net)                          2        1.399                                              0.000      2.127 r
  wptr_full/U32/A2 (OR2X2_RVT)                                     0.000     0.063     0.000                0.000      2.127 r
  wptr_full/U32/Y (OR2X2_RVT)                                                0.029                          0.069      2.196 r
  wptr_full/n165 (net)                          3        1.675                                              0.000      2.196 r
  wptr_full/U21/A (NBUFFX2_RVT)                                    0.000     0.029     0.000                0.000      2.196 r
  wptr_full/U21/Y (NBUFFX2_RVT)                                              0.022                          0.046      2.242 r
  wptr_full/n115 (net)                          2        1.021                                              0.000      2.242 r
  wptr_full/U58/A4 (OA22X1_RVT)                                    0.000     0.022     0.000                0.000      2.242 r
  wptr_full/U58/Y (OA22X1_RVT)                                               0.035                          0.064      2.306 r
  wptr_full/n166 (net)                          2        1.151                                              0.000      2.306 r
  wptr_full/U4/A1 (MUX21X1_RVT)                                    0.000     0.035     0.000                0.000      2.306 r
  wptr_full/U4/Y (MUX21X1_RVT)                                               0.046                          0.094      2.400 r
  wptr_full/n191 (net)                          2        1.803                                              0.000      2.400 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                           0.000     0.046     0.000                0.000      2.400 r
  data arrival time                                                                                                    2.400

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.133      1.767
  data required time                                                                                                   1.767
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.767
  data arrival time                                                                                                   -2.400
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.633


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U78/A (INVX4_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U78/Y (INVX4_RVT)                                                0.063                          0.035      2.127 r
  wptr_full/n160 (net)                          2        1.399                                              0.000      2.127 r
  wptr_full/U32/A2 (OR2X2_RVT)                                     0.000     0.063     0.000                0.000      2.127 r
  wptr_full/U32/Y (OR2X2_RVT)                                                0.029                          0.069      2.196 r
  wptr_full/n165 (net)                          3        1.675                                              0.000      2.196 r
  wptr_full/U7/A1 (NAND2X0_RVT)                                    0.000     0.029     0.000                0.000      2.196 r
  wptr_full/U7/Y (NAND2X0_RVT)                                               0.036                          0.033      2.229 f
  wptr_full/n1 (net)                            1        0.607                                              0.000      2.229 f
  wptr_full/U6/A1 (AND2X1_RVT)                                     0.000     0.036     0.000                0.000      2.229 f
  wptr_full/U6/Y (AND2X1_RVT)                                                0.034                          0.064      2.293 f
  wptr_full/n181 (net)                          3        2.223                                              0.000      2.293 f
  wptr_full/U31/S0 (MUX21X1_RVT)                                   0.000     0.034     0.000                0.000      2.293 f
  wptr_full/U31/Y (MUX21X1_RVT)                                              0.052                          0.106      2.399 f
  wptr_full/n190 (net)                          2        2.190                                              0.000      2.399 f
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                           0.000     0.052     0.000                0.000      2.399 f
  data arrival time                                                                                                    2.399

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.127      1.773
  data required time                                                                                                   1.773
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.773
  data arrival time                                                                                                   -2.399
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.627


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U29/A (INVX2_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U29/Y (INVX2_RVT)                                                0.065                          0.039      2.130 r
  wptr_full/n118 (net)                          1        0.704                                              0.000      2.130 r
  wptr_full/U28/A2 (OR2X1_RVT)                                     0.000     0.065     0.000                0.000      2.130 r
  wptr_full/U28/Y (OR2X1_RVT)                                                0.029                          0.065      2.196 r
  wptr_full/n154 (net)                          2        1.104                                              0.000      2.196 r
  wptr_full/U27/A1 (NAND2X0_RVT)                                   0.000     0.029     0.000                0.000      2.196 r
  wptr_full/U27/Y (NAND2X0_RVT)                                              0.036                          0.033      2.228 f
  wptr_full/n117 (net)                          1        0.607                                              0.000      2.228 f
  wptr_full/U26/A1 (AND2X1_RVT)                                    0.000     0.036     0.000                0.000      2.228 f
  wptr_full/U26/Y (AND2X1_RVT)                                               0.043                          0.065      2.293 f
  wptr_full/n175 (net)                          3        2.345                                              0.000      2.293 f
  wptr_full/U35/S0 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.293 f
  wptr_full/U35/Y (MUX21X2_RVT)                                              0.043                          0.096      2.390 r
  wptr_full/n184 (net)                          2        2.206                                              0.000      2.390 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.390 r
  data arrival time                                                                                                    2.390

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.390
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.621


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U69/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U69/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n148 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U10/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U10/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n113 (net)                          1        0.607                                              0.000      2.215 f
  wptr_full/U19/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U19/Y (AND2X1_RVT)                                               0.040                          0.074      2.289 f
  wptr_full/n173 (net)                          4        2.410                                              0.000      2.289 f
  wptr_full/U42/A (INVX1_RVT)                                      0.000     0.040     0.000                0.000      2.289 f
  wptr_full/U42/Y (INVX1_RVT)                                                0.024                          0.025      2.314 r
  wptr_full/n126 (net)                          1        0.559                                              0.000      2.314 r
  wptr_full/U11/A3 (AO22X1_RVT)                                    0.000     0.024     0.000                0.000      2.314 r
  wptr_full/U11/Y (AO22X1_RVT)                                               0.045                          0.072      2.386 r
  wptr_full/n186 (net)                          2        2.206                                              0.000      2.386 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                           0.000     0.045     0.000                0.000      2.386 r
  data arrival time                                                                                                    2.386

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.133      1.767
  data required time                                                                                                   1.767
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.767
  data arrival time                                                                                                   -2.386
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.619


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U14/A (INVX4_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U14/Y (INVX4_RVT)                                               0.072                          0.049      2.140 r
  rptr_empty/n33 (net)                          8        4.757                                              0.000      2.140 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                    0.000     0.072     0.000                0.000      2.140 r
  rptr_empty/U13/Y (OR2X1_RVT)                                               0.034                          0.072      2.212 r
  rptr_empty/n20 (net)                          2        1.843                                              0.000      2.212 r
  rptr_empty/U45/A1 (XOR2X2_RVT)                                   0.000     0.034     0.000                0.000      2.212 r
  rptr_empty/U45/Y (XOR2X2_RVT)                                              0.038                          0.102      2.314 f
  rptr_empty/n86 (net)                          3        2.010                                              0.000      2.314 f
  rptr_empty/U89/A2 (MUX21X1_RVT)                                  0.000     0.038     0.000                0.000      2.314 f
  rptr_empty/U89/Y (MUX21X1_RVT)                                             0.037                          0.082      2.396 f
  rptr_empty/rgraynext_9_ (net)                 1        0.509                                              0.000      2.396 f
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                          0.000     0.037     0.000                0.000      2.396 f
  data arrival time                                                                                                    2.396

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.122      1.778
  data required time                                                                                                   1.778
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.778
  data arrival time                                                                                                   -2.396
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.618


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U72/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U72/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n151 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U13/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U13/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n2 (net)                            1        0.607                                              0.000      2.215 f
  wptr_full/U12/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U12/Y (AND2X1_RVT)                                               0.043                          0.074      2.289 f
  wptr_full/n174 (net)                          3        2.345                                              0.000      2.289 f
  wptr_full/U18/S0 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.289 f
  wptr_full/U18/Y (MUX21X2_RVT)                                              0.043                          0.096      2.385 r
  wptr_full/n187 (net)                          2        2.206                                              0.000      2.385 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.385 r
  data arrival time                                                                                                    2.385

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.385
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.617


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U78/A (INVX4_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U78/Y (INVX4_RVT)                                                0.063                          0.035      2.127 r
  wptr_full/n160 (net)                          2        1.399                                              0.000      2.127 r
  wptr_full/U25/A2 (OR2X1_RVT)                                     0.000     0.063     0.000                0.000      2.127 r
  wptr_full/U25/Y (OR2X1_RVT)                                                0.028                          0.065      2.192 r
  wptr_full/n163 (net)                          2        1.104                                              0.000      2.192 r
  wptr_full/U50/A1 (NAND2X0_RVT)                                   0.000     0.028     0.000                0.000      2.192 r
  wptr_full/U50/Y (NAND2X0_RVT)                                              0.034                          0.031      2.223 f
  wptr_full/n130 (net)                          1        0.539                                              0.000      2.223 f
  wptr_full/U48/A2 (AND2X1_RVT)                                    0.000     0.034     0.000                0.000      2.223 f
  wptr_full/U48/Y (AND2X1_RVT)                                               0.035                          0.068      2.291 f
  wptr_full/n179 (net)                          3        2.278                                              0.000      2.291 f
  wptr_full/U37/S0 (MUX21X2_RVT)                                   0.000     0.035     0.000                0.000      2.291 f
  wptr_full/U37/Y (MUX21X2_RVT)                                              0.043                          0.093      2.384 r
  wptr_full/n188 (net)                          2        2.206                                              0.000      2.384 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.384 r
  data arrival time                                                                                                    2.384

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.384
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.616


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U75/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U75/Y (NAND3X0_RVT)                                              0.084                          0.080      2.171 r
  wptr_full/n158 (net)                          2        0.946                                              0.000      2.171 r
  wptr_full/U76/A2 (NAND2X0_RVT)                                   0.000     0.084     0.000                0.000      2.171 r
  wptr_full/U76/Y (NAND2X0_RVT)                                              0.046                          0.046      2.217 f
  wptr_full/n156 (net)                          1        0.607                                              0.000      2.217 f
  wptr_full/U9/A1 (AND2X1_RVT)                                     0.000     0.046     0.000                0.000      2.217 f
  wptr_full/U9/Y (AND2X1_RVT)                                                0.043                          0.070      2.287 f
  wptr_full/n177 (net)                          3        2.345                                              0.000      2.287 f
  wptr_full/U8/S0 (MUX21X2_RVT)                                    0.000     0.043     0.000                0.000      2.287 f
  wptr_full/U8/Y (MUX21X2_RVT)                                               0.043                          0.096      2.383 r
  wptr_full/n183 (net)                          2        2.206                                              0.000      2.383 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.383 r
  data arrival time                                                                                                    2.383

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.383
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.615


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                              0.091                          0.098      2.188 r
  rptr_empty/n24 (net)                          2        1.107                                              0.000      2.188 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                   0.000     0.091     0.000                0.000      2.188 r
  rptr_empty/U10/Y (AO22X1_RVT)                                              0.054                          0.092      2.281 r
  rptr_empty/n3 (net)                           2        2.684                                              0.000      2.281 r
  rptr_empty/U15/S0 (MUX21X2_RVT)                                  0.000     0.054     0.000                0.000      2.281 r
  rptr_empty/U15/Y (MUX21X2_RVT)                                             0.043                          0.099      2.380 r
  rptr_empty/n84 (net)                          2        2.206                                              0.000      2.380 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.380 r
  data arrival time                                                                                                    2.380

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.380
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.612


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                              0.091                          0.098      2.188 r
  rptr_empty/n24 (net)                          2        1.107                                              0.000      2.188 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                   0.000     0.091     0.000                0.000      2.188 r
  rptr_empty/U10/Y (AO22X1_RVT)                                              0.054                          0.092      2.281 r
  rptr_empty/n3 (net)                           2        2.684                                              0.000      2.281 r
  rptr_empty/U9/A (INVX2_RVT)                                      0.000     0.054     0.000                0.000      2.281 r
  rptr_empty/U9/Y (INVX2_RVT)                                                0.028                          0.020      2.300 f
  rptr_empty/n69 (net)                          2        1.112                                              0.000      2.300 f
  rptr_empty/U75/A1 (MUX21X2_RVT)                                  0.000     0.028     0.000                0.000      2.300 f
  rptr_empty/U75/Y (MUX21X2_RVT)                                             0.044                          0.087      2.387 f
  rptr_empty/n85 (net)                          2        2.190                                              0.000      2.387 f
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                          0.000     0.044     0.000                0.000      2.387 f
  data arrival time                                                                                                    2.387

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.387
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.611


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U74/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U74/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n155 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U51/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U51/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n132 (net)                          1        0.607                                              0.000      2.215 f
  wptr_full/U47/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U47/Y (AND2X1_RVT)                                               0.036                          0.074      2.289 f
  wptr_full/n176 (net)                          3        2.345                                              0.000      2.289 f
  wptr_full/U46/S0 (MUX21X2_RVT)                                   0.000     0.036     0.000                0.000      2.289 f
  wptr_full/U46/Y (MUX21X2_RVT)                                              0.041                          0.091      2.380 r
  wptr_full/n189 (net)                          2        1.737                                              0.000      2.380 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                           0.000     0.041     0.000                0.000      2.380 r
  data arrival time                                                                                                    2.380

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.380
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.611


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                             0.089                          0.095      2.185 r
  rptr_empty/n49 (net)                          2        0.985                                              0.000      2.185 r
  rptr_empty/U79/A3 (NAND3X0_RVT)                                  0.000     0.089     0.000                0.000      2.185 r
  rptr_empty/U79/Y (NAND3X0_RVT)                                             0.070                          0.072      2.257 f
  rptr_empty/n52 (net)                          1        1.109                                              0.000      2.257 f
  rptr_empty/U80/S0 (MUX21X1_RVT)                                  0.000     0.070     0.000                0.000      2.257 f
  rptr_empty/U80/Y (MUX21X1_RVT)                                             0.052                          0.124      2.381 f
  rptr_empty/n81 (net)                          2        2.190                                              0.000      2.381 f
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                          0.000     0.052     0.000                0.000      2.381 f
  data arrival time                                                                                                    2.381

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.127      1.773
  data required time                                                                                                   1.773
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.773
  data arrival time                                                                                                   -2.381
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.608


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                             0.089                          0.095      2.185 r
  rptr_empty/n49 (net)                          2        0.985                                              0.000      2.185 r
  rptr_empty/U64/A3 (AND3X2_RVT)                                   0.000     0.089     0.000                0.000      2.185 r
  rptr_empty/U64/Y (AND3X2_RVT)                                              0.040                          0.094      2.279 r
  rptr_empty/n73 (net)                          2        1.120                                              0.000      2.279 r
  rptr_empty/U81/A1 (MUX21X2_RVT)                                  0.000     0.040     0.000                0.000      2.279 r
  rptr_empty/U81/Y (MUX21X2_RVT)                                             0.043                          0.096      2.375 r
  rptr_empty/n80 (net)                          2        2.206                                              0.000      2.375 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.375 r
  data arrival time                                                                                                    2.375

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.375
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.607


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U79/A1 (NAND2X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U79/Y (NAND2X0_RVT)                                              0.080                          0.082      2.173 r
  wptr_full/n164 (net)                          1        0.556                                              0.000      2.173 r
  wptr_full/U24/A1 (NAND2X0_RVT)                                   0.000     0.080     0.000                0.000      2.173 r
  wptr_full/U24/Y (NAND2X0_RVT)                                              0.053                          0.040      2.213 f
  wptr_full/n116 (net)                          1        0.607                                              0.000      2.213 f
  wptr_full/U23/A1 (AND2X1_RVT)                                    0.000     0.053     0.000                0.000      2.213 f
  wptr_full/U23/Y (AND2X1_RVT)                                               0.031                          0.069      2.282 f
  wptr_full/n180 (net)                          2        1.741                                              0.000      2.282 f
  wptr_full/U20/S0 (MUX21X2_RVT)                                   0.000     0.031     0.000                0.000      2.282 f
  wptr_full/U20/Y (MUX21X2_RVT)                                              0.043                          0.092      2.375 r
  wptr_full/n185 (net)                          2        2.206                                              0.000      2.375 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.375 r
  data arrival time                                                                                                    2.375

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.375
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.607


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U53/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U53/Y (NAND2X0_RVT)                                             0.090                          0.097      2.188 r
  rptr_empty/n42 (net)                          2        1.080                                              0.000      2.188 r
  rptr_empty/U76/A2 (NAND3X0_RVT)                                  0.000     0.090     0.000                0.000      2.188 r
  rptr_empty/U76/Y (NAND3X0_RVT)                                             0.077                          0.076      2.263 f
  rptr_empty/n44 (net)                          1        1.231                                              0.000      2.263 f
  rptr_empty/U77/S0 (MUX21X2_RVT)                                  0.000     0.077     0.000                0.000      2.263 f
  rptr_empty/U77/Y (MUX21X2_RVT)                                             0.044                          0.117      2.380 f
  rptr_empty/n82 (net)                          2        2.190                                              0.000      2.380 f
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                          0.000     0.044     0.000                0.000      2.380 f
  data arrival time                                                                                                    2.380

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.380
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.605


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U75/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U75/Y (NAND3X0_RVT)                                              0.084                          0.080      2.171 r
  wptr_full/n158 (net)                          2        0.946                                              0.000      2.171 r
  wptr_full/U76/A2 (NAND2X0_RVT)                                   0.000     0.084     0.000                0.000      2.171 r
  wptr_full/U76/Y (NAND2X0_RVT)                                              0.046                          0.046      2.217 f
  wptr_full/n156 (net)                          1        0.607                                              0.000      2.217 f
  wptr_full/U9/A1 (AND2X1_RVT)                                     0.000     0.046     0.000                0.000      2.217 f
  wptr_full/U9/Y (AND2X1_RVT)                                                0.043                          0.070      2.287 f
  wptr_full/n177 (net)                          3        2.345                                              0.000      2.287 f
  wptr_full/U16/A1 (MUX21X2_RVT)                                   0.000     0.043     0.000                0.000      2.287 f
  wptr_full/U16/Y (MUX21X2_RVT)                                              0.044                          0.092      2.379 f
  wptr_full/n182 (net)                          2        2.190                                              0.000      2.379 f
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                           0.000     0.044     0.000                0.000      2.379 f
  data arrival time                                                                                                    2.379

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.379
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.603


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U66/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U66/Y (NAND2X0_RVT)                                             0.090                          0.097      2.188 r
  rptr_empty/n54 (net)                          2        1.081                                              0.000      2.188 r
  rptr_empty/U11/A3 (NAND3X0_RVT)                                  0.000     0.090     0.000                0.000      2.188 r
  rptr_empty/U11/Y (NAND3X0_RVT)                                             0.074                          0.075      2.262 f
  rptr_empty/n57 (net)                          1        1.231                                              0.000      2.262 f
  rptr_empty/U82/S0 (MUX21X2_RVT)                                  0.000     0.074     0.000                0.000      2.262 f
  rptr_empty/U82/Y (MUX21X2_RVT)                                             0.044                          0.115      2.378 f
  rptr_empty/n83 (net)                          2        2.190                                              0.000      2.378 f
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                          0.000     0.044     0.000                0.000      2.378 f
  data arrival time                                                                                                    2.378

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.378
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.602


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U14/A (INVX4_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U14/Y (INVX4_RVT)                                               0.072                          0.049      2.140 r
  rptr_empty/n33 (net)                          8        4.757                                              0.000      2.140 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                    0.000     0.072     0.000                0.000      2.140 r
  rptr_empty/U13/Y (OR2X1_RVT)                                               0.034                          0.072      2.212 r
  rptr_empty/n20 (net)                          2        1.843                                              0.000      2.212 r
  rptr_empty/U12/A1 (AND3X1_RVT)                                   0.000     0.034     0.000                0.000      2.212 r
  rptr_empty/U12/Y (AND3X1_RVT)                                              0.033                          0.065      2.277 r
  rptr_empty/n67 (net)                          2        1.090                                              0.000      2.277 r
  rptr_empty/U74/A2 (MUX21X2_RVT)                                  0.000     0.033     0.000                0.000      2.277 r
  rptr_empty/U74/Y (MUX21X2_RVT)                                             0.043                          0.093      2.370 r
  rptr_empty/n78 (net)                          2        2.206                                              0.000      2.370 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                          0.000     0.043     0.000                0.000      2.370 r
  data arrival time                                                                                                    2.370

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.132      1.768
  data required time                                                                                                   1.768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.768
  data arrival time                                                                                                   -2.370
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.602


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U58/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U58/Y (NAND2X0_RVT)                                             0.089                          0.095      2.185 r
  rptr_empty/n45 (net)                          2        0.993                                              0.000      2.185 r
  rptr_empty/U78/A3 (NAND3X0_RVT)                                  0.000     0.089     0.000                0.000      2.185 r
  rptr_empty/U78/Y (NAND3X0_RVT)                                             0.073                          0.074      2.260 f
  rptr_empty/n48 (net)                          1        1.231                                              0.000      2.260 f
  rptr_empty/U33/S0 (MUX21X2_RVT)                                  0.000     0.073     0.000                0.000      2.260 f
  rptr_empty/U33/Y (MUX21X2_RVT)                                             0.042                          0.113      2.373 f
  rptr_empty/n77 (net)                          2        1.793                                              0.000      2.373 f
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                          0.000     0.042     0.000                0.000      2.373 f
  data arrival time                                                                                                    2.373

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.373
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.597


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U78/A (INVX4_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U78/Y (INVX4_RVT)                                                0.063                          0.035      2.127 r
  wptr_full/n160 (net)                          2        1.399                                              0.000      2.127 r
  wptr_full/U32/A2 (OR2X2_RVT)                                     0.000     0.063     0.000                0.000      2.127 r
  wptr_full/U32/Y (OR2X2_RVT)                                                0.029                          0.069      2.196 r
  wptr_full/n165 (net)                          3        1.675                                              0.000      2.196 r
  wptr_full/U21/A (NBUFFX2_RVT)                                    0.000     0.029     0.000                0.000      2.196 r
  wptr_full/U21/Y (NBUFFX2_RVT)                                              0.022                          0.046      2.242 r
  wptr_full/n115 (net)                          2        1.021                                              0.000      2.242 r
  wptr_full/U58/A4 (OA22X1_RVT)                                    0.000     0.022     0.000                0.000      2.242 r
  wptr_full/U58/Y (OA22X1_RVT)                                               0.035                          0.064      2.306 r
  wptr_full/n166 (net)                          2        1.151                                              0.000      2.306 r
  wptr_full/U68/A1 (AND2X1_RVT)                                    0.000     0.035     0.000                0.000      2.306 r
  wptr_full/U68/Y (AND2X1_RVT)                                               0.030                          0.057      2.362 r
  wptr_full/n192 (net)                          2        1.496                                              0.000      2.362 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                          0.000     0.030     0.000                0.000      2.362 r
  data arrival time                                                                                                    2.362

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.128      1.772
  data required time                                                                                                   1.772
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.772
  data arrival time                                                                                                   -2.362
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.590


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U70/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U70/Y (AO21X1_RVT)                                              0.033                          0.118      2.208 f
  rptr_empty/n36 (net)                          1        0.607                                              0.000      2.208 f
  rptr_empty/U72/A1 (AND2X1_RVT)                                   0.000     0.033     0.000                0.000      2.208 f
  rptr_empty/U72/Y (AND2X1_RVT)                                              0.030                          0.060      2.268 f
  rptr_empty/n75 (net)                          2        1.741                                              0.000      2.268 f
  rptr_empty/U83/S0 (MUX21X2_RVT)                                  0.000     0.030     0.000                0.000      2.268 f
  rptr_empty/U83/Y (MUX21X2_RVT)                                             0.041                          0.090      2.358 r
  rptr_empty/n79 (net)                          2        1.737                                              0.000      2.358 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                          0.000     0.041     0.000                0.000      2.358 r
  data arrival time                                                                                                    2.358

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.358
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.589


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U14/A (INVX4_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U14/Y (INVX4_RVT)                                               0.072                          0.049      2.140 r
  rptr_empty/n33 (net)                          8        4.757                                              0.000      2.140 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                    0.000     0.072     0.000                0.000      2.140 r
  rptr_empty/U13/Y (OR2X1_RVT)                                               0.034                          0.072      2.212 r
  rptr_empty/n20 (net)                          2        1.843                                              0.000      2.212 r
  rptr_empty/U45/A1 (XOR2X2_RVT)                                   0.000     0.034     0.000                0.000      2.212 r
  rptr_empty/U45/Y (XOR2X2_RVT)                                              0.038                          0.102      2.314 f
  rptr_empty/n86 (net)                          3        2.010                                              0.000      2.314 f
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                         0.000     0.038     0.000                0.000      2.314 f
  data arrival time                                                                                                    2.314

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.000      1.900 r
  library setup time                                                                                       -0.122      1.778
  data required time                                                                                                   1.778
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.778
  data arrival time                                                                                                   -2.314
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.537


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U4/A1 (NAND2X0_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U4/Y (NAND2X0_RVT)                                              0.091                          0.098      2.188 r
  rptr_empty/n24 (net)                          2        1.107                                              0.000      2.188 r
  rptr_empty/U10/A3 (AO22X1_RVT)                                   0.000     0.091     0.000                0.000      2.188 r
  rptr_empty/U10/Y (AO22X1_RVT)                                              0.054                          0.092      2.281 r
  rptr_empty/n3 (net)                           2        2.684                                              0.000      2.281 r
  rptr_empty/U9/A (INVX2_RVT)                                      0.000     0.054     0.000                0.000      2.281 r
  rptr_empty/U9/Y (INVX2_RVT)                                                0.028                          0.020      2.300 f
  rptr_empty/n69 (net)                          2        1.112                                              0.000      2.300 f
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                          0.000     0.028     0.000                0.000      2.300 f
  data arrival time                                                                                                    2.300

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.119      1.781
  data required time                                                                                                   1.781
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.781
  data arrival time                                                                                                   -2.300
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.519


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U29/A (INVX2_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U29/Y (INVX2_RVT)                                                0.065                          0.039      2.130 r
  wptr_full/n118 (net)                          1        0.704                                              0.000      2.130 r
  wptr_full/U28/A2 (OR2X1_RVT)                                     0.000     0.065     0.000                0.000      2.130 r
  wptr_full/U28/Y (OR2X1_RVT)                                                0.029                          0.065      2.196 r
  wptr_full/n154 (net)                          2        1.104                                              0.000      2.196 r
  wptr_full/U27/A1 (NAND2X0_RVT)                                   0.000     0.029     0.000                0.000      2.196 r
  wptr_full/U27/Y (NAND2X0_RVT)                                              0.036                          0.033      2.228 f
  wptr_full/n117 (net)                          1        0.607                                              0.000      2.228 f
  wptr_full/U26/A1 (AND2X1_RVT)                                    0.000     0.036     0.000                0.000      2.228 f
  wptr_full/U26/Y (AND2X1_RVT)                                               0.043                          0.065      2.293 f
  wptr_full/n175 (net)                          3        2.345                                              0.000      2.293 f
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.293 f
  data arrival time                                                                                                    2.293

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.293
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.518


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U53/A1 (AO21X1_RVT)                                    0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U53/Y (AO21X1_RVT)                                               0.033                          0.117      2.209 f
  wptr_full/n134 (net)                          1        0.555                                              0.000      2.209 f
  wptr_full/U49/A1 (NAND2X0_RVT)                                   0.000     0.033     0.000                0.000      2.209 f
  wptr_full/U49/Y (NAND2X0_RVT)                                              0.082                          0.063      2.272 r
  wptr_full/n172 (net)                          3        2.205                                              0.000      2.272 r
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                           0.000     0.082     0.000                0.000      2.272 r
  data arrival time                                                                                                    2.272

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.146      1.754
  data required time                                                                                                   1.754
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.754
  data arrival time                                                                                                   -2.272
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.518


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U78/A (INVX4_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U78/Y (INVX4_RVT)                                                0.063                          0.035      2.127 r
  wptr_full/n160 (net)                          2        1.399                                              0.000      2.127 r
  wptr_full/U32/A2 (OR2X2_RVT)                                     0.000     0.063     0.000                0.000      2.127 r
  wptr_full/U32/Y (OR2X2_RVT)                                                0.029                          0.069      2.196 r
  wptr_full/n165 (net)                          3        1.675                                              0.000      2.196 r
  wptr_full/U7/A1 (NAND2X0_RVT)                                    0.000     0.029     0.000                0.000      2.196 r
  wptr_full/U7/Y (NAND2X0_RVT)                                               0.036                          0.033      2.229 f
  wptr_full/n1 (net)                            1        0.607                                              0.000      2.229 f
  wptr_full/U6/A1 (AND2X1_RVT)                                     0.000     0.036     0.000                0.000      2.229 f
  wptr_full/U6/Y (AND2X1_RVT)                                                0.034                          0.064      2.293 f
  wptr_full/n181 (net)                          3        2.223                                              0.000      2.293 f
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                           0.000     0.034     0.000                0.000      2.293 f
  data arrival time                                                                                                    2.293

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.293
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.514


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U72/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U72/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n151 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U13/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U13/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n2 (net)                            1        0.607                                              0.000      2.215 f
  wptr_full/U12/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U12/Y (AND2X1_RVT)                                               0.043                          0.074      2.289 f
  wptr_full/n174 (net)                          3        2.345                                              0.000      2.289 f
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.289 f
  data arrival time                                                                                                    2.289

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.289
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.513


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U69/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U69/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n148 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U10/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U10/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n113 (net)                          1        0.607                                              0.000      2.215 f
  wptr_full/U19/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U19/Y (AND2X1_RVT)                                               0.040                          0.074      2.289 f
  wptr_full/n173 (net)                          4        2.410                                              0.000      2.289 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                           0.000     0.040     0.000                0.000      2.289 f
  data arrival time                                                                                                    2.289

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.123      1.777
  data required time                                                                                                   1.777
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.777
  data arrival time                                                                                                   -2.289
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.512


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U78/A (INVX4_RVT)                                      0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U78/Y (INVX4_RVT)                                                0.063                          0.035      2.127 r
  wptr_full/n160 (net)                          2        1.399                                              0.000      2.127 r
  wptr_full/U25/A2 (OR2X1_RVT)                                     0.000     0.063     0.000                0.000      2.127 r
  wptr_full/U25/Y (OR2X1_RVT)                                                0.028                          0.065      2.192 r
  wptr_full/n163 (net)                          2        1.104                                              0.000      2.192 r
  wptr_full/U50/A1 (NAND2X0_RVT)                                   0.000     0.028     0.000                0.000      2.192 r
  wptr_full/U50/Y (NAND2X0_RVT)                                              0.034                          0.031      2.223 f
  wptr_full/n130 (net)                          1        0.539                                              0.000      2.223 f
  wptr_full/U48/A2 (AND2X1_RVT)                                    0.000     0.034     0.000                0.000      2.223 f
  wptr_full/U48/Y (AND2X1_RVT)                                               0.035                          0.068      2.291 f
  wptr_full/n179 (net)                          3        2.278                                              0.000      2.291 f
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                           0.000     0.035     0.000                0.000      2.291 f
  data arrival time                                                                                                    2.291

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.291
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.512


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U75/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U75/Y (NAND3X0_RVT)                                              0.084                          0.080      2.171 r
  wptr_full/n158 (net)                          2        0.946                                              0.000      2.171 r
  wptr_full/U76/A2 (NAND2X0_RVT)                                   0.000     0.084     0.000                0.000      2.171 r
  wptr_full/U76/Y (NAND2X0_RVT)                                              0.046                          0.046      2.217 f
  wptr_full/n156 (net)                          1        0.607                                              0.000      2.217 f
  wptr_full/U9/A1 (AND2X1_RVT)                                     0.000     0.046     0.000                0.000      2.217 f
  wptr_full/U9/Y (AND2X1_RVT)                                                0.043                          0.070      2.287 f
  wptr_full/n177 (net)                          3        2.345                                              0.000      2.287 f
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                           0.000     0.043     0.000                0.000      2.287 f
  data arrival time                                                                                                    2.287

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.124      1.776
  data required time                                                                                                   1.776
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.776
  data arrival time                                                                                                   -2.287
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.511


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U74/A1 (NAND3X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U74/Y (NAND3X0_RVT)                                              0.087                          0.083      2.175 r
  wptr_full/n155 (net)                          2        1.104                                              0.000      2.175 r
  wptr_full/U51/A1 (NAND2X0_RVT)                                   0.000     0.087     0.000                0.000      2.175 r
  wptr_full/U51/Y (NAND2X0_RVT)                                              0.055                          0.040      2.215 f
  wptr_full/n132 (net)                          1        0.607                                              0.000      2.215 f
  wptr_full/U47/A1 (AND2X1_RVT)                                    0.000     0.055     0.000                0.000      2.215 f
  wptr_full/U47/Y (AND2X1_RVT)                                               0.036                          0.074      2.289 f
  wptr_full/n176 (net)                          3        2.345                                              0.000      2.289 f
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                           0.000     0.036     0.000                0.000      2.289 f
  data arrival time                                                                                                    2.289

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.122      1.778
  data required time                                                                                                   1.778
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.778
  data arrival time                                                                                                   -2.289
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.510


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                             0.089                          0.095      2.185 r
  rptr_empty/n49 (net)                          2        0.985                                              0.000      2.185 r
  rptr_empty/U64/A3 (AND3X2_RVT)                                   0.000     0.089     0.000                0.000      2.185 r
  rptr_empty/U64/Y (AND3X2_RVT)                                              0.040                          0.094      2.279 r
  rptr_empty/n73 (net)                          2        1.120                                              0.000      2.279 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                          0.000     0.040     0.000                0.000      2.279 r
  data arrival time                                                                                                    2.279

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.131      1.769
  data required time                                                                                                   1.769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.769
  data arrival time                                                                                                   -2.279
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.510


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U14/A (INVX4_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U14/Y (INVX4_RVT)                                               0.072                          0.049      2.140 r
  rptr_empty/n33 (net)                          8        4.757                                              0.000      2.140 r
  rptr_empty/U13/A2 (OR2X1_RVT)                                    0.000     0.072     0.000                0.000      2.140 r
  rptr_empty/U13/Y (OR2X1_RVT)                                               0.034                          0.072      2.212 r
  rptr_empty/n20 (net)                          2        1.843                                              0.000      2.212 r
  rptr_empty/U12/A1 (AND3X1_RVT)                                   0.000     0.034     0.000                0.000      2.212 r
  rptr_empty/U12/Y (AND3X1_RVT)                                              0.033                          0.065      2.277 r
  rptr_empty/n67 (net)                          2        1.090                                              0.000      2.277 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                          0.000     0.033     0.000                0.000      2.277 r
  data arrival time                                                                                                    2.277

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.128      1.772
  data required time                                                                                                   1.772
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.772
  data arrival time                                                                                                   -2.277
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.505


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U65/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U65/Y (AO21X1_RVT)                                              0.032                          0.116      2.207 f
  rptr_empty/n30 (net)                          1        0.473                                              0.000      2.207 f
  rptr_empty/U21/A3 (OA21X1_RVT)                                   0.000     0.032     0.000                0.000      2.207 f
  rptr_empty/U21/Y (OA21X1_RVT)                                              0.040                          0.072      2.279 f
  rptr_empty/n74 (net)                          3        2.314                                              0.000      2.279 f
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                          0.000     0.040     0.000                0.000      2.279 f
  data arrival time                                                                                                    2.279

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.123      1.777
  data required time                                                                                                   1.777
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.777
  data arrival time                                                                                                   -2.279
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.502


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U79/A1 (NAND2X0_RVT)                                   0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U79/Y (NAND2X0_RVT)                                              0.080                          0.082      2.173 r
  wptr_full/n164 (net)                          1        0.556                                              0.000      2.173 r
  wptr_full/U24/A1 (NAND2X0_RVT)                                   0.000     0.080     0.000                0.000      2.173 r
  wptr_full/U24/Y (NAND2X0_RVT)                                              0.053                          0.040      2.213 f
  wptr_full/n116 (net)                          1        0.607                                              0.000      2.213 f
  wptr_full/U23/A1 (AND2X1_RVT)                                    0.000     0.053     0.000                0.000      2.213 f
  wptr_full/U23/Y (AND2X1_RVT)                                               0.031                          0.069      2.282 f
  wptr_full/n180 (net)                          2        1.741                                              0.000      2.282 f
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                           0.000     0.031     0.000                0.000      2.282 f
  data arrival time                                                                                                    2.282

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.120      1.780
  data required time                                                                                                   1.780
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.780
  data arrival time                                                                                                   -2.282
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.502


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U53/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U53/Y (NAND2X0_RVT)                                             0.090                          0.097      2.188 r
  rptr_empty/n42 (net)                          2        1.080                                              0.000      2.188 r
  rptr_empty/U55/A2 (AND3X1_RVT)                                   0.000     0.090     0.000                0.000      2.188 r
  rptr_empty/U55/Y (AND3X1_RVT)                                              0.035                          0.083      2.271 r
  rptr_empty/n71 (net)                          2        1.090                                              0.000      2.271 r
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                          0.000     0.035     0.000                0.000      2.271 r
  data arrival time                                                                                                    2.271

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.129      1.771
  data required time                                                                                                   1.771
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.771
  data arrival time                                                                                                   -2.271
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.500


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  winc (in)                                                                  0.011                          0.011      1.111 f
  winc (net)                                    1        5.309                                              0.000      1.111 f
  U16/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U16/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n15 (net)                                     1       21.031                                              0.000      1.134 r
  U18/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U18/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n11 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_winc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_winc/DOUT (I1025_NS)                                                  0.164                          0.480      2.091 f
  io_b_winc_net (net)                          19        9.978                                              0.000      2.091 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                     0.000      2.091 f
  wptr_full/winc (net)                                   9.978                                              0.000      2.091 f
  wptr_full/U36/A1 (AND2X1_RVT)                                    0.000     0.164     0.000                0.000      2.091 f
  wptr_full/U36/Y (AND2X1_RVT)                                               0.044                          0.101      2.192 f
  wptr_full/n162 (net)                          2        1.345                                              0.000      2.192 f
  wptr_full/U38/A2 (OA21X1_RVT)                                    0.000     0.044     0.000                0.000      2.192 f
  wptr_full/U38/Y (OA21X1_RVT)                                               0.045                          0.081      2.273 f
  wptr_full/n178 (net)                          3        2.345                                              0.000      2.273 f
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                           0.000     0.045     0.000                0.000      2.273 f
  data arrival time                                                                                                    2.273

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                  0.000      1.900 r
  library setup time                                                                                       -0.125      1.775
  data required time                                                                                                   1.775
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.775
  data arrival time                                                                                                   -2.273
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.498


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U14/A (INVX4_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U14/Y (INVX4_RVT)                                               0.072                          0.049      2.140 r
  rptr_empty/n33 (net)                          8        4.757                                              0.000      2.140 r
  rptr_empty/U67/A1 (NAND2X0_RVT)                                  0.000     0.072     0.000                0.000      2.140 r
  rptr_empty/U67/Y (NAND2X0_RVT)                                             0.060                          0.051      2.191 f
  rptr_empty/n55 (net)                          2        1.134                                              0.000      2.191 f
  rptr_empty/U69/A2 (AND3X1_RVT)                                   0.000     0.060     0.000                0.000      2.191 f
  rptr_empty/U69/Y (AND3X1_RVT)                                              0.035                          0.086      2.276 f
  rptr_empty/n76 (net)                          2        1.112                                              0.000      2.276 f
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                          0.000     0.035     0.000                0.000      2.276 f
  data arrival time                                                                                                    2.276

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.121      1.779
  data required time                                                                                                   1.779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.779
  data arrival time                                                                                                   -2.276
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.498


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U17/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U17/Y (NAND2X0_RVT)                                             0.089                          0.095      2.185 r
  rptr_empty/n37 (net)                          2        0.993                                              0.000      2.185 r
  rptr_empty/U16/A3 (AND3X1_RVT)                                   0.000     0.089     0.000                0.000      2.185 r
  rptr_empty/U16/Y (AND3X1_RVT)                                              0.034                          0.083      2.268 r
  rptr_empty/n68 (net)                          2        1.090                                              0.000      2.268 r
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                          0.000     0.034     0.000                0.000      2.268 r
  data arrival time                                                                                                    2.268

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.129      1.771
  data required time                                                                                                   1.771
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.771
  data arrival time                                                                                                   -2.268
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.497


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U58/A1 (NAND2X0_RVT)                                  0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U58/Y (NAND2X0_RVT)                                             0.089                          0.095      2.185 r
  rptr_empty/n45 (net)                          2        0.993                                              0.000      2.185 r
  rptr_empty/U59/A3 (AND3X1_RVT)                                   0.000     0.089     0.000                0.000      2.185 r
  rptr_empty/U59/Y (AND3X1_RVT)                                              0.034                          0.082      2.268 r
  rptr_empty/n72 (net)                          2        1.036                                              0.000      2.268 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                          0.000     0.034     0.000                0.000      2.268 r
  data arrival time                                                                                                    2.268

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.129      1.771
  data required time                                                                                                   1.771
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.771
  data arrival time                                                                                                   -2.268
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.496


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U35/A1 (AO21X1_RVT)                                   0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U35/Y (AO21X1_RVT)                                              0.033                          0.118      2.208 f
  rptr_empty/n25 (net)                          1        0.607                                              0.000      2.208 f
  rptr_empty/U51/A1 (AND2X1_RVT)                                   0.000     0.033     0.000                0.000      2.208 f
  rptr_empty/U51/Y (AND2X1_RVT)                                              0.041                          0.064      2.272 f
  rptr_empty/n70 (net)                          3        2.314                                              0.000      2.272 f
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                          0.000     0.041     0.000                0.000      2.272 f
  data arrival time                                                                                                    2.272

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.123      1.777
  data required time                                                                                                   1.777
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.777
  data arrival time                                                                                                   -2.272
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.496


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  input external delay                                                                                      1.000      1.100 f
  rinc (in)                                                                  0.011                          0.011      1.111 f
  rinc (net)                                    1        5.309                                              0.000      1.111 f
  U15/A (INVX8_RVT)                                                0.000     0.011     0.000                0.000      1.111 f
  U15/Y (INVX8_RVT)                                                          0.026                          0.023      1.134 r
  n14 (net)                                     1       21.031                                              0.000      1.134 r
  U17/A (INVX32_RVT)                                               0.000     0.026     0.000                0.000      1.134 r
  U17/Y (INVX32_RVT)                                                         0.712                          0.477      1.611 f
  n10 (net)                                     1     2574.090                                              0.000      1.611 f
  io_b_rinc/PADIO (I1025_NS)                                       0.000     0.712     0.000                0.000      1.611 f
  io_b_rinc/DOUT (I1025_NS)                                                  0.163                          0.480      2.091 f
  io_b_rinc_net (net)                          12        9.012                                              0.000      2.091 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                   0.000      2.091 f
  rptr_empty/rinc (net)                                  9.012                                              0.000      2.091 f
  rptr_empty/U14/A (INVX4_RVT)                                     0.000     0.163     0.000                0.000      2.091 f
  rptr_empty/U14/Y (INVX4_RVT)                                               0.072                          0.049      2.140 r
  rptr_empty/n33 (net)                          8        4.757                                              0.000      2.140 r
  rptr_empty/U71/A2 (OR2X1_RVT)                                    0.000     0.072     0.000                0.000      2.140 r
  rptr_empty/U71/Y (OR2X1_RVT)                                               0.026                          0.062      2.202 r
  rptr_empty/n35 (net)                          1        0.546                                              0.000      2.202 r
  rptr_empty/U72/A2 (AND2X1_RVT)                                   0.000     0.026     0.000                0.000      2.202 r
  rptr_empty/U72/Y (AND2X1_RVT)                                              0.032                          0.059      2.261 r
  rptr_empty/n75 (net)                          2        1.750                                              0.000      2.261 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                          0.000     0.032     0.000                0.000      2.261 r
  data arrival time                                                                                                    2.261

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.000      1.900 r
  library setup time                                                                                       -0.128      1.772
  data required time                                                                                                   1.772
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.772
  data arrival time                                                                                                   -2.261
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.489


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[7] (in)                                            0.005                          0.005      0.105 f
  wdata_in[7] (net)              1        2.717                                              0.000      0.105 f
  U34/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U34/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n24 (net)                      1       21.031                                              0.000      0.141 r
  U35/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U35/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n23 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                            0.157                          0.457      1.124 f
  io_r_wdata_in_7__net (net)     1        1.426                                              0.000      1.124 f
  U19/A (INVX2_RVT)                                 0.000     0.157     0.000                0.000      1.124 f
  U19/Y (INVX2_RVT)                                           0.061                          0.037      1.161 r
  n32 (net)                      1        0.511                                              0.000      1.161 r
  wdata_reg_7_/D (SDFFASX1_RVT)                     0.000     0.061     0.000                0.000      1.161 r
  data arrival time                                                                                     1.161

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.135      0.865
  data required time                                                                                    0.865
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.865
  data arrival time                                                                                    -1.161
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.296


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[6] (in)                                            0.005                          0.005      0.105 f
  wdata_in[6] (net)              1        2.717                                              0.000      0.105 f
  U32/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U32/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n25 (net)                      1       21.031                                              0.000      0.141 r
  U33/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U33/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n22 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_6__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_6_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[5] (in)                                            0.005                          0.005      0.105 f
  wdata_in[5] (net)              1        2.717                                              0.000      0.105 f
  U30/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U30/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n26 (net)                      1       21.031                                              0.000      0.141 r
  U31/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U31/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n21 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_5__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_5_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[4] (in)                                            0.005                          0.005      0.105 f
  wdata_in[4] (net)              1        2.717                                              0.000      0.105 f
  U28/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U28/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n27 (net)                      1       21.031                                              0.000      0.141 r
  U29/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U29/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n20 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_4__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_4_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[3] (in)                                            0.005                          0.005      0.105 f
  wdata_in[3] (net)              1        2.717                                              0.000      0.105 f
  U26/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U26/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n28 (net)                      1       21.031                                              0.000      0.141 r
  U27/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U27/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n19 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_3__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_3_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[2] (in)                                            0.005                          0.005      0.105 f
  wdata_in[2] (net)              1        2.717                                              0.000      0.105 f
  U24/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U24/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n29 (net)                      1       21.031                                              0.000      0.141 r
  U25/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U25/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n18 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_2__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_2_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[1] (in)                                            0.005                          0.005      0.105 f
  wdata_in[1] (net)              1        2.717                                              0.000      0.105 f
  U22/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U22/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n30 (net)                      1       21.031                                              0.000      0.141 r
  U23/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U23/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n17 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_1__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_1_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                   0.000      0.000
  clock network delay (ideal)                                                                0.100      0.100
  input external delay                                                                       0.000      0.100 f
  wdata_in[0] (in)                                            0.005                          0.005      0.105 f
  wdata_in[0] (net)              1        2.717                                              0.000      0.105 f
  U20/A (INVX4_RVT)                                 0.000     0.005     0.000                0.000      0.105 f
  U20/Y (INVX4_RVT)                                           0.050                          0.035      0.141 r
  n31 (net)                      1       21.031                                              0.000      0.141 r
  U21/A (INVX32_RVT)                                0.000     0.050     0.000                0.000      0.141 r
  U21/Y (INVX32_RVT)                                          0.616                          0.527      0.668 f
  n16 (net)                      1     2574.090                                              0.000      0.668 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                 0.000     0.616     0.000                0.000      0.668 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                            0.157                          0.456      1.124 f
  io_r_wdata_in_0__net (net)     1        0.508                                              0.000      1.124 f
  wdata_reg_0_/D (SDFFARX1_RVT)                     0.000     0.157     0.000                0.000      1.124 f
  data arrival time                                                                                     1.124

  clock wclk2x (rise edge)                                                                   1.000      1.000
  clock network delay (ideal)                                                                0.100      1.100
  clock uncertainty                                                                         -0.100      1.000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                            0.000      1.000 r
  library setup time                                                                        -0.168      0.832
  data required time                                                                                    0.832
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.832
  data arrival time                                                                                    -1.124
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                     -0.292


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[7] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n86 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U18/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U18/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n16 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U26/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U26/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n24 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U40/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U40/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[7] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_7__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[7] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[7] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[6] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n78 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U17/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U17/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n14 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U25/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U25/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n23 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U39/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U39/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[6] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_6__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[6] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[6] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[5] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n70 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U16/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U16/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n12 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U24/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U24/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n22 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U38/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U38/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[5] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_5__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[5] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[5] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[4] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n62 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U15/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U15/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n10 (net)                             1        0.614                                              0.000      0.274 r
  fifomem/U23/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U23/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n21 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U37/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U37/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[4] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_4__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[4] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[4] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[3] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n54 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U14/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U14/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n8 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U22/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U22/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n20 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U36/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U36/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[3] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_3__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[3] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[3] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[2] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n46 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U13/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U13/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n6 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U21/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U21/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n19 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U35/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U35/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[2] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_2__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[2] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[2] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[1] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n38 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U12/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U12/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n4 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U20/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U20/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n18 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U34/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U34/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[1] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_1__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[1] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[1] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: fifomem/genblk1_1__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)                        0.000     0.000     0.000                0.000      0.100 r
  fifomem/genblk1_1__U/O2[0] (SRAMLP2RW128x8)                                0.054                          0.116      0.216 f
  fifomem/n30 (net)                             1        0.575                                              0.000      0.216 f
  fifomem/U11/A4 (NAND4X0_RVT)                                     0.000     0.054     0.000                0.000      0.216 f
  fifomem/U11/Y (NAND4X0_RVT)                                                0.051                          0.058      0.274 r
  fifomem/n2 (net)                              1        0.614                                              0.000      0.274 r
  fifomem/U19/A1 (OR2X2_RVT)                                       0.000     0.051     0.000                0.000      0.274 r
  fifomem/U19/Y (OR2X2_RVT)                                                  0.043                          0.084      0.358 r
  fifomem/n17 (net)                             1        5.364                                              0.000      0.358 r
  fifomem/U33/A (INVX8_RVT)                                        0.000     0.043     0.000                0.000      0.358 r
  fifomem/U33/Y (INVX8_RVT)                                                  0.039                          0.035      0.393 f
  fifomem/rdata[0] (net)                        1       21.850                                              0.000      0.393 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                           0.000      0.393 f
  io_l_rdata_0__net (net)                               21.850                                              0.000      0.393 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                   0.000     0.039     0.000                0.000      0.393 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                           0.892                          1.383      1.776 f
  rdata[0] (net)                                1     1433.312                                              0.000      1.776 f
  rdata[0] (out)                                                   0.000     0.892     0.000                0.000      1.776 f
  data arrival time                                                                                                    1.776

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.776
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.876


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                         0.000     0.000     0.000                0.000      0.100 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                    0.068                          0.155      0.255 r
  rptr_empty/rempty_BAR (net)                   4        2.388                                              0.000      0.255 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                             0.000      0.255 r
  io_t_rempty_net (net)                                  2.388                                              0.000      0.255 r
  U14/A (IBUFFX16_RVT)                                             0.000     0.068     0.000                0.000      0.255 r
  U14/Y (IBUFFX16_RVT)                                                       0.031                          0.092      0.347 f
  n35 (net)                                     1       21.850                                              0.000      0.347 f
  io_t_rempty/DIN (D8I1025_NS)                                     0.000     0.031     0.000                0.000      0.347 f
  io_t_rempty/PADIO (D8I1025_NS)                                             0.893                          1.380      1.727 f
  rempty (net)                                  1     1433.312                                              0.000      1.727 f
  rempty (out)                                                     0.000     0.893     0.000                0.000      1.727 f
  data arrival time                                                                                                    1.727

  clock rclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.727
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.827


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                    0.000      0.000
  clock network delay (ideal)                                                                               0.100      0.100
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                           0.000     0.000     0.000                0.000      0.100 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                      0.050                          0.126      0.226 r
  wptr_full/wfull_BAR (net)                     3        1.860                                              0.000      0.226 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                                0.000      0.226 r
  io_t_wfull_net (net)                                   1.860                                              0.000      0.226 r
  U13/A (IBUFFX16_RVT)                                             0.000     0.050     0.000                0.000      0.226 r
  U13/Y (IBUFFX16_RVT)                                                       0.031                          0.087      0.313 f
  n34 (net)                                     1       21.850                                              0.000      0.313 f
  io_t_wfull/DIN (D8I1025_NS)                                      0.000     0.031     0.000                0.000      0.313 f
  io_t_wfull/PADIO (D8I1025_NS)                                              0.893                          1.380      1.694 f
  wfull (net)                                   1     1433.312                                              0.000      1.694 f
  wfull (out)                                                      0.000     0.893     0.000                0.000      1.694 f
  data arrival time                                                                                                    1.694

  clock wclk (rise edge)                                                                                    2.000      2.000
  clock network delay (ideal)                                                                               0.100      2.100
  clock uncertainty                                                                                        -0.200      1.900
  output external delay                                                                                    -1.000      0.900
  data required time                                                                                                   0.900
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.900
  data arrival time                                                                                                   -1.694
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.794


1
