/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [26:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_4z;
  wire [23:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_2z & celloutsig_0_32z[18]);
  assign celloutsig_1_0z = ~(in_data[119] & in_data[123]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[9] & celloutsig_1_3z);
  assign celloutsig_0_6z = ~(in_data[8] & celloutsig_0_4z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z & celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z & celloutsig_0_13z);
  assign celloutsig_0_1z = ~(in_data[66] & celloutsig_0_0z);
  assign celloutsig_0_3z = ~in_data[90];
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_0_15z = ~celloutsig_0_12z[13];
  assign celloutsig_0_29z = ~celloutsig_0_11z;
  assign celloutsig_0_44z = celloutsig_0_32z[4] ^ celloutsig_0_40z;
  assign celloutsig_1_4z = in_data[142] ^ in_data[141];
  assign celloutsig_1_13z = celloutsig_1_11z ^ celloutsig_1_1z[24];
  assign celloutsig_0_11z = celloutsig_0_0z ^ celloutsig_0_3z;
  assign celloutsig_0_20z = celloutsig_0_11z ^ celloutsig_0_13z;
  assign celloutsig_0_23z = celloutsig_0_20z ^ celloutsig_0_7z;
  assign celloutsig_0_24z = celloutsig_0_2z ^ celloutsig_0_7z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_15z, _00_, celloutsig_0_15z };
  assign celloutsig_1_3z = in_data[122:120] == { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] == { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[65:58], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } == { in_data[53:44], celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[104:102] > in_data[186:184];
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_8z } > { in_data[143:141], celloutsig_1_14z };
  assign celloutsig_0_21z = { _01_, celloutsig_0_17z } > { celloutsig_0_5z[11:8], celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_25z = { _00_, celloutsig_0_24z } > { _01_[4:2], celloutsig_0_3z };
  assign celloutsig_0_30z = { celloutsig_0_5z[19:2], celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_13z } > { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_27z = { in_data[72:67], celloutsig_0_8z } || { celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_28z = { celloutsig_0_9z, _00_, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_25z } || { celloutsig_0_9z[11:8], celloutsig_0_12z };
  assign celloutsig_1_10z = celloutsig_1_1z[8:3] * celloutsig_1_6z[6:1];
  assign celloutsig_0_18z = { celloutsig_0_5z[11:10], celloutsig_0_7z, celloutsig_0_9z } * { in_data[85:70], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_45z = { celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_37z } !== { celloutsig_0_33z[6], celloutsig_0_40z, celloutsig_0_3z };
  assign celloutsig_1_11z = in_data[162:158] !== celloutsig_1_10z[4:0];
  assign celloutsig_1_14z = { celloutsig_1_6z[13:10], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z } !== { celloutsig_1_1z[17:6], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_9z[17:7], celloutsig_0_6z } !== { celloutsig_0_5z[20:10], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_15z, _00_, celloutsig_0_7z } !== celloutsig_0_12z[9:5];
  assign celloutsig_0_33z = { celloutsig_0_26z[7:2], _01_, celloutsig_0_24z, celloutsig_0_22z } | { celloutsig_0_18z[14:4], celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_0_4z = in_data[46:43] | { in_data[87], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[94:71] | { in_data[8:6], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[117:100] | { in_data[130:114], celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_5z[20:9], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z } | { celloutsig_0_5z[22:5], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_26z = celloutsig_0_12z[15:1] | celloutsig_0_9z[16:2];
  assign celloutsig_0_32z = { celloutsig_0_18z[19:8], celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_8z } <<< { celloutsig_0_4z[0], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[144:114], celloutsig_1_0z } >>> in_data[178:147];
  assign celloutsig_0_9z = { in_data[93:77], celloutsig_0_1z } >>> { celloutsig_0_5z[21:9], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_0z = ~((in_data[35] & in_data[79]) | in_data[43]);
  assign celloutsig_0_36z = ~((celloutsig_0_25z & celloutsig_0_28z) | celloutsig_0_33z[5]);
  assign celloutsig_0_37z = ~((celloutsig_0_33z[8] & celloutsig_0_14z) | in_data[9]);
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_4z) | in_data[125]);
  assign celloutsig_1_15z = ~((celloutsig_1_9z & celloutsig_1_2z) | celloutsig_1_1z[9]);
  assign celloutsig_1_18z = ~((celloutsig_1_9z & in_data[175]) | celloutsig_1_2z);
  assign celloutsig_0_22z = ~((celloutsig_0_5z[16] & celloutsig_0_2z) | in_data[58]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_1z[4] & celloutsig_1_6z[8]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z & in_data[128]) | (celloutsig_1_5z & celloutsig_1_4z));
  assign celloutsig_1_16z = ~((celloutsig_1_0z & celloutsig_1_15z) | (celloutsig_1_2z & celloutsig_1_9z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_7z & celloutsig_0_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
