MIG: 16:17:34 : xml_input_file: board.prj
MIG: 16:17:34 : Absolute path of xml_input_file: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:17:34 : xml_input_file: board.prj
MIG: 16:17:34 : Absolute path of xml_input_file: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:17:34 : In updateAllModelParams
MIG: 16:17:34 : ################# RUNNING MIG BATCH ###################
MIG: 16:17:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:17:34 : synp_flow:  -- synthesis_mode: Other
MIG: 16:17:34 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:17:34 : vivado_mode: xpg_bd
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 1
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 : isPortInterface: 0
MIG: 16:17:34 :  locked false  
MIG: 16:17:34 : HDL Language: Verilog
MIG: 16:17:34 : compInfo: true
MIG: 16:17:34 : Vivado Options xc7a100t csg324 -1
MIG: 16:17:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:17:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:17:34 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 16:17:34 : I am in catch area
MIG: 16:17:34 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:17:42 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:17:42 : Component_Name: design_1_mig_7series_0_0
MIG: 16:17:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:17:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:17:42 : Moving design_1_mig_7series_0_0 ...
MIG: 16:17:42 : XGUI hdlLanguage: Verilog
MIG: 16:17:42 : xgui vivado_mode: xpg_bd
MIG: 16:17:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:17:42 : Reading /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:17:43 : 1
MIG: 16:17:43 : Inside fn mem: DDR2
MIG: 16:17:43 : QDRII+ Inside fn ui: 81000000
MIG: 16:17:43 : DDR2
MIG: 16:17:43 : 1
MIG: 16:17:43 : 81000000
MIG: 16:17:43 : 
MIG: 16:17:43 :  polarity_value: 1
MIG: 16:17:43 : 
MIG: 16:17:43 : 
MIG: 16:17:43 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:17:43 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:17:43 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:17:43 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:17:43 : 2
MIG: 16:17:43 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:17:43 : 16
MIG: 16:17:43 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:17:43 : 2
MIG: 16:17:43 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:17:43 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: ECC ==> OFF
MIG: 16:17:43 : 16
MIG: 16:17:43 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:17:43 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:17:43 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:17:43 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:17:43 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:17:43 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:17:43 : 13
MIG: 16:17:43 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:17:43 : 27
MIG: 16:17:43 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:17:43 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:17:43 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:17:43 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:17:43 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:17:43 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:17:43 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:17:43 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:17:43 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:17:43 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:17:43 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:17:43 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:17:43 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:17:43 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:17:43 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:17:43 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:17:43 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:17:43 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:17:43 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:17:43 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:17:43 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:17:43 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:17:43 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:17:43 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:17:43 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:17:43 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:17:43 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:17:43 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:17:43 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:17:43 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:17:43 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:17:43 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:17:43 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:17:43 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:17:43 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:17:43 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:17:43 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:17:43 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:17:43 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:17:43 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:17:43 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:17:43 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:17:43 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:17:43 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:17:43 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:17:43 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:17:43 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:17:43 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:17:43 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:17:43 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:17:43 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:17:43 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:17:43 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:17:43 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:17:43 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:17:43 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:17:43 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:17:43 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:17:43 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:17:43 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:17:43 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:17:43 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:17:43 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:17:43 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:17:43 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:17:43 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:17:43 :  Invalid Param: DDR2_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 16:17:43 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:17:43 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:17:43 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:17:43 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:17:43 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:17:43 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:17:43 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:17:43 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:17:43 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:17:43 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:17:43 : 4
MIG: 16:17:43 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:17:43 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:17:43 : 1
MIG: 16:17:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:17:43 : 134217728
MIG: 16:17:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:17:43 : 64
MIG: 16:17:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:17:43 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:17:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:17:43 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:17:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:17:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:17:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:17:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:17:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:17:43 : 
MIG: 16:17:43 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:17:43 : 
MIG: 16:17:43 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:17:43 : NOBUF
MIG: 16:17:43 : NONE
MIG: 16:17:43 : 
MIG: 16:17:43 : Same Interface
MIG: 16:17:44 : xml_input_file: board.prj
MIG: 16:17:44 : Absolute path of xml_input_file: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:17:44 : In updateAllModelParams
MIG: 16:17:44 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:17:44 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 16:17:44 : ################# RUNNING MIG BATCH ###################
MIG: 16:17:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:17:44 : synp_flow:  -- synthesis_mode: Other
MIG: 16:17:44 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:17:44 : vivado_mode: xpg_bd
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 1
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 : isPortInterface: 0
MIG: 16:17:44 :  locked false  
MIG: 16:17:44 : HDL Language: Verilog
MIG: 16:17:44 : compInfo: true
MIG: 16:17:44 : Vivado Options xc7a100t csg324 -1
MIG: 16:17:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:17:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:17:44 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 16:17:44 : I am in catch area
MIG: 16:17:44 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:17:51 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:17:51 : Component_Name: design_1_mig_7series_0_0
MIG: 16:17:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:17:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:17:51 : Moving design_1_mig_7series_0_0 ...
MIG: 16:17:51 : XGUI hdlLanguage: Verilog
MIG: 16:17:51 : xgui vivado_mode: xpg_bd
MIG: 16:17:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:17:51 : Reading /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:17:52 : 
MIG: 16:17:52 : Inside fn mem: DDR2
MIG: 16:17:52 : QDRII+ Inside fn ui: 81000000
MIG: 16:17:52 : 
MIG: 16:17:52 : 
MIG: 16:17:52 : 
MIG: 16:17:52 : 
MIG: 16:17:52 :  polarity_value: 1
MIG: 16:17:52 : 
MIG: 16:17:52 : 
MIG: 16:17:52 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:17:52 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:17:52 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:17:52 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:17:52 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: ECC ==> OFF
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:17:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:17:52 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:17:52 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:17:52 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:17:52 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:17:52 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:17:52 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:17:52 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:17:52 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:17:52 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:17:52 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:17:52 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:17:52 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:17:52 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:17:52 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:17:52 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:17:52 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:17:52 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:17:52 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:17:52 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:17:52 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:17:52 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:17:52 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:17:52 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:17:52 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:17:52 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:17:52 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:17:52 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:17:52 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:17:52 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:17:52 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:17:52 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:17:52 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:17:52 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:17:52 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:17:52 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:17:52 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:17:52 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:17:52 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:17:52 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:17:52 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:17:52 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:17:52 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:17:52 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:17:52 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:17:52 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:17:52 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:17:52 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:17:52 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:17:52 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:17:52 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:17:52 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:17:52 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:17:52 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:17:52 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:17:52 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:17:52 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:17:52 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:17:52 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:17:52 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:17:52 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:17:52 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:17:52 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:17:52 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:17:52 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:17:52 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:17:52 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:17:52 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:17:52 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:17:52 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:17:52 :  Invalid Param: DDR2_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 16:17:52 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:17:52 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:17:52 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:17:52 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:17:52 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:17:52 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:17:52 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:17:52 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:17:52 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:17:52 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:17:52 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:17:52 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:17:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:17:52 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:17:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:17:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:17:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:17:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:17:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:17:52 : 
MIG: 16:17:52 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:17:52 : 
MIG: 16:17:52 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:17:52 : 
MIG: 16:17:52 : 
MIG: 16:17:52 : 
MIG: 16:17:52 : Same Interface
MIG: 16:20:08 : xml_input_file: board.prj
MIG: 16:20:08 : Absolute path of xml_input_file: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:20:08 : In updateAllModelParams
MIG: 16:20:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:20:08 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 16:20:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:20:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:20:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:20:08 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:20:08 : vivado_mode: xpg_bd
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 1
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 : isPortInterface: 0
MIG: 16:20:08 :  locked false  
MIG: 16:20:08 : HDL Language: Verilog
MIG: 16:20:08 : compInfo: true
MIG: 16:20:08 : Vivado Options xc7a100t csg324 -1
MIG: 16:20:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:20:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:20:08 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 16:20:08 : I am in catch area
MIG: 16:20:08 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:20:15 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:20:15 : Component_Name: design_1_mig_7series_0_0
MIG: 16:20:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:20:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:20:15 : Moving design_1_mig_7series_0_0 ...
MIG: 16:20:15 : XGUI hdlLanguage: Verilog
MIG: 16:20:15 : xgui vivado_mode: xpg_bd
MIG: 16:20:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:20:15 : Reading /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:20:16 : 
MIG: 16:20:16 : Inside fn mem: DDR2
MIG: 16:20:16 : QDRII+ Inside fn ui: 81000000
MIG: 16:20:16 : 
MIG: 16:20:16 : 
MIG: 16:20:16 : 
MIG: 16:20:16 : 
MIG: 16:20:16 :  polarity_value: 1
MIG: 16:20:16 : 
MIG: 16:20:16 : 
MIG: 16:20:16 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:20:16 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:20:16 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:20:16 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:20:16 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: ECC ==> OFF
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:20:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:20:16 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:20:16 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:20:16 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:20:16 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:20:16 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:20:16 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:20:16 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:20:16 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:20:16 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:20:16 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:20:16 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:20:16 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:20:16 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:20:16 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:20:16 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:20:16 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:20:16 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:20:16 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:20:16 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:20:16 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:20:16 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:20:16 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:20:16 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:20:16 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:20:16 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:20:16 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:20:16 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:20:16 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:20:16 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:20:16 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:20:16 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:20:16 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:20:16 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:20:16 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:20:16 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:20:16 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:20:16 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:20:16 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:20:16 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:20:16 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:20:16 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:20:16 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:20:16 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:20:16 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:20:16 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:20:16 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:20:16 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:20:16 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:20:16 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:20:16 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:20:16 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:20:16 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:20:16 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:20:16 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:20:16 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:20:16 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:20:16 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:20:16 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:20:16 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:20:16 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:20:16 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:20:16 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:20:16 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:20:16 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:20:16 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:20:16 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:20:16 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:20:16 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:20:16 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:20:16 :  Invalid Param: DDR2_IODELAY_GRP ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG"
MIG: 16:20:16 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:20:16 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:20:16 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:20:16 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:20:16 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:20:16 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:20:16 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:20:16 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:20:16 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:20:16 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:20:16 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:20:16 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:20:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:20:16 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:20:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:20:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:20:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:20:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:20:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:20:16 : 
MIG: 16:20:16 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:20:16 : 
MIG: 16:20:16 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:20:16 : 
MIG: 16:20:16 : 
MIG: 16:20:16 : 
MIG: 16:20:16 : Same Interface
MIG: 16:28:56 : Running synthesis.xit
MIG: 16:28:56 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:28:56 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 16:28:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:28:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:28:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:28:56 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:28:56 : vivado_mode: xpg_bd
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 1
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 : isPortInterface: 0
MIG: 16:28:56 :  locked false  
MIG: 16:28:56 : HDL Language: Verilog
MIG: 16:28:56 : compInfo: false
MIG: 16:28:56 : Vivado Options xc7a100t csg324 -1
MIG: 16:28:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:28:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:28:56 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 16:28:56 : I am in catch area
MIG: 16:28:56 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:29:03 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:29:03 : Component_Name: design_1_mig_7series_0_0
MIG: 16:29:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:29:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:29:03 : Moving design_1_mig_7series_0_0 ...
MIG: 16:29:04 : Running implementation.xit
MIG: 16:29:04 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:29:04 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 16:29:04 : ################# RUNNING MIG BATCH ###################
MIG: 16:29:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:29:04 : synp_flow:  -- synthesis_mode: Other
MIG: 16:29:04 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:29:04 : vivado_mode: xpg_bd
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 1
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 : isPortInterface: 0
MIG: 16:29:04 :  locked false  
MIG: 16:29:04 : HDL Language: Verilog
MIG: 16:29:04 : compInfo: false
MIG: 16:29:04 : Vivado Options xc7a100t csg324 -1
MIG: 16:29:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:29:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:29:04 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 16:29:04 : I am in catch area
MIG: 16:29:04 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:29:11 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:29:11 : Component_Name: design_1_mig_7series_0_0
MIG: 16:29:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:29:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:29:11 : Moving design_1_mig_7series_0_0 ...
MIG: 16:29:11 : Running vlog_synth_rpr.xit
MIG: 16:29:11 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:29:11 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 16:29:11 : ################# RUNNING MIG BATCH ###################
MIG: 16:29:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:29:11 : synp_flow:  -- synthesis_mode: Other
MIG: 16:29:11 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:29:11 : vivado_mode: xpg_bd
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 1
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 : isPortInterface: 0
MIG: 16:29:11 :  locked false  
MIG: 16:29:11 : HDL Language: Verilog
MIG: 16:29:11 : compInfo: false
MIG: 16:29:11 : Vivado Options xc7a100t csg324 -1
MIG: 16:29:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:29:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:29:11 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 16:29:11 : I am in catch area
MIG: 16:29:11 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:29:18 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:29:18 : Component_Name: design_1_mig_7series_0_0
MIG: 16:29:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:29:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:29:18 : Moving design_1_mig_7series_0_0 ...
MIG: 17:44:29 : Running synthesis.xit
MIG: 17:44:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:29 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:29 : vivado_mode: xpg_bd
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 1
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 : isPortInterface: 0
MIG: 17:44:29 :  locked false  
MIG: 17:44:29 : HDL Language: Verilog
MIG: 17:44:29 : compInfo: false
MIG: 17:44:29 : Vivado Options xc7a100t csg324 -1
MIG: 17:44:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:44:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 17:44:29 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 17:44:29 : I am in catch area
MIG: 17:44:29 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:36 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:36 : Component_Name: design_1_mig_7series_0_0
MIG: 17:44:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:44:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:36 : Moving design_1_mig_7series_0_0 ...
MIG: 17:44:37 : Running implementation.xit
MIG: 17:44:37 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:44:37 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 17:44:37 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:37 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:37 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:37 : vivado_mode: xpg_bd
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 1
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 : isPortInterface: 0
MIG: 17:44:37 :  locked false  
MIG: 17:44:37 : HDL Language: Verilog
MIG: 17:44:37 : compInfo: false
MIG: 17:44:37 : Vivado Options xc7a100t csg324 -1
MIG: 17:44:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:44:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 17:44:37 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 17:44:37 : I am in catch area
MIG: 17:44:37 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:44 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:44 : Component_Name: design_1_mig_7series_0_0
MIG: 17:44:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:44:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:44 : Moving design_1_mig_7series_0_0 ...
MIG: 17:44:45 : Running vlog_synth_rpr.xit
MIG: 17:44:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:44:45 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 17:44:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:44:45 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:44:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:44:45 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:44:45 : vivado_mode: xpg_bd
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 1
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 : isPortInterface: 0
MIG: 17:44:45 :  locked false  
MIG: 17:44:45 : HDL Language: Verilog
MIG: 17:44:45 : compInfo: false
MIG: 17:44:45 : Vivado Options xc7a100t csg324 -1
MIG: 17:44:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:44:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 17:44:45 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 17:44:45 : I am in catch area
MIG: 17:44:45 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:44:52 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:44:52 : Component_Name: design_1_mig_7series_0_0
MIG: 17:44:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:44:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:44:52 : Moving design_1_mig_7series_0_0 ...
MIG: 18:18:10 : Running simulation.xit
MIG: 18:18:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:18:10 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 18:18:10 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:18:10 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:10 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:18:10 : vivado_mode: xpg_bd
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 1
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 : isPortInterface: 0
MIG: 18:18:10 :  locked false  
MIG: 18:18:10 : HDL Language: Verilog
MIG: 18:18:10 : compInfo: false
MIG: 18:18:10 : Vivado Options xc7a100t csg324 -1
MIG: 18:18:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:18:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 18:18:10 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 18:18:10 : I am in catch area
MIG: 18:18:10 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:18 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:18:18 : Component_Name: design_1_mig_7series_0_0
MIG: 18:18:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:18:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:18 : Moving design_1_mig_7series_0_0 ...
MIG: 18:18:18 : Running vlog_sim_rpr.xit
MIG: 18:18:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:18:18 : ERR:     <Version>2.2</Version> <==>     <Version>2.0</Version> 
MIG: 18:18:18 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /home/derek/Xilinx/Vivado/2014.1/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:18:18 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:18 : outputDirectory: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:18:18 : vivado_mode: xpg_bd
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 1
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 : isPortInterface: 0
MIG: 18:18:18 :  locked false  
MIG: 18:18:18 : HDL Language: Verilog
MIG: 18:18:18 : compInfo: false
MIG: 18:18:18 : Vivado Options xc7a100t csg324 -1
MIG: 18:18:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:18:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 18:18:18 : xilinx_path: /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE
MIG: 18:18:18 : I am in catch area
MIG: 18:18:18 : Running /home/derek/Xilinx/Vivado/2014.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:26 : XML_INPUT_FILE: /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test2/tetris_test2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:18:26 : Component_Name: design_1_mig_7series_0_0
MIG: 18:18:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:18:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:26 : Moving design_1_mig_7series_0_0 ...
