{"top":"global.resnet88",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "add_all__U12":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U13":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U14":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U8":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U9.in","_U10.out"],
          ["coeff_U3.in","_U4.out"],
          ["coeff_U6.in","_U7.out"],
          ["mul_d0__U2.out","add_all__U12.in0"],
          ["mul_d1__U5.out","add_all__U12.in1"],
          ["add_all__U13.in0","add_all__U12.out"],
          ["mul_d2__U8.out","add_all__U13.in1"],
          ["add_all__U14.in0","add_all__U13.out"],
          ["const_term_U11.out","add_all__U14.in1"],
          ["self.out","add_all__U14.out"],
          ["mul_d0__U2.in0","coeff_U3.out"],
          ["mul_d1__U5.in0","coeff_U6.out"],
          ["mul_d2__U8.in0","coeff_U9.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U8.in1"]
        ]
      },
      "aff__U1028":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1037":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1030":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1033":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1036":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4925"]}
          },
          "mul_d0__U1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1030.in","_U1031.out"],
          ["coeff_U1033.in","_U1034.out"],
          ["coeff_U1036.in","_U1037.out"],
          ["mul_d0__U1029.out","add_all__U1039.in0"],
          ["mul_d1__U1032.out","add_all__U1039.in1"],
          ["add_all__U1040.in0","add_all__U1039.out"],
          ["mul_d2__U1035.out","add_all__U1040.in1"],
          ["add_all__U1041.in0","add_all__U1040.out"],
          ["const_term_U1038.out","add_all__U1041.in1"],
          ["self.out","add_all__U1041.out"],
          ["mul_d0__U1029.in0","coeff_U1030.out"],
          ["mul_d1__U1032.in0","coeff_U1033.out"],
          ["mul_d2__U1035.in0","coeff_U1036.out"],
          ["self.d.0","mul_d0__U1029.in1"],
          ["self.d.1","mul_d1__U1032.in1"],
          ["self.d.2","mul_d2__U1035.in1"]
        ]
      },
      "aff__U105":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U107.in","_U108.out"],
          ["coeff_U110.in","_U111.out"],
          ["coeff_U113.in","_U114.out"],
          ["mul_d0__U106.out","add_all__U116.in0"],
          ["mul_d1__U109.out","add_all__U116.in1"],
          ["add_all__U117.in0","add_all__U116.out"],
          ["mul_d2__U112.out","add_all__U117.in1"],
          ["add_all__U118.in0","add_all__U117.out"],
          ["const_term_U115.out","add_all__U118.in1"],
          ["self.out","add_all__U118.out"],
          ["mul_d0__U106.in0","coeff_U107.out"],
          ["mul_d1__U109.in0","coeff_U110.out"],
          ["mul_d2__U112.in0","coeff_U113.out"],
          ["self.d.0","mul_d0__U106.in1"],
          ["self.d.1","mul_d1__U109.in1"],
          ["self.d.2","mul_d2__U112.in1"]
        ]
      },
      "aff__U1066":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1077":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1079":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1068":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1071":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1074":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4c35"]}
          },
          "mul_d0__U1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1070":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1068.in","_U1069.out"],
          ["coeff_U1071.in","_U1072.out"],
          ["coeff_U1074.in","_U1075.out"],
          ["mul_d0__U1067.out","add_all__U1077.in0"],
          ["mul_d1__U1070.out","add_all__U1077.in1"],
          ["add_all__U1078.in0","add_all__U1077.out"],
          ["mul_d2__U1073.out","add_all__U1078.in1"],
          ["add_all__U1079.in0","add_all__U1078.out"],
          ["const_term_U1076.out","add_all__U1079.in1"],
          ["self.out","add_all__U1079.out"],
          ["mul_d0__U1067.in0","coeff_U1068.out"],
          ["mul_d1__U1070.in0","coeff_U1071.out"],
          ["mul_d2__U1073.in0","coeff_U1074.out"],
          ["self.d.0","mul_d0__U1067.in1"],
          ["self.d.1","mul_d1__U1070.in1"],
          ["self.d.2","mul_d2__U1073.in1"]
        ]
      },
      "aff__U1104":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4f45"]}
          },
          "mul_d0__U1105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1106.in","_U1107.out"],
          ["coeff_U1109.in","_U1110.out"],
          ["coeff_U1112.in","_U1113.out"],
          ["mul_d0__U1105.out","add_all__U1115.in0"],
          ["mul_d1__U1108.out","add_all__U1115.in1"],
          ["add_all__U1116.in0","add_all__U1115.out"],
          ["mul_d2__U1111.out","add_all__U1116.in1"],
          ["add_all__U1117.in0","add_all__U1116.out"],
          ["const_term_U1114.out","add_all__U1117.in1"],
          ["self.out","add_all__U1117.out"],
          ["mul_d0__U1105.in0","coeff_U1106.out"],
          ["mul_d1__U1108.in0","coeff_U1109.out"],
          ["mul_d2__U1111.in0","coeff_U1112.out"],
          ["self.d.0","mul_d0__U1105.in1"],
          ["self.d.1","mul_d1__U1108.in1"],
          ["self.d.2","mul_d2__U1111.in1"]
        ]
      },
      "aff__U1142":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h5255"]}
          },
          "mul_d0__U1143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1144.in","_U1145.out"],
          ["coeff_U1147.in","_U1148.out"],
          ["coeff_U1150.in","_U1151.out"],
          ["mul_d0__U1143.out","add_all__U1153.in0"],
          ["mul_d1__U1146.out","add_all__U1153.in1"],
          ["add_all__U1154.in0","add_all__U1153.out"],
          ["mul_d2__U1149.out","add_all__U1154.in1"],
          ["add_all__U1155.in0","add_all__U1154.out"],
          ["const_term_U1152.out","add_all__U1155.in1"],
          ["self.out","add_all__U1155.out"],
          ["mul_d0__U1143.in0","coeff_U1144.out"],
          ["mul_d1__U1146.in0","coeff_U1147.out"],
          ["mul_d2__U1149.in0","coeff_U1150.out"],
          ["self.d.0","mul_d0__U1143.in1"],
          ["self.d.1","mul_d1__U1146.in1"],
          ["self.d.2","mul_d2__U1149.in1"]
        ]
      },
      "aff__U1180":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h5565"]}
          },
          "mul_d0__U1181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1182.in","_U1183.out"],
          ["coeff_U1185.in","_U1186.out"],
          ["coeff_U1188.in","_U1189.out"],
          ["mul_d0__U1181.out","add_all__U1191.in0"],
          ["mul_d1__U1184.out","add_all__U1191.in1"],
          ["add_all__U1192.in0","add_all__U1191.out"],
          ["mul_d2__U1187.out","add_all__U1192.in1"],
          ["add_all__U1193.in0","add_all__U1192.out"],
          ["const_term_U1190.out","add_all__U1193.in1"],
          ["self.out","add_all__U1193.out"],
          ["mul_d0__U1181.in0","coeff_U1182.out"],
          ["mul_d1__U1184.in0","coeff_U1185.out"],
          ["mul_d2__U1187.in0","coeff_U1188.out"],
          ["self.d.0","mul_d0__U1181.in1"],
          ["self.d.1","mul_d1__U1184.in1"],
          ["self.d.2","mul_d2__U1187.in1"]
        ]
      },
      "aff__U1225":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1227.in","_U1228.out"],
          ["coeff_U1230.in","_U1231.out"],
          ["coeff_U1233.in","_U1234.out"],
          ["coeff_U1236.in","_U1237.out"],
          ["coeff_U1239.in","_U1240.out"],
          ["mul_d0__U1226.out","add_all__U1242.in0"],
          ["mul_d1__U1229.out","add_all__U1242.in1"],
          ["add_all__U1243.in0","add_all__U1242.out"],
          ["mul_d2__U1232.out","add_all__U1243.in1"],
          ["add_all__U1244.in0","add_all__U1243.out"],
          ["mul_d3__U1235.out","add_all__U1244.in1"],
          ["add_all__U1245.in0","add_all__U1244.out"],
          ["mul_d4__U1238.out","add_all__U1245.in1"],
          ["add_all__U1246.in0","add_all__U1245.out"],
          ["const_term_U1241.out","add_all__U1246.in1"],
          ["self.out","add_all__U1246.out"],
          ["mul_d0__U1226.in0","coeff_U1227.out"],
          ["mul_d1__U1229.in0","coeff_U1230.out"],
          ["mul_d2__U1232.in0","coeff_U1233.out"],
          ["mul_d3__U1235.in0","coeff_U1236.out"],
          ["mul_d4__U1238.in0","coeff_U1239.out"],
          ["self.d.0","mul_d0__U1226.in1"],
          ["self.d.1","mul_d1__U1229.in1"],
          ["self.d.2","mul_d2__U1232.in1"],
          ["self.d.3","mul_d3__U1235.in1"],
          ["self.d.4","mul_d4__U1238.in1"]
        ]
      },
      "aff__U1248":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1250.in","_U1251.out"],
          ["coeff_U1253.in","_U1254.out"],
          ["coeff_U1256.in","_U1257.out"],
          ["coeff_U1259.in","_U1260.out"],
          ["coeff_U1262.in","_U1263.out"],
          ["mul_d0__U1249.out","add_all__U1265.in0"],
          ["mul_d1__U1252.out","add_all__U1265.in1"],
          ["add_all__U1266.in0","add_all__U1265.out"],
          ["mul_d2__U1255.out","add_all__U1266.in1"],
          ["add_all__U1267.in0","add_all__U1266.out"],
          ["mul_d3__U1258.out","add_all__U1267.in1"],
          ["add_all__U1268.in0","add_all__U1267.out"],
          ["mul_d4__U1261.out","add_all__U1268.in1"],
          ["add_all__U1269.in0","add_all__U1268.out"],
          ["const_term_U1264.out","add_all__U1269.in1"],
          ["self.out","add_all__U1269.out"],
          ["mul_d0__U1249.in0","coeff_U1250.out"],
          ["mul_d1__U1252.in0","coeff_U1253.out"],
          ["mul_d2__U1255.in0","coeff_U1256.out"],
          ["mul_d3__U1258.in0","coeff_U1259.out"],
          ["mul_d4__U1261.in0","coeff_U1262.out"],
          ["self.d.0","mul_d0__U1249.in1"],
          ["self.d.1","mul_d1__U1252.in1"],
          ["self.d.2","mul_d2__U1255.in1"],
          ["self.d.3","mul_d3__U1258.in1"],
          ["self.d.4","mul_d4__U1261.in1"]
        ]
      },
      "aff__U1271":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1273.in","_U1274.out"],
          ["coeff_U1276.in","_U1277.out"],
          ["coeff_U1279.in","_U1280.out"],
          ["coeff_U1282.in","_U1283.out"],
          ["coeff_U1285.in","_U1286.out"],
          ["mul_d0__U1272.out","add_all__U1288.in0"],
          ["mul_d1__U1275.out","add_all__U1288.in1"],
          ["add_all__U1289.in0","add_all__U1288.out"],
          ["mul_d2__U1278.out","add_all__U1289.in1"],
          ["add_all__U1290.in0","add_all__U1289.out"],
          ["mul_d3__U1281.out","add_all__U1290.in1"],
          ["add_all__U1291.in0","add_all__U1290.out"],
          ["mul_d4__U1284.out","add_all__U1291.in1"],
          ["add_all__U1292.in0","add_all__U1291.out"],
          ["const_term_U1287.out","add_all__U1292.in1"],
          ["self.out","add_all__U1292.out"],
          ["mul_d0__U1272.in0","coeff_U1273.out"],
          ["mul_d1__U1275.in0","coeff_U1276.out"],
          ["mul_d2__U1278.in0","coeff_U1279.out"],
          ["mul_d3__U1281.in0","coeff_U1282.out"],
          ["mul_d4__U1284.in0","coeff_U1285.out"],
          ["self.d.0","mul_d0__U1272.in1"],
          ["self.d.1","mul_d1__U1275.in1"],
          ["self.d.2","mul_d2__U1278.in1"],
          ["self.d.3","mul_d3__U1281.in1"],
          ["self.d.4","mul_d4__U1284.in1"]
        ]
      },
      "aff__U1294":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1308":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1296.in","_U1297.out"],
          ["coeff_U1299.in","_U1300.out"],
          ["coeff_U1302.in","_U1303.out"],
          ["coeff_U1305.in","_U1306.out"],
          ["coeff_U1308.in","_U1309.out"],
          ["mul_d0__U1295.out","add_all__U1311.in0"],
          ["mul_d1__U1298.out","add_all__U1311.in1"],
          ["add_all__U1312.in0","add_all__U1311.out"],
          ["mul_d2__U1301.out","add_all__U1312.in1"],
          ["add_all__U1313.in0","add_all__U1312.out"],
          ["mul_d3__U1304.out","add_all__U1313.in1"],
          ["add_all__U1314.in0","add_all__U1313.out"],
          ["mul_d4__U1307.out","add_all__U1314.in1"],
          ["add_all__U1315.in0","add_all__U1314.out"],
          ["const_term_U1310.out","add_all__U1315.in1"],
          ["self.out","add_all__U1315.out"],
          ["mul_d0__U1295.in0","coeff_U1296.out"],
          ["mul_d1__U1298.in0","coeff_U1299.out"],
          ["mul_d2__U1301.in0","coeff_U1302.out"],
          ["mul_d3__U1304.in0","coeff_U1305.out"],
          ["mul_d4__U1307.in0","coeff_U1308.out"],
          ["self.d.0","mul_d0__U1295.in1"],
          ["self.d.1","mul_d1__U1298.in1"],
          ["self.d.2","mul_d2__U1301.in1"],
          ["self.d.3","mul_d3__U1304.in1"],
          ["self.d.4","mul_d4__U1307.in1"]
        ]
      },
      "aff__U131":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U133.in","_U134.out"],
          ["coeff_U136.in","_U137.out"],
          ["coeff_U139.in","_U140.out"],
          ["mul_d0__U132.out","add_all__U142.in0"],
          ["mul_d1__U135.out","add_all__U142.in1"],
          ["add_all__U143.in0","add_all__U142.out"],
          ["mul_d2__U138.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["const_term_U141.out","add_all__U144.in1"],
          ["self.out","add_all__U144.out"],
          ["mul_d0__U132.in0","coeff_U133.out"],
          ["mul_d1__U135.in0","coeff_U136.out"],
          ["mul_d2__U138.in0","coeff_U139.out"],
          ["self.d.0","mul_d0__U132.in1"],
          ["self.d.1","mul_d1__U135.in1"],
          ["self.d.2","mul_d2__U138.in1"]
        ]
      },
      "aff__U1317":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1325":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1319.in","_U1320.out"],
          ["coeff_U1322.in","_U1323.out"],
          ["coeff_U1325.in","_U1326.out"],
          ["coeff_U1328.in","_U1329.out"],
          ["coeff_U1331.in","_U1332.out"],
          ["mul_d0__U1318.out","add_all__U1334.in0"],
          ["mul_d1__U1321.out","add_all__U1334.in1"],
          ["add_all__U1335.in0","add_all__U1334.out"],
          ["mul_d2__U1324.out","add_all__U1335.in1"],
          ["add_all__U1336.in0","add_all__U1335.out"],
          ["mul_d3__U1327.out","add_all__U1336.in1"],
          ["add_all__U1337.in0","add_all__U1336.out"],
          ["mul_d4__U1330.out","add_all__U1337.in1"],
          ["add_all__U1338.in0","add_all__U1337.out"],
          ["const_term_U1333.out","add_all__U1338.in1"],
          ["self.out","add_all__U1338.out"],
          ["mul_d0__U1318.in0","coeff_U1319.out"],
          ["mul_d1__U1321.in0","coeff_U1322.out"],
          ["mul_d2__U1324.in0","coeff_U1325.out"],
          ["mul_d3__U1327.in0","coeff_U1328.out"],
          ["mul_d4__U1330.in0","coeff_U1331.out"],
          ["self.d.0","mul_d0__U1318.in1"],
          ["self.d.1","mul_d1__U1321.in1"],
          ["self.d.2","mul_d2__U1324.in1"],
          ["self.d.3","mul_d3__U1327.in1"],
          ["self.d.4","mul_d4__U1330.in1"]
        ]
      },
      "aff__U1340":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1342":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1354":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1341":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1342.in","_U1343.out"],
          ["coeff_U1345.in","_U1346.out"],
          ["coeff_U1348.in","_U1349.out"],
          ["coeff_U1351.in","_U1352.out"],
          ["coeff_U1354.in","_U1355.out"],
          ["mul_d0__U1341.out","add_all__U1357.in0"],
          ["mul_d1__U1344.out","add_all__U1357.in1"],
          ["add_all__U1358.in0","add_all__U1357.out"],
          ["mul_d2__U1347.out","add_all__U1358.in1"],
          ["add_all__U1359.in0","add_all__U1358.out"],
          ["mul_d3__U1350.out","add_all__U1359.in1"],
          ["add_all__U1360.in0","add_all__U1359.out"],
          ["mul_d4__U1353.out","add_all__U1360.in1"],
          ["add_all__U1361.in0","add_all__U1360.out"],
          ["const_term_U1356.out","add_all__U1361.in1"],
          ["self.out","add_all__U1361.out"],
          ["mul_d0__U1341.in0","coeff_U1342.out"],
          ["mul_d1__U1344.in0","coeff_U1345.out"],
          ["mul_d2__U1347.in0","coeff_U1348.out"],
          ["mul_d3__U1350.in0","coeff_U1351.out"],
          ["mul_d4__U1353.in0","coeff_U1354.out"],
          ["self.d.0","mul_d0__U1341.in1"],
          ["self.d.1","mul_d1__U1344.in1"],
          ["self.d.2","mul_d2__U1347.in1"],
          ["self.d.3","mul_d3__U1350.in1"],
          ["self.d.4","mul_d4__U1353.in1"]
        ]
      },
      "aff__U1363":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1365.in","_U1366.out"],
          ["coeff_U1368.in","_U1369.out"],
          ["coeff_U1371.in","_U1372.out"],
          ["mul_d0__U1364.out","add_all__U1374.in0"],
          ["mul_d1__U1367.out","add_all__U1374.in1"],
          ["add_all__U1375.in0","add_all__U1374.out"],
          ["mul_d2__U1370.out","add_all__U1375.in1"],
          ["add_all__U1376.in0","add_all__U1375.out"],
          ["const_term_U1373.out","add_all__U1376.in1"],
          ["self.out","add_all__U1376.out"],
          ["mul_d0__U1364.in0","coeff_U1365.out"],
          ["mul_d1__U1367.in0","coeff_U1368.out"],
          ["mul_d2__U1370.in0","coeff_U1371.out"],
          ["self.d.0","mul_d0__U1364.in1"],
          ["self.d.1","mul_d1__U1367.in1"],
          ["self.d.2","mul_d2__U1370.in1"]
        ]
      },
      "aff__U1378":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1383":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1380.in","_U1381.out"],
          ["coeff_U1383.in","_U1384.out"],
          ["coeff_U1386.in","_U1387.out"],
          ["mul_d0__U1379.out","add_all__U1389.in0"],
          ["mul_d1__U1382.out","add_all__U1389.in1"],
          ["add_all__U1390.in0","add_all__U1389.out"],
          ["mul_d2__U1385.out","add_all__U1390.in1"],
          ["add_all__U1391.in0","add_all__U1390.out"],
          ["const_term_U1388.out","add_all__U1391.in1"],
          ["self.out","add_all__U1391.out"],
          ["mul_d0__U1379.in0","coeff_U1380.out"],
          ["mul_d1__U1382.in0","coeff_U1383.out"],
          ["mul_d2__U1385.in0","coeff_U1386.out"],
          ["self.d.0","mul_d0__U1379.in1"],
          ["self.d.1","mul_d1__U1382.in1"],
          ["self.d.2","mul_d2__U1385.in1"]
        ]
      },
      "aff__U1393":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1395":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1398":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1401":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1395.in","_U1396.out"],
          ["coeff_U1398.in","_U1399.out"],
          ["coeff_U1401.in","_U1402.out"],
          ["mul_d0__U1394.out","add_all__U1404.in0"],
          ["mul_d1__U1397.out","add_all__U1404.in1"],
          ["add_all__U1405.in0","add_all__U1404.out"],
          ["mul_d2__U1400.out","add_all__U1405.in1"],
          ["add_all__U1406.in0","add_all__U1405.out"],
          ["const_term_U1403.out","add_all__U1406.in1"],
          ["self.out","add_all__U1406.out"],
          ["mul_d0__U1394.in0","coeff_U1395.out"],
          ["mul_d1__U1397.in0","coeff_U1398.out"],
          ["mul_d2__U1400.in0","coeff_U1401.out"],
          ["self.d.0","mul_d0__U1394.in1"],
          ["self.d.1","mul_d1__U1397.in1"],
          ["self.d.2","mul_d2__U1400.in1"]
        ]
      },
      "aff__U1408":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1410.in","_U1411.out"],
          ["coeff_U1413.in","_U1414.out"],
          ["coeff_U1416.in","_U1417.out"],
          ["mul_d0__U1409.out","add_all__U1419.in0"],
          ["mul_d1__U1412.out","add_all__U1419.in1"],
          ["add_all__U1420.in0","add_all__U1419.out"],
          ["mul_d2__U1415.out","add_all__U1420.in1"],
          ["add_all__U1421.in0","add_all__U1420.out"],
          ["const_term_U1418.out","add_all__U1421.in1"],
          ["self.out","add_all__U1421.out"],
          ["mul_d0__U1409.in0","coeff_U1410.out"],
          ["mul_d1__U1412.in0","coeff_U1413.out"],
          ["mul_d2__U1415.in0","coeff_U1416.out"],
          ["self.d.0","mul_d0__U1409.in1"],
          ["self.d.1","mul_d1__U1412.in1"],
          ["self.d.2","mul_d2__U1415.in1"]
        ]
      },
      "aff__U1423":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1425":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1428":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1431":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1425.in","_U1426.out"],
          ["coeff_U1428.in","_U1429.out"],
          ["coeff_U1431.in","_U1432.out"],
          ["mul_d0__U1424.out","add_all__U1434.in0"],
          ["mul_d1__U1427.out","add_all__U1434.in1"],
          ["add_all__U1435.in0","add_all__U1434.out"],
          ["mul_d2__U1430.out","add_all__U1435.in1"],
          ["add_all__U1436.in0","add_all__U1435.out"],
          ["const_term_U1433.out","add_all__U1436.in1"],
          ["self.out","add_all__U1436.out"],
          ["mul_d0__U1424.in0","coeff_U1425.out"],
          ["mul_d1__U1427.in0","coeff_U1428.out"],
          ["mul_d2__U1430.in0","coeff_U1431.out"],
          ["self.d.0","mul_d0__U1424.in1"],
          ["self.d.1","mul_d1__U1427.in1"],
          ["self.d.2","mul_d2__U1430.in1"]
        ]
      },
      "aff__U1438":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1440.in","_U1441.out"],
          ["coeff_U1443.in","_U1444.out"],
          ["coeff_U1446.in","_U1447.out"],
          ["mul_d0__U1439.out","add_all__U1449.in0"],
          ["mul_d1__U1442.out","add_all__U1449.in1"],
          ["add_all__U1450.in0","add_all__U1449.out"],
          ["mul_d2__U1445.out","add_all__U1450.in1"],
          ["add_all__U1451.in0","add_all__U1450.out"],
          ["const_term_U1448.out","add_all__U1451.in1"],
          ["self.out","add_all__U1451.out"],
          ["mul_d0__U1439.in0","coeff_U1440.out"],
          ["mul_d1__U1442.in0","coeff_U1443.out"],
          ["mul_d2__U1445.in0","coeff_U1446.out"],
          ["self.d.0","mul_d0__U1439.in1"],
          ["self.d.1","mul_d1__U1442.in1"],
          ["self.d.2","mul_d2__U1445.in1"]
        ]
      },
      "aff__U1453":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1455.in","_U1456.out"],
          ["coeff_U1458.in","_U1459.out"],
          ["coeff_U1461.in","_U1462.out"],
          ["mul_d0__U1454.out","add_all__U1464.in0"],
          ["mul_d1__U1457.out","add_all__U1464.in1"],
          ["add_all__U1465.in0","add_all__U1464.out"],
          ["mul_d2__U1460.out","add_all__U1465.in1"],
          ["add_all__U1466.in0","add_all__U1465.out"],
          ["const_term_U1463.out","add_all__U1466.in1"],
          ["self.out","add_all__U1466.out"],
          ["mul_d0__U1454.in0","coeff_U1455.out"],
          ["mul_d1__U1457.in0","coeff_U1458.out"],
          ["mul_d2__U1460.in0","coeff_U1461.out"],
          ["self.d.0","mul_d0__U1454.in1"],
          ["self.d.1","mul_d1__U1457.in1"],
          ["self.d.2","mul_d2__U1460.in1"]
        ]
      },
      "aff__U1468":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1470.in","_U1471.out"],
          ["coeff_U1473.in","_U1474.out"],
          ["coeff_U1476.in","_U1477.out"],
          ["mul_d0__U1469.out","add_all__U1479.in0"],
          ["mul_d1__U1472.out","add_all__U1479.in1"],
          ["add_all__U1480.in0","add_all__U1479.out"],
          ["mul_d2__U1475.out","add_all__U1480.in1"],
          ["add_all__U1481.in0","add_all__U1480.out"],
          ["const_term_U1478.out","add_all__U1481.in1"],
          ["self.out","add_all__U1481.out"],
          ["mul_d0__U1469.in0","coeff_U1470.out"],
          ["mul_d1__U1472.in0","coeff_U1473.out"],
          ["mul_d2__U1475.in0","coeff_U1476.out"],
          ["self.d.0","mul_d0__U1469.in1"],
          ["self.d.1","mul_d1__U1472.in1"],
          ["self.d.2","mul_d2__U1475.in1"]
        ]
      },
      "aff__U1483":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1487":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1496":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1485.in","_U1486.out"],
          ["coeff_U1488.in","_U1489.out"],
          ["coeff_U1491.in","_U1492.out"],
          ["coeff_U1494.in","_U1495.out"],
          ["coeff_U1497.in","_U1498.out"],
          ["mul_d0__U1484.out","add_all__U1500.in0"],
          ["mul_d1__U1487.out","add_all__U1500.in1"],
          ["add_all__U1501.in0","add_all__U1500.out"],
          ["mul_d2__U1490.out","add_all__U1501.in1"],
          ["add_all__U1502.in0","add_all__U1501.out"],
          ["mul_d3__U1493.out","add_all__U1502.in1"],
          ["add_all__U1503.in0","add_all__U1502.out"],
          ["mul_d4__U1496.out","add_all__U1503.in1"],
          ["add_all__U1504.in0","add_all__U1503.out"],
          ["const_term_U1499.out","add_all__U1504.in1"],
          ["self.out","add_all__U1504.out"],
          ["mul_d0__U1484.in0","coeff_U1485.out"],
          ["mul_d1__U1487.in0","coeff_U1488.out"],
          ["mul_d2__U1490.in0","coeff_U1491.out"],
          ["mul_d3__U1493.in0","coeff_U1494.out"],
          ["mul_d4__U1496.in0","coeff_U1497.out"],
          ["self.d.0","mul_d0__U1484.in1"],
          ["self.d.1","mul_d1__U1487.in1"],
          ["self.d.2","mul_d2__U1490.in1"],
          ["self.d.3","mul_d3__U1493.in1"],
          ["self.d.4","mul_d4__U1496.in1"]
        ]
      },
      "aff__U1506":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1508.in","_U1509.out"],
          ["coeff_U1511.in","_U1512.out"],
          ["coeff_U1514.in","_U1515.out"],
          ["coeff_U1517.in","_U1518.out"],
          ["coeff_U1520.in","_U1521.out"],
          ["mul_d0__U1507.out","add_all__U1523.in0"],
          ["mul_d1__U1510.out","add_all__U1523.in1"],
          ["add_all__U1524.in0","add_all__U1523.out"],
          ["mul_d2__U1513.out","add_all__U1524.in1"],
          ["add_all__U1525.in0","add_all__U1524.out"],
          ["mul_d3__U1516.out","add_all__U1525.in1"],
          ["add_all__U1526.in0","add_all__U1525.out"],
          ["mul_d4__U1519.out","add_all__U1526.in1"],
          ["add_all__U1527.in0","add_all__U1526.out"],
          ["const_term_U1522.out","add_all__U1527.in1"],
          ["self.out","add_all__U1527.out"],
          ["mul_d0__U1507.in0","coeff_U1508.out"],
          ["mul_d1__U1510.in0","coeff_U1511.out"],
          ["mul_d2__U1513.in0","coeff_U1514.out"],
          ["mul_d3__U1516.in0","coeff_U1517.out"],
          ["mul_d4__U1519.in0","coeff_U1520.out"],
          ["self.d.0","mul_d0__U1507.in1"],
          ["self.d.1","mul_d1__U1510.in1"],
          ["self.d.2","mul_d2__U1513.in1"],
          ["self.d.3","mul_d3__U1516.in1"],
          ["self.d.4","mul_d4__U1519.in1"]
        ]
      },
      "aff__U1529":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1531.in","_U1532.out"],
          ["coeff_U1534.in","_U1535.out"],
          ["coeff_U1537.in","_U1538.out"],
          ["coeff_U1540.in","_U1541.out"],
          ["coeff_U1543.in","_U1544.out"],
          ["mul_d0__U1530.out","add_all__U1546.in0"],
          ["mul_d1__U1533.out","add_all__U1546.in1"],
          ["add_all__U1547.in0","add_all__U1546.out"],
          ["mul_d2__U1536.out","add_all__U1547.in1"],
          ["add_all__U1548.in0","add_all__U1547.out"],
          ["mul_d3__U1539.out","add_all__U1548.in1"],
          ["add_all__U1549.in0","add_all__U1548.out"],
          ["mul_d4__U1542.out","add_all__U1549.in1"],
          ["add_all__U1550.in0","add_all__U1549.out"],
          ["const_term_U1545.out","add_all__U1550.in1"],
          ["self.out","add_all__U1550.out"],
          ["mul_d0__U1530.in0","coeff_U1531.out"],
          ["mul_d1__U1533.in0","coeff_U1534.out"],
          ["mul_d2__U1536.in0","coeff_U1537.out"],
          ["mul_d3__U1539.in0","coeff_U1540.out"],
          ["mul_d4__U1542.in0","coeff_U1543.out"],
          ["self.d.0","mul_d0__U1530.in1"],
          ["self.d.1","mul_d1__U1533.in1"],
          ["self.d.2","mul_d2__U1536.in1"],
          ["self.d.3","mul_d3__U1539.in1"],
          ["self.d.4","mul_d4__U1542.in1"]
        ]
      },
      "aff__U1552":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1554.in","_U1555.out"],
          ["coeff_U1557.in","_U1558.out"],
          ["coeff_U1560.in","_U1561.out"],
          ["coeff_U1563.in","_U1564.out"],
          ["coeff_U1566.in","_U1567.out"],
          ["mul_d0__U1553.out","add_all__U1569.in0"],
          ["mul_d1__U1556.out","add_all__U1569.in1"],
          ["add_all__U1570.in0","add_all__U1569.out"],
          ["mul_d2__U1559.out","add_all__U1570.in1"],
          ["add_all__U1571.in0","add_all__U1570.out"],
          ["mul_d3__U1562.out","add_all__U1571.in1"],
          ["add_all__U1572.in0","add_all__U1571.out"],
          ["mul_d4__U1565.out","add_all__U1572.in1"],
          ["add_all__U1573.in0","add_all__U1572.out"],
          ["const_term_U1568.out","add_all__U1573.in1"],
          ["self.out","add_all__U1573.out"],
          ["mul_d0__U1553.in0","coeff_U1554.out"],
          ["mul_d1__U1556.in0","coeff_U1557.out"],
          ["mul_d2__U1559.in0","coeff_U1560.out"],
          ["mul_d3__U1562.in0","coeff_U1563.out"],
          ["mul_d4__U1565.in0","coeff_U1566.out"],
          ["self.d.0","mul_d0__U1553.in1"],
          ["self.d.1","mul_d1__U1556.in1"],
          ["self.d.2","mul_d2__U1559.in1"],
          ["self.d.3","mul_d3__U1562.in1"],
          ["self.d.4","mul_d4__U1565.in1"]
        ]
      },
      "aff__U157":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U159.in","_U160.out"],
          ["coeff_U162.in","_U163.out"],
          ["coeff_U165.in","_U166.out"],
          ["mul_d0__U158.out","add_all__U168.in0"],
          ["mul_d1__U161.out","add_all__U168.in1"],
          ["add_all__U169.in0","add_all__U168.out"],
          ["mul_d2__U164.out","add_all__U169.in1"],
          ["add_all__U170.in0","add_all__U169.out"],
          ["const_term_U167.out","add_all__U170.in1"],
          ["self.out","add_all__U170.out"],
          ["mul_d0__U158.in0","coeff_U159.out"],
          ["mul_d1__U161.in0","coeff_U162.out"],
          ["mul_d2__U164.in0","coeff_U165.out"],
          ["self.d.0","mul_d0__U158.in1"],
          ["self.d.1","mul_d1__U161.in1"],
          ["self.d.2","mul_d2__U164.in1"]
        ]
      },
      "aff__U1575":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1577":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1577.in","_U1578.out"],
          ["coeff_U1580.in","_U1581.out"],
          ["coeff_U1583.in","_U1584.out"],
          ["coeff_U1586.in","_U1587.out"],
          ["coeff_U1589.in","_U1590.out"],
          ["mul_d0__U1576.out","add_all__U1592.in0"],
          ["mul_d1__U1579.out","add_all__U1592.in1"],
          ["add_all__U1593.in0","add_all__U1592.out"],
          ["mul_d2__U1582.out","add_all__U1593.in1"],
          ["add_all__U1594.in0","add_all__U1593.out"],
          ["mul_d3__U1585.out","add_all__U1594.in1"],
          ["add_all__U1595.in0","add_all__U1594.out"],
          ["mul_d4__U1588.out","add_all__U1595.in1"],
          ["add_all__U1596.in0","add_all__U1595.out"],
          ["const_term_U1591.out","add_all__U1596.in1"],
          ["self.out","add_all__U1596.out"],
          ["mul_d0__U1576.in0","coeff_U1577.out"],
          ["mul_d1__U1579.in0","coeff_U1580.out"],
          ["mul_d2__U1582.in0","coeff_U1583.out"],
          ["mul_d3__U1585.in0","coeff_U1586.out"],
          ["mul_d4__U1588.in0","coeff_U1589.out"],
          ["self.d.0","mul_d0__U1576.in1"],
          ["self.d.1","mul_d1__U1579.in1"],
          ["self.d.2","mul_d2__U1582.in1"],
          ["self.d.3","mul_d3__U1585.in1"],
          ["self.d.4","mul_d4__U1588.in1"]
        ]
      },
      "aff__U1598":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1615":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1612":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1608":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1600.in","_U1601.out"],
          ["coeff_U1603.in","_U1604.out"],
          ["coeff_U1606.in","_U1607.out"],
          ["coeff_U1609.in","_U1610.out"],
          ["coeff_U1612.in","_U1613.out"],
          ["mul_d0__U1599.out","add_all__U1615.in0"],
          ["mul_d1__U1602.out","add_all__U1615.in1"],
          ["add_all__U1616.in0","add_all__U1615.out"],
          ["mul_d2__U1605.out","add_all__U1616.in1"],
          ["add_all__U1617.in0","add_all__U1616.out"],
          ["mul_d3__U1608.out","add_all__U1617.in1"],
          ["add_all__U1618.in0","add_all__U1617.out"],
          ["mul_d4__U1611.out","add_all__U1618.in1"],
          ["add_all__U1619.in0","add_all__U1618.out"],
          ["const_term_U1614.out","add_all__U1619.in1"],
          ["self.out","add_all__U1619.out"],
          ["mul_d0__U1599.in0","coeff_U1600.out"],
          ["mul_d1__U1602.in0","coeff_U1603.out"],
          ["mul_d2__U1605.in0","coeff_U1606.out"],
          ["mul_d3__U1608.in0","coeff_U1609.out"],
          ["mul_d4__U1611.in0","coeff_U1612.out"],
          ["self.d.0","mul_d0__U1599.in1"],
          ["self.d.1","mul_d1__U1602.in1"],
          ["self.d.2","mul_d2__U1605.in1"],
          ["self.d.3","mul_d3__U1608.in1"],
          ["self.d.4","mul_d4__U1611.in1"]
        ]
      },
      "aff__U1621":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1623":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1635":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1623.in","_U1624.out"],
          ["coeff_U1626.in","_U1627.out"],
          ["coeff_U1629.in","_U1630.out"],
          ["coeff_U1632.in","_U1633.out"],
          ["coeff_U1635.in","_U1636.out"],
          ["mul_d0__U1622.out","add_all__U1638.in0"],
          ["mul_d1__U1625.out","add_all__U1638.in1"],
          ["add_all__U1639.in0","add_all__U1638.out"],
          ["mul_d2__U1628.out","add_all__U1639.in1"],
          ["add_all__U1640.in0","add_all__U1639.out"],
          ["mul_d3__U1631.out","add_all__U1640.in1"],
          ["add_all__U1641.in0","add_all__U1640.out"],
          ["mul_d4__U1634.out","add_all__U1641.in1"],
          ["add_all__U1642.in0","add_all__U1641.out"],
          ["const_term_U1637.out","add_all__U1642.in1"],
          ["self.out","add_all__U1642.out"],
          ["mul_d0__U1622.in0","coeff_U1623.out"],
          ["mul_d1__U1625.in0","coeff_U1626.out"],
          ["mul_d2__U1628.in0","coeff_U1629.out"],
          ["mul_d3__U1631.in0","coeff_U1632.out"],
          ["mul_d4__U1634.in0","coeff_U1635.out"],
          ["self.d.0","mul_d0__U1622.in1"],
          ["self.d.1","mul_d1__U1625.in1"],
          ["self.d.2","mul_d2__U1628.in1"],
          ["self.d.3","mul_d3__U1631.in1"],
          ["self.d.4","mul_d4__U1634.in1"]
        ]
      },
      "aff__U1644":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1647":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1646":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1658":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1646.in","_U1647.out"],
          ["coeff_U1649.in","_U1650.out"],
          ["coeff_U1652.in","_U1653.out"],
          ["coeff_U1655.in","_U1656.out"],
          ["coeff_U1658.in","_U1659.out"],
          ["mul_d0__U1645.out","add_all__U1661.in0"],
          ["mul_d1__U1648.out","add_all__U1661.in1"],
          ["add_all__U1662.in0","add_all__U1661.out"],
          ["mul_d2__U1651.out","add_all__U1662.in1"],
          ["add_all__U1663.in0","add_all__U1662.out"],
          ["mul_d3__U1654.out","add_all__U1663.in1"],
          ["add_all__U1664.in0","add_all__U1663.out"],
          ["mul_d4__U1657.out","add_all__U1664.in1"],
          ["add_all__U1665.in0","add_all__U1664.out"],
          ["const_term_U1660.out","add_all__U1665.in1"],
          ["self.out","add_all__U1665.out"],
          ["mul_d0__U1645.in0","coeff_U1646.out"],
          ["mul_d1__U1648.in0","coeff_U1649.out"],
          ["mul_d2__U1651.in0","coeff_U1652.out"],
          ["mul_d3__U1654.in0","coeff_U1655.out"],
          ["mul_d4__U1657.in0","coeff_U1658.out"],
          ["self.d.0","mul_d0__U1645.in1"],
          ["self.d.1","mul_d1__U1648.in1"],
          ["self.d.2","mul_d2__U1651.in1"],
          ["self.d.3","mul_d3__U1654.in1"],
          ["self.d.4","mul_d4__U1657.in1"]
        ]
      },
      "aff__U1667":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1669":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1672":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1675":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1678":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1674":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1680":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1669.in","_U1670.out"],
          ["coeff_U1672.in","_U1673.out"],
          ["coeff_U1675.in","_U1676.out"],
          ["coeff_U1678.in","_U1679.out"],
          ["coeff_U1681.in","_U1682.out"],
          ["mul_d0__U1668.out","add_all__U1684.in0"],
          ["mul_d1__U1671.out","add_all__U1684.in1"],
          ["add_all__U1685.in0","add_all__U1684.out"],
          ["mul_d2__U1674.out","add_all__U1685.in1"],
          ["add_all__U1686.in0","add_all__U1685.out"],
          ["mul_d3__U1677.out","add_all__U1686.in1"],
          ["add_all__U1687.in0","add_all__U1686.out"],
          ["mul_d4__U1680.out","add_all__U1687.in1"],
          ["add_all__U1688.in0","add_all__U1687.out"],
          ["const_term_U1683.out","add_all__U1688.in1"],
          ["self.out","add_all__U1688.out"],
          ["mul_d0__U1668.in0","coeff_U1669.out"],
          ["mul_d1__U1671.in0","coeff_U1672.out"],
          ["mul_d2__U1674.in0","coeff_U1675.out"],
          ["mul_d3__U1677.in0","coeff_U1678.out"],
          ["mul_d4__U1680.in0","coeff_U1681.out"],
          ["self.d.0","mul_d0__U1668.in1"],
          ["self.d.1","mul_d1__U1671.in1"],
          ["self.d.2","mul_d2__U1674.in1"],
          ["self.d.3","mul_d3__U1677.in1"],
          ["self.d.4","mul_d4__U1680.in1"]
        ]
      },
      "aff__U1690":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1692":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1695":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1698":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1701":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1704":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1692.in","_U1693.out"],
          ["coeff_U1695.in","_U1696.out"],
          ["coeff_U1698.in","_U1699.out"],
          ["coeff_U1701.in","_U1702.out"],
          ["coeff_U1704.in","_U1705.out"],
          ["mul_d0__U1691.out","add_all__U1707.in0"],
          ["mul_d1__U1694.out","add_all__U1707.in1"],
          ["add_all__U1708.in0","add_all__U1707.out"],
          ["mul_d2__U1697.out","add_all__U1708.in1"],
          ["add_all__U1709.in0","add_all__U1708.out"],
          ["mul_d3__U1700.out","add_all__U1709.in1"],
          ["add_all__U1710.in0","add_all__U1709.out"],
          ["mul_d4__U1703.out","add_all__U1710.in1"],
          ["add_all__U1711.in0","add_all__U1710.out"],
          ["const_term_U1706.out","add_all__U1711.in1"],
          ["self.out","add_all__U1711.out"],
          ["mul_d0__U1691.in0","coeff_U1692.out"],
          ["mul_d1__U1694.in0","coeff_U1695.out"],
          ["mul_d2__U1697.in0","coeff_U1698.out"],
          ["mul_d3__U1700.in0","coeff_U1701.out"],
          ["mul_d4__U1703.in0","coeff_U1704.out"],
          ["self.d.0","mul_d0__U1691.in1"],
          ["self.d.1","mul_d1__U1694.in1"],
          ["self.d.2","mul_d2__U1697.in1"],
          ["self.d.3","mul_d3__U1700.in1"],
          ["self.d.4","mul_d4__U1703.in1"]
        ]
      },
      "aff__U1713":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1718":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1721":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1715.in","_U1716.out"],
          ["coeff_U1718.in","_U1719.out"],
          ["coeff_U1721.in","_U1722.out"],
          ["mul_d0__U1714.out","add_all__U1724.in0"],
          ["mul_d1__U1717.out","add_all__U1724.in1"],
          ["add_all__U1725.in0","add_all__U1724.out"],
          ["mul_d2__U1720.out","add_all__U1725.in1"],
          ["add_all__U1726.in0","add_all__U1725.out"],
          ["const_term_U1723.out","add_all__U1726.in1"],
          ["self.out","add_all__U1726.out"],
          ["mul_d0__U1714.in0","coeff_U1715.out"],
          ["mul_d1__U1717.in0","coeff_U1718.out"],
          ["mul_d2__U1720.in0","coeff_U1721.out"],
          ["self.d.0","mul_d0__U1714.in1"],
          ["self.d.1","mul_d1__U1717.in1"],
          ["self.d.2","mul_d2__U1720.in1"]
        ]
      },
      "aff__U1728":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1733":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1736":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1730.in","_U1731.out"],
          ["coeff_U1733.in","_U1734.out"],
          ["coeff_U1736.in","_U1737.out"],
          ["mul_d0__U1729.out","add_all__U1739.in0"],
          ["mul_d1__U1732.out","add_all__U1739.in1"],
          ["add_all__U1740.in0","add_all__U1739.out"],
          ["mul_d2__U1735.out","add_all__U1740.in1"],
          ["add_all__U1741.in0","add_all__U1740.out"],
          ["const_term_U1738.out","add_all__U1741.in1"],
          ["self.out","add_all__U1741.out"],
          ["mul_d0__U1729.in0","coeff_U1730.out"],
          ["mul_d1__U1732.in0","coeff_U1733.out"],
          ["mul_d2__U1735.in0","coeff_U1736.out"],
          ["self.d.0","mul_d0__U1729.in1"],
          ["self.d.1","mul_d1__U1732.in1"],
          ["self.d.2","mul_d2__U1735.in1"]
        ]
      },
      "aff__U1743":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1751":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1750":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1745.in","_U1746.out"],
          ["coeff_U1748.in","_U1749.out"],
          ["coeff_U1751.in","_U1752.out"],
          ["mul_d0__U1744.out","add_all__U1754.in0"],
          ["mul_d1__U1747.out","add_all__U1754.in1"],
          ["add_all__U1755.in0","add_all__U1754.out"],
          ["mul_d2__U1750.out","add_all__U1755.in1"],
          ["add_all__U1756.in0","add_all__U1755.out"],
          ["const_term_U1753.out","add_all__U1756.in1"],
          ["self.out","add_all__U1756.out"],
          ["mul_d0__U1744.in0","coeff_U1745.out"],
          ["mul_d1__U1747.in0","coeff_U1748.out"],
          ["mul_d2__U1750.in0","coeff_U1751.out"],
          ["self.d.0","mul_d0__U1744.in1"],
          ["self.d.1","mul_d1__U1747.in1"],
          ["self.d.2","mul_d2__U1750.in1"]
        ]
      },
      "aff__U1758":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1760":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1763":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1766":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1760.in","_U1761.out"],
          ["coeff_U1763.in","_U1764.out"],
          ["coeff_U1766.in","_U1767.out"],
          ["mul_d0__U1759.out","add_all__U1769.in0"],
          ["mul_d1__U1762.out","add_all__U1769.in1"],
          ["add_all__U1770.in0","add_all__U1769.out"],
          ["mul_d2__U1765.out","add_all__U1770.in1"],
          ["add_all__U1771.in0","add_all__U1770.out"],
          ["const_term_U1768.out","add_all__U1771.in1"],
          ["self.out","add_all__U1771.out"],
          ["mul_d0__U1759.in0","coeff_U1760.out"],
          ["mul_d1__U1762.in0","coeff_U1763.out"],
          ["mul_d2__U1765.in0","coeff_U1766.out"],
          ["self.d.0","mul_d0__U1759.in1"],
          ["self.d.1","mul_d1__U1762.in1"],
          ["self.d.2","mul_d2__U1765.in1"]
        ]
      },
      "aff__U1773":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1775":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1778":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1781":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1775.in","_U1776.out"],
          ["coeff_U1778.in","_U1779.out"],
          ["coeff_U1781.in","_U1782.out"],
          ["mul_d0__U1774.out","add_all__U1784.in0"],
          ["mul_d1__U1777.out","add_all__U1784.in1"],
          ["add_all__U1785.in0","add_all__U1784.out"],
          ["mul_d2__U1780.out","add_all__U1785.in1"],
          ["add_all__U1786.in0","add_all__U1785.out"],
          ["const_term_U1783.out","add_all__U1786.in1"],
          ["self.out","add_all__U1786.out"],
          ["mul_d0__U1774.in0","coeff_U1775.out"],
          ["mul_d1__U1777.in0","coeff_U1778.out"],
          ["mul_d2__U1780.in0","coeff_U1781.out"],
          ["self.d.0","mul_d0__U1774.in1"],
          ["self.d.1","mul_d1__U1777.in1"],
          ["self.d.2","mul_d2__U1780.in1"]
        ]
      },
      "aff__U1788":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1790":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1793":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1796":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1790.in","_U1791.out"],
          ["coeff_U1793.in","_U1794.out"],
          ["coeff_U1796.in","_U1797.out"],
          ["mul_d0__U1789.out","add_all__U1799.in0"],
          ["mul_d1__U1792.out","add_all__U1799.in1"],
          ["add_all__U1800.in0","add_all__U1799.out"],
          ["mul_d2__U1795.out","add_all__U1800.in1"],
          ["add_all__U1801.in0","add_all__U1800.out"],
          ["const_term_U1798.out","add_all__U1801.in1"],
          ["self.out","add_all__U1801.out"],
          ["mul_d0__U1789.in0","coeff_U1790.out"],
          ["mul_d1__U1792.in0","coeff_U1793.out"],
          ["mul_d2__U1795.in0","coeff_U1796.out"],
          ["self.d.0","mul_d0__U1789.in1"],
          ["self.d.1","mul_d1__U1792.in1"],
          ["self.d.2","mul_d2__U1795.in1"]
        ]
      },
      "aff__U1803":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1805":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1808":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1811":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1805.in","_U1806.out"],
          ["coeff_U1808.in","_U1809.out"],
          ["coeff_U1811.in","_U1812.out"],
          ["mul_d0__U1804.out","add_all__U1814.in0"],
          ["mul_d1__U1807.out","add_all__U1814.in1"],
          ["add_all__U1815.in0","add_all__U1814.out"],
          ["mul_d2__U1810.out","add_all__U1815.in1"],
          ["add_all__U1816.in0","add_all__U1815.out"],
          ["const_term_U1813.out","add_all__U1816.in1"],
          ["self.out","add_all__U1816.out"],
          ["mul_d0__U1804.in0","coeff_U1805.out"],
          ["mul_d1__U1807.in0","coeff_U1808.out"],
          ["mul_d2__U1810.in0","coeff_U1811.out"],
          ["self.d.0","mul_d0__U1804.in1"],
          ["self.d.1","mul_d1__U1807.in1"],
          ["self.d.2","mul_d2__U1810.in1"]
        ]
      },
      "aff__U1818":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U1827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1831":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U1820":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1823":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U1826":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U1820.in","_U1821.out"],
          ["coeff_U1823.in","_U1824.out"],
          ["coeff_U1826.in","_U1827.out"],
          ["mul_d0__U1819.out","add_all__U1829.in0"],
          ["mul_d1__U1822.out","add_all__U1829.in1"],
          ["add_all__U1830.in0","add_all__U1829.out"],
          ["mul_d2__U1825.out","add_all__U1830.in1"],
          ["add_all__U1831.in0","add_all__U1830.out"],
          ["const_term_U1828.out","add_all__U1831.in1"],
          ["self.out","add_all__U1831.out"],
          ["mul_d0__U1819.in0","coeff_U1820.out"],
          ["mul_d1__U1822.in0","coeff_U1823.out"],
          ["mul_d2__U1825.in0","coeff_U1826.out"],
          ["self.d.0","mul_d0__U1819.in1"],
          ["self.d.1","mul_d1__U1822.in1"],
          ["self.d.2","mul_d2__U1825.in1"]
        ]
      },
      "aff__U183":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U185.in","_U186.out"],
          ["coeff_U188.in","_U189.out"],
          ["coeff_U191.in","_U192.out"],
          ["mul_d0__U184.out","add_all__U194.in0"],
          ["mul_d1__U187.out","add_all__U194.in1"],
          ["add_all__U195.in0","add_all__U194.out"],
          ["mul_d2__U190.out","add_all__U195.in1"],
          ["add_all__U196.in0","add_all__U195.out"],
          ["const_term_U193.out","add_all__U196.in1"],
          ["self.out","add_all__U196.out"],
          ["mul_d0__U184.in0","coeff_U185.out"],
          ["mul_d1__U187.in0","coeff_U188.out"],
          ["mul_d2__U190.in0","coeff_U191.out"],
          ["self.d.0","mul_d0__U184.in1"],
          ["self.d.1","mul_d1__U187.in1"],
          ["self.d.2","mul_d2__U190.in1"]
        ]
      },
      "aff__U2065":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2076":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2077":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2067":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2070":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2073":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2069":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2072":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2067.in","_U2068.out"],
          ["coeff_U2070.in","_U2071.out"],
          ["coeff_U2073.in","_U2074.out"],
          ["mul_d0__U2066.out","add_all__U2076.in0"],
          ["mul_d1__U2069.out","add_all__U2076.in1"],
          ["add_all__U2077.in0","add_all__U2076.out"],
          ["mul_d2__U2072.out","add_all__U2077.in1"],
          ["add_all__U2078.in0","add_all__U2077.out"],
          ["const_term_U2075.out","add_all__U2078.in1"],
          ["self.out","add_all__U2078.out"],
          ["mul_d0__U2066.in0","coeff_U2067.out"],
          ["mul_d1__U2069.in0","coeff_U2070.out"],
          ["mul_d2__U2072.in0","coeff_U2073.out"],
          ["self.d.0","mul_d0__U2066.in1"],
          ["self.d.1","mul_d1__U2069.in1"],
          ["self.d.2","mul_d2__U2072.in1"]
        ]
      },
      "aff__U2080":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2082":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2085":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2088":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2082.in","_U2083.out"],
          ["coeff_U2085.in","_U2086.out"],
          ["coeff_U2088.in","_U2089.out"],
          ["mul_d0__U2081.out","add_all__U2091.in0"],
          ["mul_d1__U2084.out","add_all__U2091.in1"],
          ["add_all__U2092.in0","add_all__U2091.out"],
          ["mul_d2__U2087.out","add_all__U2092.in1"],
          ["add_all__U2093.in0","add_all__U2092.out"],
          ["const_term_U2090.out","add_all__U2093.in1"],
          ["self.out","add_all__U2093.out"],
          ["mul_d0__U2081.in0","coeff_U2082.out"],
          ["mul_d1__U2084.in0","coeff_U2085.out"],
          ["mul_d2__U2087.in0","coeff_U2088.out"],
          ["self.d.0","mul_d0__U2081.in1"],
          ["self.d.1","mul_d1__U2084.in1"],
          ["self.d.2","mul_d2__U2087.in1"]
        ]
      },
      "aff__U209":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c0"]}
          },
          "_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U211.in","_U212.out"],
          ["coeff_U214.in","_U215.out"],
          ["coeff_U217.in","_U218.out"],
          ["coeff_U220.in","_U221.out"],
          ["coeff_U223.in","_U224.out"],
          ["mul_d0__U210.out","add_all__U226.in0"],
          ["mul_d1__U213.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["mul_d2__U216.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["mul_d3__U219.out","add_all__U228.in1"],
          ["add_all__U229.in0","add_all__U228.out"],
          ["mul_d4__U222.out","add_all__U229.in1"],
          ["add_all__U230.in0","add_all__U229.out"],
          ["const_term_U225.out","add_all__U230.in1"],
          ["self.out","add_all__U230.out"],
          ["mul_d0__U210.in0","coeff_U211.out"],
          ["mul_d1__U213.in0","coeff_U214.out"],
          ["mul_d2__U216.in0","coeff_U217.out"],
          ["mul_d3__U219.in0","coeff_U220.out"],
          ["mul_d4__U222.in0","coeff_U223.out"],
          ["self.d.0","mul_d0__U210.in1"],
          ["self.d.1","mul_d1__U213.in1"],
          ["self.d.2","mul_d2__U216.in1"],
          ["self.d.3","mul_d3__U219.in1"],
          ["self.d.4","mul_d4__U222.in1"]
        ]
      },
      "aff__U2095":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2108":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2097":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2096":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2099":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2097.in","_U2098.out"],
          ["coeff_U2100.in","_U2101.out"],
          ["coeff_U2103.in","_U2104.out"],
          ["mul_d0__U2096.out","add_all__U2106.in0"],
          ["mul_d1__U2099.out","add_all__U2106.in1"],
          ["add_all__U2107.in0","add_all__U2106.out"],
          ["mul_d2__U2102.out","add_all__U2107.in1"],
          ["add_all__U2108.in0","add_all__U2107.out"],
          ["const_term_U2105.out","add_all__U2108.in1"],
          ["self.out","add_all__U2108.out"],
          ["mul_d0__U2096.in0","coeff_U2097.out"],
          ["mul_d1__U2099.in0","coeff_U2100.out"],
          ["mul_d2__U2102.in0","coeff_U2103.out"],
          ["self.d.0","mul_d0__U2096.in1"],
          ["self.d.1","mul_d1__U2099.in1"],
          ["self.d.2","mul_d2__U2102.in1"]
        ]
      },
      "aff__U2110":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2115":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2112.in","_U2113.out"],
          ["coeff_U2115.in","_U2116.out"],
          ["coeff_U2118.in","_U2119.out"],
          ["mul_d0__U2111.out","add_all__U2121.in0"],
          ["mul_d1__U2114.out","add_all__U2121.in1"],
          ["add_all__U2122.in0","add_all__U2121.out"],
          ["mul_d2__U2117.out","add_all__U2122.in1"],
          ["add_all__U2123.in0","add_all__U2122.out"],
          ["const_term_U2120.out","add_all__U2123.in1"],
          ["self.out","add_all__U2123.out"],
          ["mul_d0__U2111.in0","coeff_U2112.out"],
          ["mul_d1__U2114.in0","coeff_U2115.out"],
          ["mul_d2__U2117.in0","coeff_U2118.out"],
          ["self.d.0","mul_d0__U2111.in1"],
          ["self.d.1","mul_d1__U2114.in1"],
          ["self.d.2","mul_d2__U2117.in1"]
        ]
      },
      "aff__U2125":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2127.in","_U2128.out"],
          ["coeff_U2130.in","_U2131.out"],
          ["coeff_U2133.in","_U2134.out"],
          ["mul_d0__U2126.out","add_all__U2136.in0"],
          ["mul_d1__U2129.out","add_all__U2136.in1"],
          ["add_all__U2137.in0","add_all__U2136.out"],
          ["mul_d2__U2132.out","add_all__U2137.in1"],
          ["add_all__U2138.in0","add_all__U2137.out"],
          ["const_term_U2135.out","add_all__U2138.in1"],
          ["self.out","add_all__U2138.out"],
          ["mul_d0__U2126.in0","coeff_U2127.out"],
          ["mul_d1__U2129.in0","coeff_U2130.out"],
          ["mul_d2__U2132.in0","coeff_U2133.out"],
          ["self.d.0","mul_d0__U2126.in1"],
          ["self.d.1","mul_d1__U2129.in1"],
          ["self.d.2","mul_d2__U2132.in1"]
        ]
      },
      "aff__U2140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2142.in","_U2143.out"],
          ["coeff_U2145.in","_U2146.out"],
          ["coeff_U2148.in","_U2149.out"],
          ["mul_d0__U2141.out","add_all__U2151.in0"],
          ["mul_d1__U2144.out","add_all__U2151.in1"],
          ["add_all__U2152.in0","add_all__U2151.out"],
          ["mul_d2__U2147.out","add_all__U2152.in1"],
          ["add_all__U2153.in0","add_all__U2152.out"],
          ["const_term_U2150.out","add_all__U2153.in1"],
          ["self.out","add_all__U2153.out"],
          ["mul_d0__U2141.in0","coeff_U2142.out"],
          ["mul_d1__U2144.in0","coeff_U2145.out"],
          ["mul_d2__U2147.in0","coeff_U2148.out"],
          ["self.d.0","mul_d0__U2141.in1"],
          ["self.d.1","mul_d1__U2144.in1"],
          ["self.d.2","mul_d2__U2147.in1"]
        ]
      },
      "aff__U2155":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2157.in","_U2158.out"],
          ["coeff_U2160.in","_U2161.out"],
          ["coeff_U2163.in","_U2164.out"],
          ["mul_d0__U2156.out","add_all__U2166.in0"],
          ["mul_d1__U2159.out","add_all__U2166.in1"],
          ["add_all__U2167.in0","add_all__U2166.out"],
          ["mul_d2__U2162.out","add_all__U2167.in1"],
          ["add_all__U2168.in0","add_all__U2167.out"],
          ["const_term_U2165.out","add_all__U2168.in1"],
          ["self.out","add_all__U2168.out"],
          ["mul_d0__U2156.in0","coeff_U2157.out"],
          ["mul_d1__U2159.in0","coeff_U2160.out"],
          ["mul_d2__U2162.in0","coeff_U2163.out"],
          ["self.d.0","mul_d0__U2156.in1"],
          ["self.d.1","mul_d1__U2159.in1"],
          ["self.d.2","mul_d2__U2162.in1"]
        ]
      },
      "aff__U2170":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2172.in","_U2173.out"],
          ["coeff_U2175.in","_U2176.out"],
          ["coeff_U2178.in","_U2179.out"],
          ["mul_d0__U2171.out","add_all__U2181.in0"],
          ["mul_d1__U2174.out","add_all__U2181.in1"],
          ["add_all__U2182.in0","add_all__U2181.out"],
          ["mul_d2__U2177.out","add_all__U2182.in1"],
          ["add_all__U2183.in0","add_all__U2182.out"],
          ["const_term_U2180.out","add_all__U2183.in1"],
          ["self.out","add_all__U2183.out"],
          ["mul_d0__U2171.in0","coeff_U2172.out"],
          ["mul_d1__U2174.in0","coeff_U2175.out"],
          ["mul_d2__U2177.in0","coeff_U2178.out"],
          ["self.d.0","mul_d0__U2171.in1"],
          ["self.d.1","mul_d1__U2174.in1"],
          ["self.d.2","mul_d2__U2177.in1"]
        ]
      },
      "aff__U2185":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2187":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2190":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2196":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2187.in","_U2188.out"],
          ["coeff_U2190.in","_U2191.out"],
          ["coeff_U2193.in","_U2194.out"],
          ["coeff_U2196.in","_U2197.out"],
          ["coeff_U2199.in","_U2200.out"],
          ["mul_d0__U2186.out","add_all__U2202.in0"],
          ["mul_d1__U2189.out","add_all__U2202.in1"],
          ["add_all__U2203.in0","add_all__U2202.out"],
          ["mul_d2__U2192.out","add_all__U2203.in1"],
          ["add_all__U2204.in0","add_all__U2203.out"],
          ["mul_d3__U2195.out","add_all__U2204.in1"],
          ["add_all__U2205.in0","add_all__U2204.out"],
          ["mul_d4__U2198.out","add_all__U2205.in1"],
          ["add_all__U2206.in0","add_all__U2205.out"],
          ["const_term_U2201.out","add_all__U2206.in1"],
          ["self.out","add_all__U2206.out"],
          ["mul_d0__U2186.in0","coeff_U2187.out"],
          ["mul_d1__U2189.in0","coeff_U2190.out"],
          ["mul_d2__U2192.in0","coeff_U2193.out"],
          ["mul_d3__U2195.in0","coeff_U2196.out"],
          ["mul_d4__U2198.in0","coeff_U2199.out"],
          ["self.d.0","mul_d0__U2186.in1"],
          ["self.d.1","mul_d1__U2189.in1"],
          ["self.d.2","mul_d2__U2192.in1"],
          ["self.d.3","mul_d3__U2195.in1"],
          ["self.d.4","mul_d4__U2198.in1"]
        ]
      },
      "aff__U2208":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2222":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2210.in","_U2211.out"],
          ["coeff_U2213.in","_U2214.out"],
          ["coeff_U2216.in","_U2217.out"],
          ["coeff_U2219.in","_U2220.out"],
          ["coeff_U2222.in","_U2223.out"],
          ["mul_d0__U2209.out","add_all__U2225.in0"],
          ["mul_d1__U2212.out","add_all__U2225.in1"],
          ["add_all__U2226.in0","add_all__U2225.out"],
          ["mul_d2__U2215.out","add_all__U2226.in1"],
          ["add_all__U2227.in0","add_all__U2226.out"],
          ["mul_d3__U2218.out","add_all__U2227.in1"],
          ["add_all__U2228.in0","add_all__U2227.out"],
          ["mul_d4__U2221.out","add_all__U2228.in1"],
          ["add_all__U2229.in0","add_all__U2228.out"],
          ["const_term_U2224.out","add_all__U2229.in1"],
          ["self.out","add_all__U2229.out"],
          ["mul_d0__U2209.in0","coeff_U2210.out"],
          ["mul_d1__U2212.in0","coeff_U2213.out"],
          ["mul_d2__U2215.in0","coeff_U2216.out"],
          ["mul_d3__U2218.in0","coeff_U2219.out"],
          ["mul_d4__U2221.in0","coeff_U2222.out"],
          ["self.d.0","mul_d0__U2209.in1"],
          ["self.d.1","mul_d1__U2212.in1"],
          ["self.d.2","mul_d2__U2215.in1"],
          ["self.d.3","mul_d3__U2218.in1"],
          ["self.d.4","mul_d4__U2221.in1"]
        ]
      },
      "aff__U2231":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2233.in","_U2234.out"],
          ["coeff_U2236.in","_U2237.out"],
          ["coeff_U2239.in","_U2240.out"],
          ["coeff_U2242.in","_U2243.out"],
          ["coeff_U2245.in","_U2246.out"],
          ["mul_d0__U2232.out","add_all__U2248.in0"],
          ["mul_d1__U2235.out","add_all__U2248.in1"],
          ["add_all__U2249.in0","add_all__U2248.out"],
          ["mul_d2__U2238.out","add_all__U2249.in1"],
          ["add_all__U2250.in0","add_all__U2249.out"],
          ["mul_d3__U2241.out","add_all__U2250.in1"],
          ["add_all__U2251.in0","add_all__U2250.out"],
          ["mul_d4__U2244.out","add_all__U2251.in1"],
          ["add_all__U2252.in0","add_all__U2251.out"],
          ["const_term_U2247.out","add_all__U2252.in1"],
          ["self.out","add_all__U2252.out"],
          ["mul_d0__U2232.in0","coeff_U2233.out"],
          ["mul_d1__U2235.in0","coeff_U2236.out"],
          ["mul_d2__U2238.in0","coeff_U2239.out"],
          ["mul_d3__U2241.in0","coeff_U2242.out"],
          ["mul_d4__U2244.in0","coeff_U2245.out"],
          ["self.d.0","mul_d0__U2232.in1"],
          ["self.d.1","mul_d1__U2235.in1"],
          ["self.d.2","mul_d2__U2238.in1"],
          ["self.d.3","mul_d3__U2241.in1"],
          ["self.d.4","mul_d4__U2244.in1"]
        ]
      },
      "aff__U2254":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2256.in","_U2257.out"],
          ["coeff_U2259.in","_U2260.out"],
          ["coeff_U2262.in","_U2263.out"],
          ["coeff_U2265.in","_U2266.out"],
          ["coeff_U2268.in","_U2269.out"],
          ["mul_d0__U2255.out","add_all__U2271.in0"],
          ["mul_d1__U2258.out","add_all__U2271.in1"],
          ["add_all__U2272.in0","add_all__U2271.out"],
          ["mul_d2__U2261.out","add_all__U2272.in1"],
          ["add_all__U2273.in0","add_all__U2272.out"],
          ["mul_d3__U2264.out","add_all__U2273.in1"],
          ["add_all__U2274.in0","add_all__U2273.out"],
          ["mul_d4__U2267.out","add_all__U2274.in1"],
          ["add_all__U2275.in0","add_all__U2274.out"],
          ["const_term_U2270.out","add_all__U2275.in1"],
          ["self.out","add_all__U2275.out"],
          ["mul_d0__U2255.in0","coeff_U2256.out"],
          ["mul_d1__U2258.in0","coeff_U2259.out"],
          ["mul_d2__U2261.in0","coeff_U2262.out"],
          ["mul_d3__U2264.in0","coeff_U2265.out"],
          ["mul_d4__U2267.in0","coeff_U2268.out"],
          ["self.d.0","mul_d0__U2255.in1"],
          ["self.d.1","mul_d1__U2258.in1"],
          ["self.d.2","mul_d2__U2261.in1"],
          ["self.d.3","mul_d3__U2264.in1"],
          ["self.d.4","mul_d4__U2267.in1"]
        ]
      },
      "aff__U2277":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2291":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2287":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2279.in","_U2280.out"],
          ["coeff_U2282.in","_U2283.out"],
          ["coeff_U2285.in","_U2286.out"],
          ["coeff_U2288.in","_U2289.out"],
          ["coeff_U2291.in","_U2292.out"],
          ["mul_d0__U2278.out","add_all__U2294.in0"],
          ["mul_d1__U2281.out","add_all__U2294.in1"],
          ["add_all__U2295.in0","add_all__U2294.out"],
          ["mul_d2__U2284.out","add_all__U2295.in1"],
          ["add_all__U2296.in0","add_all__U2295.out"],
          ["mul_d3__U2287.out","add_all__U2296.in1"],
          ["add_all__U2297.in0","add_all__U2296.out"],
          ["mul_d4__U2290.out","add_all__U2297.in1"],
          ["add_all__U2298.in0","add_all__U2297.out"],
          ["const_term_U2293.out","add_all__U2298.in1"],
          ["self.out","add_all__U2298.out"],
          ["mul_d0__U2278.in0","coeff_U2279.out"],
          ["mul_d1__U2281.in0","coeff_U2282.out"],
          ["mul_d2__U2284.in0","coeff_U2285.out"],
          ["mul_d3__U2287.in0","coeff_U2288.out"],
          ["mul_d4__U2290.in0","coeff_U2291.out"],
          ["self.d.0","mul_d0__U2278.in1"],
          ["self.d.1","mul_d1__U2281.in1"],
          ["self.d.2","mul_d2__U2284.in1"],
          ["self.d.3","mul_d3__U2287.in1"],
          ["self.d.4","mul_d4__U2290.in1"]
        ]
      },
      "aff__U2300":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2308":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2311":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2302.in","_U2303.out"],
          ["coeff_U2305.in","_U2306.out"],
          ["coeff_U2308.in","_U2309.out"],
          ["coeff_U2311.in","_U2312.out"],
          ["coeff_U2314.in","_U2315.out"],
          ["mul_d0__U2301.out","add_all__U2317.in0"],
          ["mul_d1__U2304.out","add_all__U2317.in1"],
          ["add_all__U2318.in0","add_all__U2317.out"],
          ["mul_d2__U2307.out","add_all__U2318.in1"],
          ["add_all__U2319.in0","add_all__U2318.out"],
          ["mul_d3__U2310.out","add_all__U2319.in1"],
          ["add_all__U2320.in0","add_all__U2319.out"],
          ["mul_d4__U2313.out","add_all__U2320.in1"],
          ["add_all__U2321.in0","add_all__U2320.out"],
          ["const_term_U2316.out","add_all__U2321.in1"],
          ["self.out","add_all__U2321.out"],
          ["mul_d0__U2301.in0","coeff_U2302.out"],
          ["mul_d1__U2304.in0","coeff_U2305.out"],
          ["mul_d2__U2307.in0","coeff_U2308.out"],
          ["mul_d3__U2310.in0","coeff_U2311.out"],
          ["mul_d4__U2313.in0","coeff_U2314.out"],
          ["self.d.0","mul_d0__U2301.in1"],
          ["self.d.1","mul_d1__U2304.in1"],
          ["self.d.2","mul_d2__U2307.in1"],
          ["self.d.3","mul_d3__U2310.in1"],
          ["self.d.4","mul_d4__U2313.in1"]
        ]
      },
      "aff__U2323":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2325":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2334":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2337":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2325.in","_U2326.out"],
          ["coeff_U2328.in","_U2329.out"],
          ["coeff_U2331.in","_U2332.out"],
          ["coeff_U2334.in","_U2335.out"],
          ["coeff_U2337.in","_U2338.out"],
          ["mul_d0__U2324.out","add_all__U2340.in0"],
          ["mul_d1__U2327.out","add_all__U2340.in1"],
          ["add_all__U2341.in0","add_all__U2340.out"],
          ["mul_d2__U2330.out","add_all__U2341.in1"],
          ["add_all__U2342.in0","add_all__U2341.out"],
          ["mul_d3__U2333.out","add_all__U2342.in1"],
          ["add_all__U2343.in0","add_all__U2342.out"],
          ["mul_d4__U2336.out","add_all__U2343.in1"],
          ["add_all__U2344.in0","add_all__U2343.out"],
          ["const_term_U2339.out","add_all__U2344.in1"],
          ["self.out","add_all__U2344.out"],
          ["mul_d0__U2324.in0","coeff_U2325.out"],
          ["mul_d1__U2327.in0","coeff_U2328.out"],
          ["mul_d2__U2330.in0","coeff_U2331.out"],
          ["mul_d3__U2333.in0","coeff_U2334.out"],
          ["mul_d4__U2336.in0","coeff_U2337.out"],
          ["self.d.0","mul_d0__U2324.in1"],
          ["self.d.1","mul_d1__U2327.in1"],
          ["self.d.2","mul_d2__U2330.in1"],
          ["self.d.3","mul_d3__U2333.in1"],
          ["self.d.4","mul_d4__U2336.in1"]
        ]
      },
      "aff__U2346":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U2361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U2363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2354":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2357":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2360":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2348.in","_U2349.out"],
          ["coeff_U2351.in","_U2352.out"],
          ["coeff_U2354.in","_U2355.out"],
          ["coeff_U2357.in","_U2358.out"],
          ["coeff_U2360.in","_U2361.out"],
          ["mul_d0__U2347.out","add_all__U2363.in0"],
          ["mul_d1__U2350.out","add_all__U2363.in1"],
          ["add_all__U2364.in0","add_all__U2363.out"],
          ["mul_d2__U2353.out","add_all__U2364.in1"],
          ["add_all__U2365.in0","add_all__U2364.out"],
          ["mul_d3__U2356.out","add_all__U2365.in1"],
          ["add_all__U2366.in0","add_all__U2365.out"],
          ["mul_d4__U2359.out","add_all__U2366.in1"],
          ["add_all__U2367.in0","add_all__U2366.out"],
          ["const_term_U2362.out","add_all__U2367.in1"],
          ["self.out","add_all__U2367.out"],
          ["mul_d0__U2347.in0","coeff_U2348.out"],
          ["mul_d1__U2350.in0","coeff_U2351.out"],
          ["mul_d2__U2353.in0","coeff_U2354.out"],
          ["mul_d3__U2356.in0","coeff_U2357.out"],
          ["mul_d4__U2359.in0","coeff_U2360.out"],
          ["self.d.0","mul_d0__U2347.in1"],
          ["self.d.1","mul_d1__U2350.in1"],
          ["self.d.2","mul_d2__U2353.in1"],
          ["self.d.3","mul_d3__U2356.in1"],
          ["self.d.4","mul_d4__U2359.in1"]
        ]
      },
      "aff__U2433":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2444":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2435.in","_U2436.out"],
          ["coeff_U2438.in","_U2439.out"],
          ["coeff_U2441.in","_U2442.out"],
          ["coeff_U2444.in","_U2445.out"],
          ["coeff_U2447.in","_U2448.out"],
          ["mul_d0__U2434.out","add_all__U2450.in0"],
          ["mul_d1__U2437.out","add_all__U2450.in1"],
          ["add_all__U2451.in0","add_all__U2450.out"],
          ["mul_d2__U2440.out","add_all__U2451.in1"],
          ["add_all__U2452.in0","add_all__U2451.out"],
          ["mul_d3__U2443.out","add_all__U2452.in1"],
          ["add_all__U2453.in0","add_all__U2452.out"],
          ["mul_d4__U2446.out","add_all__U2453.in1"],
          ["add_all__U2454.in0","add_all__U2453.out"],
          ["const_term_U2449.out","add_all__U2454.in1"],
          ["self.out","add_all__U2454.out"],
          ["mul_d0__U2434.in0","coeff_U2435.out"],
          ["mul_d1__U2437.in0","coeff_U2438.out"],
          ["mul_d2__U2440.in0","coeff_U2441.out"],
          ["mul_d3__U2443.in0","coeff_U2444.out"],
          ["mul_d4__U2446.in0","coeff_U2447.out"],
          ["self.d.0","mul_d0__U2434.in1"],
          ["self.d.1","mul_d1__U2437.in1"],
          ["self.d.2","mul_d2__U2440.in1"],
          ["self.d.3","mul_d3__U2443.in1"],
          ["self.d.4","mul_d4__U2446.in1"]
        ]
      },
      "aff__U2456":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "add_all__U2473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2464":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2458.in","_U2459.out"],
          ["coeff_U2461.in","_U2462.out"],
          ["coeff_U2464.in","_U2465.out"],
          ["coeff_U2467.in","_U2468.out"],
          ["coeff_U2470.in","_U2471.out"],
          ["mul_d0__U2457.out","add_all__U2473.in0"],
          ["mul_d1__U2460.out","add_all__U2473.in1"],
          ["add_all__U2474.in0","add_all__U2473.out"],
          ["mul_d2__U2463.out","add_all__U2474.in1"],
          ["add_all__U2475.in0","add_all__U2474.out"],
          ["mul_d3__U2466.out","add_all__U2475.in1"],
          ["add_all__U2476.in0","add_all__U2475.out"],
          ["mul_d4__U2469.out","add_all__U2476.in1"],
          ["add_all__U2477.in0","add_all__U2476.out"],
          ["const_term_U2472.out","add_all__U2477.in1"],
          ["self.out","add_all__U2477.out"],
          ["mul_d0__U2457.in0","coeff_U2458.out"],
          ["mul_d1__U2460.in0","coeff_U2461.out"],
          ["mul_d2__U2463.in0","coeff_U2464.out"],
          ["mul_d3__U2466.in0","coeff_U2467.out"],
          ["mul_d4__U2469.in0","coeff_U2470.out"],
          ["self.d.0","mul_d0__U2457.in1"],
          ["self.d.1","mul_d1__U2460.in1"],
          ["self.d.2","mul_d2__U2463.in1"],
          ["self.d.3","mul_d3__U2466.in1"],
          ["self.d.4","mul_d4__U2469.in1"]
        ]
      },
      "aff__U2479":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2481":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2490":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2481.in","_U2482.out"],
          ["coeff_U2484.in","_U2485.out"],
          ["coeff_U2487.in","_U2488.out"],
          ["coeff_U2490.in","_U2491.out"],
          ["coeff_U2493.in","_U2494.out"],
          ["mul_d0__U2480.out","add_all__U2496.in0"],
          ["mul_d1__U2483.out","add_all__U2496.in1"],
          ["add_all__U2497.in0","add_all__U2496.out"],
          ["mul_d2__U2486.out","add_all__U2497.in1"],
          ["add_all__U2498.in0","add_all__U2497.out"],
          ["mul_d3__U2489.out","add_all__U2498.in1"],
          ["add_all__U2499.in0","add_all__U2498.out"],
          ["mul_d4__U2492.out","add_all__U2499.in1"],
          ["add_all__U2500.in0","add_all__U2499.out"],
          ["const_term_U2495.out","add_all__U2500.in1"],
          ["self.out","add_all__U2500.out"],
          ["mul_d0__U2480.in0","coeff_U2481.out"],
          ["mul_d1__U2483.in0","coeff_U2484.out"],
          ["mul_d2__U2486.in0","coeff_U2487.out"],
          ["mul_d3__U2489.in0","coeff_U2490.out"],
          ["mul_d4__U2492.in0","coeff_U2493.out"],
          ["self.d.0","mul_d0__U2480.in1"],
          ["self.d.1","mul_d1__U2483.in1"],
          ["self.d.2","mul_d2__U2486.in1"],
          ["self.d.3","mul_d3__U2489.in1"],
          ["self.d.4","mul_d4__U2492.in1"]
        ]
      },
      "aff__U250":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U252.in","_U253.out"],
          ["coeff_U255.in","_U256.out"],
          ["coeff_U258.in","_U259.out"],
          ["mul_d0__U251.out","add_all__U261.in0"],
          ["mul_d1__U254.out","add_all__U261.in1"],
          ["add_all__U262.in0","add_all__U261.out"],
          ["mul_d2__U257.out","add_all__U262.in1"],
          ["add_all__U263.in0","add_all__U262.out"],
          ["const_term_U260.out","add_all__U263.in1"],
          ["self.out","add_all__U263.out"],
          ["mul_d0__U251.in0","coeff_U252.out"],
          ["mul_d1__U254.in0","coeff_U255.out"],
          ["mul_d2__U257.in0","coeff_U258.out"],
          ["self.d.0","mul_d0__U251.in1"],
          ["self.d.1","mul_d1__U254.in1"],
          ["self.d.2","mul_d2__U257.in1"]
        ]
      },
      "aff__U2502":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2504.in","_U2505.out"],
          ["coeff_U2507.in","_U2508.out"],
          ["coeff_U2510.in","_U2511.out"],
          ["coeff_U2513.in","_U2514.out"],
          ["coeff_U2516.in","_U2517.out"],
          ["mul_d0__U2503.out","add_all__U2519.in0"],
          ["mul_d1__U2506.out","add_all__U2519.in1"],
          ["add_all__U2520.in0","add_all__U2519.out"],
          ["mul_d2__U2509.out","add_all__U2520.in1"],
          ["add_all__U2521.in0","add_all__U2520.out"],
          ["mul_d3__U2512.out","add_all__U2521.in1"],
          ["add_all__U2522.in0","add_all__U2521.out"],
          ["mul_d4__U2515.out","add_all__U2522.in1"],
          ["add_all__U2523.in0","add_all__U2522.out"],
          ["const_term_U2518.out","add_all__U2523.in1"],
          ["self.out","add_all__U2523.out"],
          ["mul_d0__U2503.in0","coeff_U2504.out"],
          ["mul_d1__U2506.in0","coeff_U2507.out"],
          ["mul_d2__U2509.in0","coeff_U2510.out"],
          ["mul_d3__U2512.in0","coeff_U2513.out"],
          ["mul_d4__U2515.in0","coeff_U2516.out"],
          ["self.d.0","mul_d0__U2503.in1"],
          ["self.d.1","mul_d1__U2506.in1"],
          ["self.d.2","mul_d2__U2509.in1"],
          ["self.d.3","mul_d3__U2512.in1"],
          ["self.d.4","mul_d4__U2515.in1"]
        ]
      },
      "aff__U2525":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2527":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2530":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2533":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2536":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2539":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2532":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2538":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2527.in","_U2528.out"],
          ["coeff_U2530.in","_U2531.out"],
          ["coeff_U2533.in","_U2534.out"],
          ["coeff_U2536.in","_U2537.out"],
          ["coeff_U2539.in","_U2540.out"],
          ["mul_d0__U2526.out","add_all__U2542.in0"],
          ["mul_d1__U2529.out","add_all__U2542.in1"],
          ["add_all__U2543.in0","add_all__U2542.out"],
          ["mul_d2__U2532.out","add_all__U2543.in1"],
          ["add_all__U2544.in0","add_all__U2543.out"],
          ["mul_d3__U2535.out","add_all__U2544.in1"],
          ["add_all__U2545.in0","add_all__U2544.out"],
          ["mul_d4__U2538.out","add_all__U2545.in1"],
          ["add_all__U2546.in0","add_all__U2545.out"],
          ["const_term_U2541.out","add_all__U2546.in1"],
          ["self.out","add_all__U2546.out"],
          ["mul_d0__U2526.in0","coeff_U2527.out"],
          ["mul_d1__U2529.in0","coeff_U2530.out"],
          ["mul_d2__U2532.in0","coeff_U2533.out"],
          ["mul_d3__U2535.in0","coeff_U2536.out"],
          ["mul_d4__U2538.in0","coeff_U2539.out"],
          ["self.d.0","mul_d0__U2526.in1"],
          ["self.d.1","mul_d1__U2529.in1"],
          ["self.d.2","mul_d2__U2532.in1"],
          ["self.d.3","mul_d3__U2535.in1"],
          ["self.d.4","mul_d4__U2538.in1"]
        ]
      },
      "aff__U2548":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2567":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2568":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2553":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2550.in","_U2551.out"],
          ["coeff_U2553.in","_U2554.out"],
          ["coeff_U2556.in","_U2557.out"],
          ["coeff_U2559.in","_U2560.out"],
          ["coeff_U2562.in","_U2563.out"],
          ["mul_d0__U2549.out","add_all__U2565.in0"],
          ["mul_d1__U2552.out","add_all__U2565.in1"],
          ["add_all__U2566.in0","add_all__U2565.out"],
          ["mul_d2__U2555.out","add_all__U2566.in1"],
          ["add_all__U2567.in0","add_all__U2566.out"],
          ["mul_d3__U2558.out","add_all__U2567.in1"],
          ["add_all__U2568.in0","add_all__U2567.out"],
          ["mul_d4__U2561.out","add_all__U2568.in1"],
          ["add_all__U2569.in0","add_all__U2568.out"],
          ["const_term_U2564.out","add_all__U2569.in1"],
          ["self.out","add_all__U2569.out"],
          ["mul_d0__U2549.in0","coeff_U2550.out"],
          ["mul_d1__U2552.in0","coeff_U2553.out"],
          ["mul_d2__U2555.in0","coeff_U2556.out"],
          ["mul_d3__U2558.in0","coeff_U2559.out"],
          ["mul_d4__U2561.in0","coeff_U2562.out"],
          ["self.d.0","mul_d0__U2549.in1"],
          ["self.d.1","mul_d1__U2552.in1"],
          ["self.d.2","mul_d2__U2555.in1"],
          ["self.d.3","mul_d3__U2558.in1"],
          ["self.d.4","mul_d4__U2561.in1"]
        ]
      },
      "aff__U2571":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2586":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2576":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2579":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2582":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2572":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2573.in","_U2574.out"],
          ["coeff_U2576.in","_U2577.out"],
          ["coeff_U2579.in","_U2580.out"],
          ["coeff_U2582.in","_U2583.out"],
          ["coeff_U2585.in","_U2586.out"],
          ["mul_d0__U2572.out","add_all__U2588.in0"],
          ["mul_d1__U2575.out","add_all__U2588.in1"],
          ["add_all__U2589.in0","add_all__U2588.out"],
          ["mul_d2__U2578.out","add_all__U2589.in1"],
          ["add_all__U2590.in0","add_all__U2589.out"],
          ["mul_d3__U2581.out","add_all__U2590.in1"],
          ["add_all__U2591.in0","add_all__U2590.out"],
          ["mul_d4__U2584.out","add_all__U2591.in1"],
          ["add_all__U2592.in0","add_all__U2591.out"],
          ["const_term_U2587.out","add_all__U2592.in1"],
          ["self.out","add_all__U2592.out"],
          ["mul_d0__U2572.in0","coeff_U2573.out"],
          ["mul_d1__U2575.in0","coeff_U2576.out"],
          ["mul_d2__U2578.in0","coeff_U2579.out"],
          ["mul_d3__U2581.in0","coeff_U2582.out"],
          ["mul_d4__U2584.in0","coeff_U2585.out"],
          ["self.d.0","mul_d0__U2572.in1"],
          ["self.d.1","mul_d1__U2575.in1"],
          ["self.d.2","mul_d2__U2578.in1"],
          ["self.d.3","mul_d3__U2581.in1"],
          ["self.d.4","mul_d4__U2584.in1"]
        ]
      },
      "aff__U2594":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2612":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2614":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2615":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2604":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2607":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2596.in","_U2597.out"],
          ["coeff_U2599.in","_U2600.out"],
          ["coeff_U2602.in","_U2603.out"],
          ["coeff_U2605.in","_U2606.out"],
          ["coeff_U2608.in","_U2609.out"],
          ["mul_d0__U2595.out","add_all__U2611.in0"],
          ["mul_d1__U2598.out","add_all__U2611.in1"],
          ["add_all__U2612.in0","add_all__U2611.out"],
          ["mul_d2__U2601.out","add_all__U2612.in1"],
          ["add_all__U2613.in0","add_all__U2612.out"],
          ["mul_d3__U2604.out","add_all__U2613.in1"],
          ["add_all__U2614.in0","add_all__U2613.out"],
          ["mul_d4__U2607.out","add_all__U2614.in1"],
          ["add_all__U2615.in0","add_all__U2614.out"],
          ["const_term_U2610.out","add_all__U2615.in1"],
          ["self.out","add_all__U2615.out"],
          ["mul_d0__U2595.in0","coeff_U2596.out"],
          ["mul_d1__U2598.in0","coeff_U2599.out"],
          ["mul_d2__U2601.in0","coeff_U2602.out"],
          ["mul_d3__U2604.in0","coeff_U2605.out"],
          ["mul_d4__U2607.in0","coeff_U2608.out"],
          ["self.d.0","mul_d0__U2595.in1"],
          ["self.d.1","mul_d1__U2598.in1"],
          ["self.d.2","mul_d2__U2601.in1"],
          ["self.d.3","mul_d3__U2604.in1"],
          ["self.d.4","mul_d4__U2607.in1"]
        ]
      },
      "aff__U2617":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2619.in","_U2620.out"],
          ["coeff_U2622.in","_U2623.out"],
          ["coeff_U2625.in","_U2626.out"],
          ["coeff_U2628.in","_U2629.out"],
          ["coeff_U2631.in","_U2632.out"],
          ["mul_d0__U2618.out","add_all__U2634.in0"],
          ["mul_d1__U2621.out","add_all__U2634.in1"],
          ["add_all__U2635.in0","add_all__U2634.out"],
          ["mul_d2__U2624.out","add_all__U2635.in1"],
          ["add_all__U2636.in0","add_all__U2635.out"],
          ["mul_d3__U2627.out","add_all__U2636.in1"],
          ["add_all__U2637.in0","add_all__U2636.out"],
          ["mul_d4__U2630.out","add_all__U2637.in1"],
          ["add_all__U2638.in0","add_all__U2637.out"],
          ["const_term_U2633.out","add_all__U2638.in1"],
          ["self.out","add_all__U2638.out"],
          ["mul_d0__U2618.in0","coeff_U2619.out"],
          ["mul_d1__U2621.in0","coeff_U2622.out"],
          ["mul_d2__U2624.in0","coeff_U2625.out"],
          ["mul_d3__U2627.in0","coeff_U2628.out"],
          ["mul_d4__U2630.in0","coeff_U2631.out"],
          ["self.d.0","mul_d0__U2618.in1"],
          ["self.d.1","mul_d1__U2621.in1"],
          ["self.d.2","mul_d2__U2624.in1"],
          ["self.d.3","mul_d3__U2627.in1"],
          ["self.d.4","mul_d4__U2630.in1"]
        ]
      },
      "aff__U2640":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2643":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2649":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2642":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2645":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2648":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2651":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2654":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2647":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2642.in","_U2643.out"],
          ["coeff_U2645.in","_U2646.out"],
          ["coeff_U2648.in","_U2649.out"],
          ["coeff_U2651.in","_U2652.out"],
          ["coeff_U2654.in","_U2655.out"],
          ["mul_d0__U2641.out","add_all__U2657.in0"],
          ["mul_d1__U2644.out","add_all__U2657.in1"],
          ["add_all__U2658.in0","add_all__U2657.out"],
          ["mul_d2__U2647.out","add_all__U2658.in1"],
          ["add_all__U2659.in0","add_all__U2658.out"],
          ["mul_d3__U2650.out","add_all__U2659.in1"],
          ["add_all__U2660.in0","add_all__U2659.out"],
          ["mul_d4__U2653.out","add_all__U2660.in1"],
          ["add_all__U2661.in0","add_all__U2660.out"],
          ["const_term_U2656.out","add_all__U2661.in1"],
          ["self.out","add_all__U2661.out"],
          ["mul_d0__U2641.in0","coeff_U2642.out"],
          ["mul_d1__U2644.in0","coeff_U2645.out"],
          ["mul_d2__U2647.in0","coeff_U2648.out"],
          ["mul_d3__U2650.in0","coeff_U2651.out"],
          ["mul_d4__U2653.in0","coeff_U2654.out"],
          ["self.d.0","mul_d0__U2641.in1"],
          ["self.d.1","mul_d1__U2644.in1"],
          ["self.d.2","mul_d2__U2647.in1"],
          ["self.d.3","mul_d3__U2650.in1"],
          ["self.d.4","mul_d4__U2653.in1"]
        ]
      },
      "aff__U2663":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2682":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2683":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2665":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2668":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2671":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2674":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2677":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2664":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2665.in","_U2666.out"],
          ["coeff_U2668.in","_U2669.out"],
          ["coeff_U2671.in","_U2672.out"],
          ["coeff_U2674.in","_U2675.out"],
          ["coeff_U2677.in","_U2678.out"],
          ["mul_d0__U2664.out","add_all__U2680.in0"],
          ["mul_d1__U2667.out","add_all__U2680.in1"],
          ["add_all__U2681.in0","add_all__U2680.out"],
          ["mul_d2__U2670.out","add_all__U2681.in1"],
          ["add_all__U2682.in0","add_all__U2681.out"],
          ["mul_d3__U2673.out","add_all__U2682.in1"],
          ["add_all__U2683.in0","add_all__U2682.out"],
          ["mul_d4__U2676.out","add_all__U2683.in1"],
          ["add_all__U2684.in0","add_all__U2683.out"],
          ["const_term_U2679.out","add_all__U2684.in1"],
          ["self.out","add_all__U2684.out"],
          ["mul_d0__U2664.in0","coeff_U2665.out"],
          ["mul_d1__U2667.in0","coeff_U2668.out"],
          ["mul_d2__U2670.in0","coeff_U2671.out"],
          ["mul_d3__U2673.in0","coeff_U2674.out"],
          ["mul_d4__U2676.in0","coeff_U2677.out"],
          ["self.d.0","mul_d0__U2664.in1"],
          ["self.d.1","mul_d1__U2667.in1"],
          ["self.d.2","mul_d2__U2670.in1"],
          ["self.d.3","mul_d3__U2673.in1"],
          ["self.d.4","mul_d4__U2676.in1"]
        ]
      },
      "aff__U2686":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2695":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2691":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2694":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2697":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2690":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2688.in","_U2689.out"],
          ["coeff_U2691.in","_U2692.out"],
          ["coeff_U2694.in","_U2695.out"],
          ["coeff_U2697.in","_U2698.out"],
          ["coeff_U2700.in","_U2701.out"],
          ["mul_d0__U2687.out","add_all__U2703.in0"],
          ["mul_d1__U2690.out","add_all__U2703.in1"],
          ["add_all__U2704.in0","add_all__U2703.out"],
          ["mul_d2__U2693.out","add_all__U2704.in1"],
          ["add_all__U2705.in0","add_all__U2704.out"],
          ["mul_d3__U2696.out","add_all__U2705.in1"],
          ["add_all__U2706.in0","add_all__U2705.out"],
          ["mul_d4__U2699.out","add_all__U2706.in1"],
          ["add_all__U2707.in0","add_all__U2706.out"],
          ["const_term_U2702.out","add_all__U2707.in1"],
          ["self.out","add_all__U2707.out"],
          ["mul_d0__U2687.in0","coeff_U2688.out"],
          ["mul_d1__U2690.in0","coeff_U2691.out"],
          ["mul_d2__U2693.in0","coeff_U2694.out"],
          ["mul_d3__U2696.in0","coeff_U2697.out"],
          ["mul_d4__U2699.in0","coeff_U2700.out"],
          ["self.d.0","mul_d0__U2687.in1"],
          ["self.d.1","mul_d1__U2690.in1"],
          ["self.d.2","mul_d2__U2693.in1"],
          ["self.d.3","mul_d3__U2696.in1"],
          ["self.d.4","mul_d4__U2699.in1"]
        ]
      },
      "aff__U27":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U38":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U31":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U29.in","_U30.out"],
          ["coeff_U32.in","_U33.out"],
          ["coeff_U35.in","_U36.out"],
          ["mul_d0__U28.out","add_all__U38.in0"],
          ["mul_d1__U31.out","add_all__U38.in1"],
          ["add_all__U39.in0","add_all__U38.out"],
          ["mul_d2__U34.out","add_all__U39.in1"],
          ["add_all__U40.in0","add_all__U39.out"],
          ["const_term_U37.out","add_all__U40.in1"],
          ["self.out","add_all__U40.out"],
          ["mul_d0__U28.in0","coeff_U29.out"],
          ["mul_d1__U31.in0","coeff_U32.out"],
          ["mul_d2__U34.in0","coeff_U35.out"],
          ["self.d.0","mul_d0__U28.in1"],
          ["self.d.1","mul_d1__U31.in1"],
          ["self.d.2","mul_d2__U34.in1"]
        ]
      },
      "aff__U2709":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2715":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2711":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2714":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2717":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2720":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2723":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2716":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2711.in","_U2712.out"],
          ["coeff_U2714.in","_U2715.out"],
          ["coeff_U2717.in","_U2718.out"],
          ["coeff_U2720.in","_U2721.out"],
          ["coeff_U2723.in","_U2724.out"],
          ["mul_d0__U2710.out","add_all__U2726.in0"],
          ["mul_d1__U2713.out","add_all__U2726.in1"],
          ["add_all__U2727.in0","add_all__U2726.out"],
          ["mul_d2__U2716.out","add_all__U2727.in1"],
          ["add_all__U2728.in0","add_all__U2727.out"],
          ["mul_d3__U2719.out","add_all__U2728.in1"],
          ["add_all__U2729.in0","add_all__U2728.out"],
          ["mul_d4__U2722.out","add_all__U2729.in1"],
          ["add_all__U2730.in0","add_all__U2729.out"],
          ["const_term_U2725.out","add_all__U2730.in1"],
          ["self.out","add_all__U2730.out"],
          ["mul_d0__U2710.in0","coeff_U2711.out"],
          ["mul_d1__U2713.in0","coeff_U2714.out"],
          ["mul_d2__U2716.in0","coeff_U2717.out"],
          ["mul_d3__U2719.in0","coeff_U2720.out"],
          ["mul_d4__U2722.in0","coeff_U2723.out"],
          ["self.d.0","mul_d0__U2710.in1"],
          ["self.d.1","mul_d1__U2713.in1"],
          ["self.d.2","mul_d2__U2716.in1"],
          ["self.d.3","mul_d3__U2719.in1"],
          ["self.d.4","mul_d4__U2722.in1"]
        ]
      },
      "aff__U2732":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2734":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2737":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2740":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2743":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2746":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2736":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2739":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2742":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2745":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2734.in","_U2735.out"],
          ["coeff_U2737.in","_U2738.out"],
          ["coeff_U2740.in","_U2741.out"],
          ["coeff_U2743.in","_U2744.out"],
          ["coeff_U2746.in","_U2747.out"],
          ["mul_d0__U2733.out","add_all__U2749.in0"],
          ["mul_d1__U2736.out","add_all__U2749.in1"],
          ["add_all__U2750.in0","add_all__U2749.out"],
          ["mul_d2__U2739.out","add_all__U2750.in1"],
          ["add_all__U2751.in0","add_all__U2750.out"],
          ["mul_d3__U2742.out","add_all__U2751.in1"],
          ["add_all__U2752.in0","add_all__U2751.out"],
          ["mul_d4__U2745.out","add_all__U2752.in1"],
          ["add_all__U2753.in0","add_all__U2752.out"],
          ["const_term_U2748.out","add_all__U2753.in1"],
          ["self.out","add_all__U2753.out"],
          ["mul_d0__U2733.in0","coeff_U2734.out"],
          ["mul_d1__U2736.in0","coeff_U2737.out"],
          ["mul_d2__U2739.in0","coeff_U2740.out"],
          ["mul_d3__U2742.in0","coeff_U2743.out"],
          ["mul_d4__U2745.in0","coeff_U2746.out"],
          ["self.d.0","mul_d0__U2733.in1"],
          ["self.d.1","mul_d1__U2736.in1"],
          ["self.d.2","mul_d2__U2739.in1"],
          ["self.d.3","mul_d3__U2742.in1"],
          ["self.d.4","mul_d4__U2745.in1"]
        ]
      },
      "aff__U2755":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2774":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2775":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2776":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2757":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2760":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2763":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2766":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2769":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2771":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2757.in","_U2758.out"],
          ["coeff_U2760.in","_U2761.out"],
          ["coeff_U2763.in","_U2764.out"],
          ["coeff_U2766.in","_U2767.out"],
          ["coeff_U2769.in","_U2770.out"],
          ["mul_d0__U2756.out","add_all__U2772.in0"],
          ["mul_d1__U2759.out","add_all__U2772.in1"],
          ["add_all__U2773.in0","add_all__U2772.out"],
          ["mul_d2__U2762.out","add_all__U2773.in1"],
          ["add_all__U2774.in0","add_all__U2773.out"],
          ["mul_d3__U2765.out","add_all__U2774.in1"],
          ["add_all__U2775.in0","add_all__U2774.out"],
          ["mul_d4__U2768.out","add_all__U2775.in1"],
          ["add_all__U2776.in0","add_all__U2775.out"],
          ["const_term_U2771.out","add_all__U2776.in1"],
          ["self.out","add_all__U2776.out"],
          ["mul_d0__U2756.in0","coeff_U2757.out"],
          ["mul_d1__U2759.in0","coeff_U2760.out"],
          ["mul_d2__U2762.in0","coeff_U2763.out"],
          ["mul_d3__U2765.in0","coeff_U2766.out"],
          ["mul_d4__U2768.in0","coeff_U2769.out"],
          ["self.d.0","mul_d0__U2756.in1"],
          ["self.d.1","mul_d1__U2759.in1"],
          ["self.d.2","mul_d2__U2762.in1"],
          ["self.d.3","mul_d3__U2765.in1"],
          ["self.d.4","mul_d4__U2768.in1"]
        ]
      },
      "aff__U276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U278.in","_U279.out"],
          ["coeff_U281.in","_U282.out"],
          ["coeff_U284.in","_U285.out"],
          ["mul_d0__U277.out","add_all__U287.in0"],
          ["mul_d1__U280.out","add_all__U287.in1"],
          ["add_all__U288.in0","add_all__U287.out"],
          ["mul_d2__U283.out","add_all__U288.in1"],
          ["add_all__U289.in0","add_all__U288.out"],
          ["const_term_U286.out","add_all__U289.in1"],
          ["self.out","add_all__U289.out"],
          ["mul_d0__U277.in0","coeff_U278.out"],
          ["mul_d1__U280.in0","coeff_U281.out"],
          ["mul_d2__U283.in0","coeff_U284.out"],
          ["self.d.0","mul_d0__U277.in1"],
          ["self.d.1","mul_d1__U280.in1"],
          ["self.d.2","mul_d2__U283.in1"]
        ]
      },
      "aff__U2778":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2780":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2783":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2786":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2789":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2792":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2780.in","_U2781.out"],
          ["coeff_U2783.in","_U2784.out"],
          ["coeff_U2786.in","_U2787.out"],
          ["coeff_U2789.in","_U2790.out"],
          ["coeff_U2792.in","_U2793.out"],
          ["mul_d0__U2779.out","add_all__U2795.in0"],
          ["mul_d1__U2782.out","add_all__U2795.in1"],
          ["add_all__U2796.in0","add_all__U2795.out"],
          ["mul_d2__U2785.out","add_all__U2796.in1"],
          ["add_all__U2797.in0","add_all__U2796.out"],
          ["mul_d3__U2788.out","add_all__U2797.in1"],
          ["add_all__U2798.in0","add_all__U2797.out"],
          ["mul_d4__U2791.out","add_all__U2798.in1"],
          ["add_all__U2799.in0","add_all__U2798.out"],
          ["const_term_U2794.out","add_all__U2799.in1"],
          ["self.out","add_all__U2799.out"],
          ["mul_d0__U2779.in0","coeff_U2780.out"],
          ["mul_d1__U2782.in0","coeff_U2783.out"],
          ["mul_d2__U2785.in0","coeff_U2786.out"],
          ["mul_d3__U2788.in0","coeff_U2789.out"],
          ["mul_d4__U2791.in0","coeff_U2792.out"],
          ["self.d.0","mul_d0__U2779.in1"],
          ["self.d.1","mul_d1__U2782.in1"],
          ["self.d.2","mul_d2__U2785.in1"],
          ["self.d.3","mul_d3__U2788.in1"],
          ["self.d.4","mul_d4__U2791.in1"]
        ]
      },
      "aff__U2801":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2803":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2806":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2809":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2812":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2815":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2803.in","_U2804.out"],
          ["coeff_U2806.in","_U2807.out"],
          ["coeff_U2809.in","_U2810.out"],
          ["coeff_U2812.in","_U2813.out"],
          ["coeff_U2815.in","_U2816.out"],
          ["mul_d0__U2802.out","add_all__U2818.in0"],
          ["mul_d1__U2805.out","add_all__U2818.in1"],
          ["add_all__U2819.in0","add_all__U2818.out"],
          ["mul_d2__U2808.out","add_all__U2819.in1"],
          ["add_all__U2820.in0","add_all__U2819.out"],
          ["mul_d3__U2811.out","add_all__U2820.in1"],
          ["add_all__U2821.in0","add_all__U2820.out"],
          ["mul_d4__U2814.out","add_all__U2821.in1"],
          ["add_all__U2822.in0","add_all__U2821.out"],
          ["const_term_U2817.out","add_all__U2822.in1"],
          ["self.out","add_all__U2822.out"],
          ["mul_d0__U2802.in0","coeff_U2803.out"],
          ["mul_d1__U2805.in0","coeff_U2806.out"],
          ["mul_d2__U2808.in0","coeff_U2809.out"],
          ["mul_d3__U2811.in0","coeff_U2812.out"],
          ["mul_d4__U2814.in0","coeff_U2815.out"],
          ["self.d.0","mul_d0__U2802.in1"],
          ["self.d.1","mul_d1__U2805.in1"],
          ["self.d.2","mul_d2__U2808.in1"],
          ["self.d.3","mul_d3__U2811.in1"],
          ["self.d.4","mul_d4__U2814.in1"]
        ]
      },
      "aff__U2824":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2826":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2829":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2832":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2835":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2838":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2826.in","_U2827.out"],
          ["coeff_U2829.in","_U2830.out"],
          ["coeff_U2832.in","_U2833.out"],
          ["coeff_U2835.in","_U2836.out"],
          ["coeff_U2838.in","_U2839.out"],
          ["mul_d0__U2825.out","add_all__U2841.in0"],
          ["mul_d1__U2828.out","add_all__U2841.in1"],
          ["add_all__U2842.in0","add_all__U2841.out"],
          ["mul_d2__U2831.out","add_all__U2842.in1"],
          ["add_all__U2843.in0","add_all__U2842.out"],
          ["mul_d3__U2834.out","add_all__U2843.in1"],
          ["add_all__U2844.in0","add_all__U2843.out"],
          ["mul_d4__U2837.out","add_all__U2844.in1"],
          ["add_all__U2845.in0","add_all__U2844.out"],
          ["const_term_U2840.out","add_all__U2845.in1"],
          ["self.out","add_all__U2845.out"],
          ["mul_d0__U2825.in0","coeff_U2826.out"],
          ["mul_d1__U2828.in0","coeff_U2829.out"],
          ["mul_d2__U2831.in0","coeff_U2832.out"],
          ["mul_d3__U2834.in0","coeff_U2835.out"],
          ["mul_d4__U2837.in0","coeff_U2838.out"],
          ["self.d.0","mul_d0__U2825.in1"],
          ["self.d.1","mul_d1__U2828.in1"],
          ["self.d.2","mul_d2__U2831.in1"],
          ["self.d.3","mul_d3__U2834.in1"],
          ["self.d.4","mul_d4__U2837.in1"]
        ]
      },
      "aff__U2847":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2849":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2852":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2855":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2858":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2861":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2849.in","_U2850.out"],
          ["coeff_U2852.in","_U2853.out"],
          ["coeff_U2855.in","_U2856.out"],
          ["coeff_U2858.in","_U2859.out"],
          ["coeff_U2861.in","_U2862.out"],
          ["mul_d0__U2848.out","add_all__U2864.in0"],
          ["mul_d1__U2851.out","add_all__U2864.in1"],
          ["add_all__U2865.in0","add_all__U2864.out"],
          ["mul_d2__U2854.out","add_all__U2865.in1"],
          ["add_all__U2866.in0","add_all__U2865.out"],
          ["mul_d3__U2857.out","add_all__U2866.in1"],
          ["add_all__U2867.in0","add_all__U2866.out"],
          ["mul_d4__U2860.out","add_all__U2867.in1"],
          ["add_all__U2868.in0","add_all__U2867.out"],
          ["const_term_U2863.out","add_all__U2868.in1"],
          ["self.out","add_all__U2868.out"],
          ["mul_d0__U2848.in0","coeff_U2849.out"],
          ["mul_d1__U2851.in0","coeff_U2852.out"],
          ["mul_d2__U2854.in0","coeff_U2855.out"],
          ["mul_d3__U2857.in0","coeff_U2858.out"],
          ["mul_d4__U2860.in0","coeff_U2861.out"],
          ["self.d.0","mul_d0__U2848.in1"],
          ["self.d.1","mul_d1__U2851.in1"],
          ["self.d.2","mul_d2__U2854.in1"],
          ["self.d.3","mul_d3__U2857.in1"],
          ["self.d.4","mul_d4__U2860.in1"]
        ]
      },
      "aff__U2870":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2872":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2875":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2878":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2881":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2884":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2872.in","_U2873.out"],
          ["coeff_U2875.in","_U2876.out"],
          ["coeff_U2878.in","_U2879.out"],
          ["coeff_U2881.in","_U2882.out"],
          ["coeff_U2884.in","_U2885.out"],
          ["mul_d0__U2871.out","add_all__U2887.in0"],
          ["mul_d1__U2874.out","add_all__U2887.in1"],
          ["add_all__U2888.in0","add_all__U2887.out"],
          ["mul_d2__U2877.out","add_all__U2888.in1"],
          ["add_all__U2889.in0","add_all__U2888.out"],
          ["mul_d3__U2880.out","add_all__U2889.in1"],
          ["add_all__U2890.in0","add_all__U2889.out"],
          ["mul_d4__U2883.out","add_all__U2890.in1"],
          ["add_all__U2891.in0","add_all__U2890.out"],
          ["const_term_U2886.out","add_all__U2891.in1"],
          ["self.out","add_all__U2891.out"],
          ["mul_d0__U2871.in0","coeff_U2872.out"],
          ["mul_d1__U2874.in0","coeff_U2875.out"],
          ["mul_d2__U2877.in0","coeff_U2878.out"],
          ["mul_d3__U2880.in0","coeff_U2881.out"],
          ["mul_d4__U2883.in0","coeff_U2884.out"],
          ["self.d.0","mul_d0__U2871.in1"],
          ["self.d.1","mul_d1__U2874.in1"],
          ["self.d.2","mul_d2__U2877.in1"],
          ["self.d.3","mul_d3__U2880.in1"],
          ["self.d.4","mul_d4__U2883.in1"]
        ]
      },
      "aff__U2893":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2913":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2914":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2895":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2898":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2901":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2904":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2907":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2895.in","_U2896.out"],
          ["coeff_U2898.in","_U2899.out"],
          ["coeff_U2901.in","_U2902.out"],
          ["coeff_U2904.in","_U2905.out"],
          ["coeff_U2907.in","_U2908.out"],
          ["mul_d0__U2894.out","add_all__U2910.in0"],
          ["mul_d1__U2897.out","add_all__U2910.in1"],
          ["add_all__U2911.in0","add_all__U2910.out"],
          ["mul_d2__U2900.out","add_all__U2911.in1"],
          ["add_all__U2912.in0","add_all__U2911.out"],
          ["mul_d3__U2903.out","add_all__U2912.in1"],
          ["add_all__U2913.in0","add_all__U2912.out"],
          ["mul_d4__U2906.out","add_all__U2913.in1"],
          ["add_all__U2914.in0","add_all__U2913.out"],
          ["const_term_U2909.out","add_all__U2914.in1"],
          ["self.out","add_all__U2914.out"],
          ["mul_d0__U2894.in0","coeff_U2895.out"],
          ["mul_d1__U2897.in0","coeff_U2898.out"],
          ["mul_d2__U2900.in0","coeff_U2901.out"],
          ["mul_d3__U2903.in0","coeff_U2904.out"],
          ["mul_d4__U2906.in0","coeff_U2907.out"],
          ["self.d.0","mul_d0__U2894.in1"],
          ["self.d.1","mul_d1__U2897.in1"],
          ["self.d.2","mul_d2__U2900.in1"],
          ["self.d.3","mul_d3__U2903.in1"],
          ["self.d.4","mul_d4__U2906.in1"]
        ]
      },
      "aff__U2916":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2925":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2918":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2921":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2924":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2927":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2930":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2918.in","_U2919.out"],
          ["coeff_U2921.in","_U2922.out"],
          ["coeff_U2924.in","_U2925.out"],
          ["coeff_U2927.in","_U2928.out"],
          ["coeff_U2930.in","_U2931.out"],
          ["mul_d0__U2917.out","add_all__U2933.in0"],
          ["mul_d1__U2920.out","add_all__U2933.in1"],
          ["add_all__U2934.in0","add_all__U2933.out"],
          ["mul_d2__U2923.out","add_all__U2934.in1"],
          ["add_all__U2935.in0","add_all__U2934.out"],
          ["mul_d3__U2926.out","add_all__U2935.in1"],
          ["add_all__U2936.in0","add_all__U2935.out"],
          ["mul_d4__U2929.out","add_all__U2936.in1"],
          ["add_all__U2937.in0","add_all__U2936.out"],
          ["const_term_U2932.out","add_all__U2937.in1"],
          ["self.out","add_all__U2937.out"],
          ["mul_d0__U2917.in0","coeff_U2918.out"],
          ["mul_d1__U2920.in0","coeff_U2921.out"],
          ["mul_d2__U2923.in0","coeff_U2924.out"],
          ["mul_d3__U2926.in0","coeff_U2927.out"],
          ["mul_d4__U2929.in0","coeff_U2930.out"],
          ["self.d.0","mul_d0__U2917.in1"],
          ["self.d.1","mul_d1__U2920.in1"],
          ["self.d.2","mul_d2__U2923.in1"],
          ["self.d.3","mul_d3__U2926.in1"],
          ["self.d.4","mul_d4__U2929.in1"]
        ]
      },
      "aff__U2939":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2951":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2956":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2941":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2944":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2947":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2950":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2953":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2946":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2941.in","_U2942.out"],
          ["coeff_U2944.in","_U2945.out"],
          ["coeff_U2947.in","_U2948.out"],
          ["coeff_U2950.in","_U2951.out"],
          ["coeff_U2953.in","_U2954.out"],
          ["mul_d0__U2940.out","add_all__U2956.in0"],
          ["mul_d1__U2943.out","add_all__U2956.in1"],
          ["add_all__U2957.in0","add_all__U2956.out"],
          ["mul_d2__U2946.out","add_all__U2957.in1"],
          ["add_all__U2958.in0","add_all__U2957.out"],
          ["mul_d3__U2949.out","add_all__U2958.in1"],
          ["add_all__U2959.in0","add_all__U2958.out"],
          ["mul_d4__U2952.out","add_all__U2959.in1"],
          ["add_all__U2960.in0","add_all__U2959.out"],
          ["const_term_U2955.out","add_all__U2960.in1"],
          ["self.out","add_all__U2960.out"],
          ["mul_d0__U2940.in0","coeff_U2941.out"],
          ["mul_d1__U2943.in0","coeff_U2944.out"],
          ["mul_d2__U2946.in0","coeff_U2947.out"],
          ["mul_d3__U2949.in0","coeff_U2950.out"],
          ["mul_d4__U2952.in0","coeff_U2953.out"],
          ["self.d.0","mul_d0__U2940.in1"],
          ["self.d.1","mul_d1__U2943.in1"],
          ["self.d.2","mul_d2__U2946.in1"],
          ["self.d.3","mul_d3__U2949.in1"],
          ["self.d.4","mul_d4__U2952.in1"]
        ]
      },
      "aff__U2962":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2977":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U2979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2964":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2967":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2970":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2973":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2976":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2964.in","_U2965.out"],
          ["coeff_U2967.in","_U2968.out"],
          ["coeff_U2970.in","_U2971.out"],
          ["coeff_U2973.in","_U2974.out"],
          ["coeff_U2976.in","_U2977.out"],
          ["mul_d0__U2963.out","add_all__U2979.in0"],
          ["mul_d1__U2966.out","add_all__U2979.in1"],
          ["add_all__U2980.in0","add_all__U2979.out"],
          ["mul_d2__U2969.out","add_all__U2980.in1"],
          ["add_all__U2981.in0","add_all__U2980.out"],
          ["mul_d3__U2972.out","add_all__U2981.in1"],
          ["add_all__U2982.in0","add_all__U2981.out"],
          ["mul_d4__U2975.out","add_all__U2982.in1"],
          ["add_all__U2983.in0","add_all__U2982.out"],
          ["const_term_U2978.out","add_all__U2983.in1"],
          ["self.out","add_all__U2983.out"],
          ["mul_d0__U2963.in0","coeff_U2964.out"],
          ["mul_d1__U2966.in0","coeff_U2967.out"],
          ["mul_d2__U2969.in0","coeff_U2970.out"],
          ["mul_d3__U2972.in0","coeff_U2973.out"],
          ["mul_d4__U2975.in0","coeff_U2976.out"],
          ["self.d.0","mul_d0__U2963.in1"],
          ["self.d.1","mul_d1__U2966.in1"],
          ["self.d.2","mul_d2__U2969.in1"],
          ["self.d.3","mul_d3__U2972.in1"],
          ["self.d.4","mul_d4__U2975.in1"]
        ]
      },
      "aff__U2985":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U2994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U2987":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2990":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2993":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2996":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U2999":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3001":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U2987.in","_U2988.out"],
          ["coeff_U2990.in","_U2991.out"],
          ["coeff_U2993.in","_U2994.out"],
          ["coeff_U2996.in","_U2997.out"],
          ["coeff_U2999.in","_U3000.out"],
          ["mul_d0__U2986.out","add_all__U3002.in0"],
          ["mul_d1__U2989.out","add_all__U3002.in1"],
          ["add_all__U3003.in0","add_all__U3002.out"],
          ["mul_d2__U2992.out","add_all__U3003.in1"],
          ["add_all__U3004.in0","add_all__U3003.out"],
          ["mul_d3__U2995.out","add_all__U3004.in1"],
          ["add_all__U3005.in0","add_all__U3004.out"],
          ["mul_d4__U2998.out","add_all__U3005.in1"],
          ["add_all__U3006.in0","add_all__U3005.out"],
          ["const_term_U3001.out","add_all__U3006.in1"],
          ["self.out","add_all__U3006.out"],
          ["mul_d0__U2986.in0","coeff_U2987.out"],
          ["mul_d1__U2989.in0","coeff_U2990.out"],
          ["mul_d2__U2992.in0","coeff_U2993.out"],
          ["mul_d3__U2995.in0","coeff_U2996.out"],
          ["mul_d4__U2998.in0","coeff_U2999.out"],
          ["self.d.0","mul_d0__U2986.in1"],
          ["self.d.1","mul_d1__U2989.in1"],
          ["self.d.2","mul_d2__U2992.in1"],
          ["self.d.3","mul_d3__U2995.in1"],
          ["self.d.4","mul_d4__U2998.in1"]
        ]
      },
      "aff__U3008":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3011":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3017":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3020":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3028":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3029":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3010":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3013":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3016":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3019":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3022":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3018":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3010.in","_U3011.out"],
          ["coeff_U3013.in","_U3014.out"],
          ["coeff_U3016.in","_U3017.out"],
          ["coeff_U3019.in","_U3020.out"],
          ["coeff_U3022.in","_U3023.out"],
          ["mul_d0__U3009.out","add_all__U3025.in0"],
          ["mul_d1__U3012.out","add_all__U3025.in1"],
          ["add_all__U3026.in0","add_all__U3025.out"],
          ["mul_d2__U3015.out","add_all__U3026.in1"],
          ["add_all__U3027.in0","add_all__U3026.out"],
          ["mul_d3__U3018.out","add_all__U3027.in1"],
          ["add_all__U3028.in0","add_all__U3027.out"],
          ["mul_d4__U3021.out","add_all__U3028.in1"],
          ["add_all__U3029.in0","add_all__U3028.out"],
          ["const_term_U3024.out","add_all__U3029.in1"],
          ["self.out","add_all__U3029.out"],
          ["mul_d0__U3009.in0","coeff_U3010.out"],
          ["mul_d1__U3012.in0","coeff_U3013.out"],
          ["mul_d2__U3015.in0","coeff_U3016.out"],
          ["mul_d3__U3018.in0","coeff_U3019.out"],
          ["mul_d4__U3021.in0","coeff_U3022.out"],
          ["self.d.0","mul_d0__U3009.in1"],
          ["self.d.1","mul_d1__U3012.in1"],
          ["self.d.2","mul_d2__U3015.in1"],
          ["self.d.3","mul_d3__U3018.in1"],
          ["self.d.4","mul_d4__U3021.in1"]
        ]
      },
      "aff__U302":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U310":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U304.in","_U305.out"],
          ["coeff_U307.in","_U308.out"],
          ["coeff_U310.in","_U311.out"],
          ["mul_d0__U303.out","add_all__U313.in0"],
          ["mul_d1__U306.out","add_all__U313.in1"],
          ["add_all__U314.in0","add_all__U313.out"],
          ["mul_d2__U309.out","add_all__U314.in1"],
          ["add_all__U315.in0","add_all__U314.out"],
          ["const_term_U312.out","add_all__U315.in1"],
          ["self.out","add_all__U315.out"],
          ["mul_d0__U303.in0","coeff_U304.out"],
          ["mul_d1__U306.in0","coeff_U307.out"],
          ["mul_d2__U309.in0","coeff_U310.out"],
          ["self.d.0","mul_d0__U303.in1"],
          ["self.d.1","mul_d1__U306.in1"],
          ["self.d.2","mul_d2__U309.in1"]
        ]
      },
      "aff__U3031":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3037":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3048":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3049":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3050":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3051":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3033":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3036":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3039":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3042":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3045":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3033.in","_U3034.out"],
          ["coeff_U3036.in","_U3037.out"],
          ["coeff_U3039.in","_U3040.out"],
          ["coeff_U3042.in","_U3043.out"],
          ["coeff_U3045.in","_U3046.out"],
          ["mul_d0__U3032.out","add_all__U3048.in0"],
          ["mul_d1__U3035.out","add_all__U3048.in1"],
          ["add_all__U3049.in0","add_all__U3048.out"],
          ["mul_d2__U3038.out","add_all__U3049.in1"],
          ["add_all__U3050.in0","add_all__U3049.out"],
          ["mul_d3__U3041.out","add_all__U3050.in1"],
          ["add_all__U3051.in0","add_all__U3050.out"],
          ["mul_d4__U3044.out","add_all__U3051.in1"],
          ["add_all__U3052.in0","add_all__U3051.out"],
          ["const_term_U3047.out","add_all__U3052.in1"],
          ["self.out","add_all__U3052.out"],
          ["mul_d0__U3032.in0","coeff_U3033.out"],
          ["mul_d1__U3035.in0","coeff_U3036.out"],
          ["mul_d2__U3038.in0","coeff_U3039.out"],
          ["mul_d3__U3041.in0","coeff_U3042.out"],
          ["mul_d4__U3044.in0","coeff_U3045.out"],
          ["self.d.0","mul_d0__U3032.in1"],
          ["self.d.1","mul_d1__U3035.in1"],
          ["self.d.2","mul_d2__U3038.in1"],
          ["self.d.3","mul_d3__U3041.in1"],
          ["self.d.4","mul_d4__U3044.in1"]
        ]
      },
      "aff__U3054":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3075":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3056":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3059":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3062":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3065":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3068":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3061":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3056.in","_U3057.out"],
          ["coeff_U3059.in","_U3060.out"],
          ["coeff_U3062.in","_U3063.out"],
          ["coeff_U3065.in","_U3066.out"],
          ["coeff_U3068.in","_U3069.out"],
          ["mul_d0__U3055.out","add_all__U3071.in0"],
          ["mul_d1__U3058.out","add_all__U3071.in1"],
          ["add_all__U3072.in0","add_all__U3071.out"],
          ["mul_d2__U3061.out","add_all__U3072.in1"],
          ["add_all__U3073.in0","add_all__U3072.out"],
          ["mul_d3__U3064.out","add_all__U3073.in1"],
          ["add_all__U3074.in0","add_all__U3073.out"],
          ["mul_d4__U3067.out","add_all__U3074.in1"],
          ["add_all__U3075.in0","add_all__U3074.out"],
          ["const_term_U3070.out","add_all__U3075.in1"],
          ["self.out","add_all__U3075.out"],
          ["mul_d0__U3055.in0","coeff_U3056.out"],
          ["mul_d1__U3058.in0","coeff_U3059.out"],
          ["mul_d2__U3061.in0","coeff_U3062.out"],
          ["mul_d3__U3064.in0","coeff_U3065.out"],
          ["mul_d4__U3067.in0","coeff_U3068.out"],
          ["self.d.0","mul_d0__U3055.in1"],
          ["self.d.1","mul_d1__U3058.in1"],
          ["self.d.2","mul_d2__U3061.in1"],
          ["self.d.3","mul_d3__U3064.in1"],
          ["self.d.4","mul_d4__U3067.in1"]
        ]
      },
      "aff__U3077":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3098":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3079":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3082":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3085":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3088":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3091":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3079.in","_U3080.out"],
          ["coeff_U3082.in","_U3083.out"],
          ["coeff_U3085.in","_U3086.out"],
          ["coeff_U3088.in","_U3089.out"],
          ["coeff_U3091.in","_U3092.out"],
          ["mul_d0__U3078.out","add_all__U3094.in0"],
          ["mul_d1__U3081.out","add_all__U3094.in1"],
          ["add_all__U3095.in0","add_all__U3094.out"],
          ["mul_d2__U3084.out","add_all__U3095.in1"],
          ["add_all__U3096.in0","add_all__U3095.out"],
          ["mul_d3__U3087.out","add_all__U3096.in1"],
          ["add_all__U3097.in0","add_all__U3096.out"],
          ["mul_d4__U3090.out","add_all__U3097.in1"],
          ["add_all__U3098.in0","add_all__U3097.out"],
          ["const_term_U3093.out","add_all__U3098.in1"],
          ["self.out","add_all__U3098.out"],
          ["mul_d0__U3078.in0","coeff_U3079.out"],
          ["mul_d1__U3081.in0","coeff_U3082.out"],
          ["mul_d2__U3084.in0","coeff_U3085.out"],
          ["mul_d3__U3087.in0","coeff_U3088.out"],
          ["mul_d4__U3090.in0","coeff_U3091.out"],
          ["self.d.0","mul_d0__U3078.in1"],
          ["self.d.1","mul_d1__U3081.in1"],
          ["self.d.2","mul_d2__U3084.in1"],
          ["self.d.3","mul_d3__U3087.in1"],
          ["self.d.4","mul_d4__U3090.in1"]
        ]
      },
      "aff__U3100":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3102.in","_U3103.out"],
          ["coeff_U3105.in","_U3106.out"],
          ["coeff_U3108.in","_U3109.out"],
          ["coeff_U3111.in","_U3112.out"],
          ["coeff_U3114.in","_U3115.out"],
          ["mul_d0__U3101.out","add_all__U3117.in0"],
          ["mul_d1__U3104.out","add_all__U3117.in1"],
          ["add_all__U3118.in0","add_all__U3117.out"],
          ["mul_d2__U3107.out","add_all__U3118.in1"],
          ["add_all__U3119.in0","add_all__U3118.out"],
          ["mul_d3__U3110.out","add_all__U3119.in1"],
          ["add_all__U3120.in0","add_all__U3119.out"],
          ["mul_d4__U3113.out","add_all__U3120.in1"],
          ["add_all__U3121.in0","add_all__U3120.out"],
          ["const_term_U3116.out","add_all__U3121.in1"],
          ["self.out","add_all__U3121.out"],
          ["mul_d0__U3101.in0","coeff_U3102.out"],
          ["mul_d1__U3104.in0","coeff_U3105.out"],
          ["mul_d2__U3107.in0","coeff_U3108.out"],
          ["mul_d3__U3110.in0","coeff_U3111.out"],
          ["mul_d4__U3113.in0","coeff_U3114.out"],
          ["self.d.0","mul_d0__U3101.in1"],
          ["self.d.1","mul_d1__U3104.in1"],
          ["self.d.2","mul_d2__U3107.in1"],
          ["self.d.3","mul_d3__U3110.in1"],
          ["self.d.4","mul_d4__U3113.in1"]
        ]
      },
      "aff__U3123":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3125.in","_U3126.out"],
          ["coeff_U3128.in","_U3129.out"],
          ["coeff_U3131.in","_U3132.out"],
          ["coeff_U3134.in","_U3135.out"],
          ["coeff_U3137.in","_U3138.out"],
          ["mul_d0__U3124.out","add_all__U3140.in0"],
          ["mul_d1__U3127.out","add_all__U3140.in1"],
          ["add_all__U3141.in0","add_all__U3140.out"],
          ["mul_d2__U3130.out","add_all__U3141.in1"],
          ["add_all__U3142.in0","add_all__U3141.out"],
          ["mul_d3__U3133.out","add_all__U3142.in1"],
          ["add_all__U3143.in0","add_all__U3142.out"],
          ["mul_d4__U3136.out","add_all__U3143.in1"],
          ["add_all__U3144.in0","add_all__U3143.out"],
          ["const_term_U3139.out","add_all__U3144.in1"],
          ["self.out","add_all__U3144.out"],
          ["mul_d0__U3124.in0","coeff_U3125.out"],
          ["mul_d1__U3127.in0","coeff_U3128.out"],
          ["mul_d2__U3130.in0","coeff_U3131.out"],
          ["mul_d3__U3133.in0","coeff_U3134.out"],
          ["mul_d4__U3136.in0","coeff_U3137.out"],
          ["self.d.0","mul_d0__U3124.in1"],
          ["self.d.1","mul_d1__U3127.in1"],
          ["self.d.2","mul_d2__U3130.in1"],
          ["self.d.3","mul_d3__U3133.in1"],
          ["self.d.4","mul_d4__U3136.in1"]
        ]
      },
      "aff__U3146":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3148.in","_U3149.out"],
          ["coeff_U3151.in","_U3152.out"],
          ["coeff_U3154.in","_U3155.out"],
          ["coeff_U3157.in","_U3158.out"],
          ["coeff_U3160.in","_U3161.out"],
          ["mul_d0__U3147.out","add_all__U3163.in0"],
          ["mul_d1__U3150.out","add_all__U3163.in1"],
          ["add_all__U3164.in0","add_all__U3163.out"],
          ["mul_d2__U3153.out","add_all__U3164.in1"],
          ["add_all__U3165.in0","add_all__U3164.out"],
          ["mul_d3__U3156.out","add_all__U3165.in1"],
          ["add_all__U3166.in0","add_all__U3165.out"],
          ["mul_d4__U3159.out","add_all__U3166.in1"],
          ["add_all__U3167.in0","add_all__U3166.out"],
          ["const_term_U3162.out","add_all__U3167.in1"],
          ["self.out","add_all__U3167.out"],
          ["mul_d0__U3147.in0","coeff_U3148.out"],
          ["mul_d1__U3150.in0","coeff_U3151.out"],
          ["mul_d2__U3153.in0","coeff_U3154.out"],
          ["mul_d3__U3156.in0","coeff_U3157.out"],
          ["mul_d4__U3159.in0","coeff_U3160.out"],
          ["self.d.0","mul_d0__U3147.in1"],
          ["self.d.1","mul_d1__U3150.in1"],
          ["self.d.2","mul_d2__U3153.in1"],
          ["self.d.3","mul_d3__U3156.in1"],
          ["self.d.4","mul_d4__U3159.in1"]
        ]
      },
      "aff__U3169":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3171.in","_U3172.out"],
          ["coeff_U3174.in","_U3175.out"],
          ["coeff_U3177.in","_U3178.out"],
          ["coeff_U3180.in","_U3181.out"],
          ["coeff_U3183.in","_U3184.out"],
          ["mul_d0__U3170.out","add_all__U3186.in0"],
          ["mul_d1__U3173.out","add_all__U3186.in1"],
          ["add_all__U3187.in0","add_all__U3186.out"],
          ["mul_d2__U3176.out","add_all__U3187.in1"],
          ["add_all__U3188.in0","add_all__U3187.out"],
          ["mul_d3__U3179.out","add_all__U3188.in1"],
          ["add_all__U3189.in0","add_all__U3188.out"],
          ["mul_d4__U3182.out","add_all__U3189.in1"],
          ["add_all__U3190.in0","add_all__U3189.out"],
          ["const_term_U3185.out","add_all__U3190.in1"],
          ["self.out","add_all__U3190.out"],
          ["mul_d0__U3170.in0","coeff_U3171.out"],
          ["mul_d1__U3173.in0","coeff_U3174.out"],
          ["mul_d2__U3176.in0","coeff_U3177.out"],
          ["mul_d3__U3179.in0","coeff_U3180.out"],
          ["mul_d4__U3182.in0","coeff_U3183.out"],
          ["self.d.0","mul_d0__U3170.in1"],
          ["self.d.1","mul_d1__U3173.in1"],
          ["self.d.2","mul_d2__U3176.in1"],
          ["self.d.3","mul_d3__U3179.in1"],
          ["self.d.4","mul_d4__U3182.in1"]
        ]
      },
      "aff__U3192":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3194.in","_U3195.out"],
          ["coeff_U3197.in","_U3198.out"],
          ["coeff_U3200.in","_U3201.out"],
          ["coeff_U3203.in","_U3204.out"],
          ["coeff_U3206.in","_U3207.out"],
          ["mul_d0__U3193.out","add_all__U3209.in0"],
          ["mul_d1__U3196.out","add_all__U3209.in1"],
          ["add_all__U3210.in0","add_all__U3209.out"],
          ["mul_d2__U3199.out","add_all__U3210.in1"],
          ["add_all__U3211.in0","add_all__U3210.out"],
          ["mul_d3__U3202.out","add_all__U3211.in1"],
          ["add_all__U3212.in0","add_all__U3211.out"],
          ["mul_d4__U3205.out","add_all__U3212.in1"],
          ["add_all__U3213.in0","add_all__U3212.out"],
          ["const_term_U3208.out","add_all__U3213.in1"],
          ["self.out","add_all__U3213.out"],
          ["mul_d0__U3193.in0","coeff_U3194.out"],
          ["mul_d1__U3196.in0","coeff_U3197.out"],
          ["mul_d2__U3199.in0","coeff_U3200.out"],
          ["mul_d3__U3202.in0","coeff_U3203.out"],
          ["mul_d4__U3205.in0","coeff_U3206.out"],
          ["self.d.0","mul_d0__U3193.in1"],
          ["self.d.1","mul_d1__U3196.in1"],
          ["self.d.2","mul_d2__U3199.in1"],
          ["self.d.3","mul_d3__U3202.in1"],
          ["self.d.4","mul_d4__U3205.in1"]
        ]
      },
      "aff__U3215":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3217.in","_U3218.out"],
          ["coeff_U3220.in","_U3221.out"],
          ["coeff_U3223.in","_U3224.out"],
          ["coeff_U3226.in","_U3227.out"],
          ["coeff_U3229.in","_U3230.out"],
          ["mul_d0__U3216.out","add_all__U3232.in0"],
          ["mul_d1__U3219.out","add_all__U3232.in1"],
          ["add_all__U3233.in0","add_all__U3232.out"],
          ["mul_d2__U3222.out","add_all__U3233.in1"],
          ["add_all__U3234.in0","add_all__U3233.out"],
          ["mul_d3__U3225.out","add_all__U3234.in1"],
          ["add_all__U3235.in0","add_all__U3234.out"],
          ["mul_d4__U3228.out","add_all__U3235.in1"],
          ["add_all__U3236.in0","add_all__U3235.out"],
          ["const_term_U3231.out","add_all__U3236.in1"],
          ["self.out","add_all__U3236.out"],
          ["mul_d0__U3216.in0","coeff_U3217.out"],
          ["mul_d1__U3219.in0","coeff_U3220.out"],
          ["mul_d2__U3222.in0","coeff_U3223.out"],
          ["mul_d3__U3225.in0","coeff_U3226.out"],
          ["mul_d4__U3228.in0","coeff_U3229.out"],
          ["self.d.0","mul_d0__U3216.in1"],
          ["self.d.1","mul_d1__U3219.in1"],
          ["self.d.2","mul_d2__U3222.in1"],
          ["self.d.3","mul_d3__U3225.in1"],
          ["self.d.4","mul_d4__U3228.in1"]
        ]
      },
      "aff__U3238":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3240.in","_U3241.out"],
          ["coeff_U3243.in","_U3244.out"],
          ["coeff_U3246.in","_U3247.out"],
          ["coeff_U3249.in","_U3250.out"],
          ["coeff_U3252.in","_U3253.out"],
          ["mul_d0__U3239.out","add_all__U3255.in0"],
          ["mul_d1__U3242.out","add_all__U3255.in1"],
          ["add_all__U3256.in0","add_all__U3255.out"],
          ["mul_d2__U3245.out","add_all__U3256.in1"],
          ["add_all__U3257.in0","add_all__U3256.out"],
          ["mul_d3__U3248.out","add_all__U3257.in1"],
          ["add_all__U3258.in0","add_all__U3257.out"],
          ["mul_d4__U3251.out","add_all__U3258.in1"],
          ["add_all__U3259.in0","add_all__U3258.out"],
          ["const_term_U3254.out","add_all__U3259.in1"],
          ["self.out","add_all__U3259.out"],
          ["mul_d0__U3239.in0","coeff_U3240.out"],
          ["mul_d1__U3242.in0","coeff_U3243.out"],
          ["mul_d2__U3245.in0","coeff_U3246.out"],
          ["mul_d3__U3248.in0","coeff_U3249.out"],
          ["mul_d4__U3251.in0","coeff_U3252.out"],
          ["self.d.0","mul_d0__U3239.in1"],
          ["self.d.1","mul_d1__U3242.in1"],
          ["self.d.2","mul_d2__U3245.in1"],
          ["self.d.3","mul_d3__U3248.in1"],
          ["self.d.4","mul_d4__U3251.in1"]
        ]
      },
      "aff__U3261":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3263":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3263.in","_U3264.out"],
          ["coeff_U3266.in","_U3267.out"],
          ["coeff_U3269.in","_U3270.out"],
          ["coeff_U3272.in","_U3273.out"],
          ["coeff_U3275.in","_U3276.out"],
          ["mul_d0__U3262.out","add_all__U3278.in0"],
          ["mul_d1__U3265.out","add_all__U3278.in1"],
          ["add_all__U3279.in0","add_all__U3278.out"],
          ["mul_d2__U3268.out","add_all__U3279.in1"],
          ["add_all__U3280.in0","add_all__U3279.out"],
          ["mul_d3__U3271.out","add_all__U3280.in1"],
          ["add_all__U3281.in0","add_all__U3280.out"],
          ["mul_d4__U3274.out","add_all__U3281.in1"],
          ["add_all__U3282.in0","add_all__U3281.out"],
          ["const_term_U3277.out","add_all__U3282.in1"],
          ["self.out","add_all__U3282.out"],
          ["mul_d0__U3262.in0","coeff_U3263.out"],
          ["mul_d1__U3265.in0","coeff_U3266.out"],
          ["mul_d2__U3268.in0","coeff_U3269.out"],
          ["mul_d3__U3271.in0","coeff_U3272.out"],
          ["mul_d4__U3274.in0","coeff_U3275.out"],
          ["self.d.0","mul_d0__U3262.in1"],
          ["self.d.1","mul_d1__U3265.in1"],
          ["self.d.2","mul_d2__U3268.in1"],
          ["self.d.3","mul_d3__U3271.in1"],
          ["self.d.4","mul_d4__U3274.in1"]
        ]
      },
      "aff__U328":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U336":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U330.in","_U331.out"],
          ["coeff_U333.in","_U334.out"],
          ["coeff_U336.in","_U337.out"],
          ["mul_d0__U329.out","add_all__U339.in0"],
          ["mul_d1__U332.out","add_all__U339.in1"],
          ["add_all__U340.in0","add_all__U339.out"],
          ["mul_d2__U335.out","add_all__U340.in1"],
          ["add_all__U341.in0","add_all__U340.out"],
          ["const_term_U338.out","add_all__U341.in1"],
          ["self.out","add_all__U341.out"],
          ["mul_d0__U329.in0","coeff_U330.out"],
          ["mul_d1__U332.in0","coeff_U333.out"],
          ["mul_d2__U335.in0","coeff_U336.out"],
          ["self.d.0","mul_d0__U329.in1"],
          ["self.d.1","mul_d1__U332.in1"],
          ["self.d.2","mul_d2__U335.in1"]
        ]
      },
      "aff__U3284":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3286.in","_U3287.out"],
          ["coeff_U3289.in","_U3290.out"],
          ["coeff_U3292.in","_U3293.out"],
          ["coeff_U3295.in","_U3296.out"],
          ["coeff_U3298.in","_U3299.out"],
          ["mul_d0__U3285.out","add_all__U3301.in0"],
          ["mul_d1__U3288.out","add_all__U3301.in1"],
          ["add_all__U3302.in0","add_all__U3301.out"],
          ["mul_d2__U3291.out","add_all__U3302.in1"],
          ["add_all__U3303.in0","add_all__U3302.out"],
          ["mul_d3__U3294.out","add_all__U3303.in1"],
          ["add_all__U3304.in0","add_all__U3303.out"],
          ["mul_d4__U3297.out","add_all__U3304.in1"],
          ["add_all__U3305.in0","add_all__U3304.out"],
          ["const_term_U3300.out","add_all__U3305.in1"],
          ["self.out","add_all__U3305.out"],
          ["mul_d0__U3285.in0","coeff_U3286.out"],
          ["mul_d1__U3288.in0","coeff_U3289.out"],
          ["mul_d2__U3291.in0","coeff_U3292.out"],
          ["mul_d3__U3294.in0","coeff_U3295.out"],
          ["mul_d4__U3297.in0","coeff_U3298.out"],
          ["self.d.0","mul_d0__U3285.in1"],
          ["self.d.1","mul_d1__U3288.in1"],
          ["self.d.2","mul_d2__U3291.in1"],
          ["self.d.3","mul_d3__U3294.in1"],
          ["self.d.4","mul_d4__U3297.in1"]
        ]
      },
      "aff__U3307":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3309":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3309.in","_U3310.out"],
          ["coeff_U3312.in","_U3313.out"],
          ["coeff_U3315.in","_U3316.out"],
          ["coeff_U3318.in","_U3319.out"],
          ["coeff_U3321.in","_U3322.out"],
          ["mul_d0__U3308.out","add_all__U3324.in0"],
          ["mul_d1__U3311.out","add_all__U3324.in1"],
          ["add_all__U3325.in0","add_all__U3324.out"],
          ["mul_d2__U3314.out","add_all__U3325.in1"],
          ["add_all__U3326.in0","add_all__U3325.out"],
          ["mul_d3__U3317.out","add_all__U3326.in1"],
          ["add_all__U3327.in0","add_all__U3326.out"],
          ["mul_d4__U3320.out","add_all__U3327.in1"],
          ["add_all__U3328.in0","add_all__U3327.out"],
          ["const_term_U3323.out","add_all__U3328.in1"],
          ["self.out","add_all__U3328.out"],
          ["mul_d0__U3308.in0","coeff_U3309.out"],
          ["mul_d1__U3311.in0","coeff_U3312.out"],
          ["mul_d2__U3314.in0","coeff_U3315.out"],
          ["mul_d3__U3317.in0","coeff_U3318.out"],
          ["mul_d4__U3320.in0","coeff_U3321.out"],
          ["self.d.0","mul_d0__U3308.in1"],
          ["self.d.1","mul_d1__U3311.in1"],
          ["self.d.2","mul_d2__U3314.in1"],
          ["self.d.3","mul_d3__U3317.in1"],
          ["self.d.4","mul_d4__U3320.in1"]
        ]
      },
      "aff__U3330":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3335":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3338":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3341":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3332.in","_U3333.out"],
          ["coeff_U3335.in","_U3336.out"],
          ["coeff_U3338.in","_U3339.out"],
          ["coeff_U3341.in","_U3342.out"],
          ["coeff_U3344.in","_U3345.out"],
          ["mul_d0__U3331.out","add_all__U3347.in0"],
          ["mul_d1__U3334.out","add_all__U3347.in1"],
          ["add_all__U3348.in0","add_all__U3347.out"],
          ["mul_d2__U3337.out","add_all__U3348.in1"],
          ["add_all__U3349.in0","add_all__U3348.out"],
          ["mul_d3__U3340.out","add_all__U3349.in1"],
          ["add_all__U3350.in0","add_all__U3349.out"],
          ["mul_d4__U3343.out","add_all__U3350.in1"],
          ["add_all__U3351.in0","add_all__U3350.out"],
          ["const_term_U3346.out","add_all__U3351.in1"],
          ["self.out","add_all__U3351.out"],
          ["mul_d0__U3331.in0","coeff_U3332.out"],
          ["mul_d1__U3334.in0","coeff_U3335.out"],
          ["mul_d2__U3337.in0","coeff_U3338.out"],
          ["mul_d3__U3340.in0","coeff_U3341.out"],
          ["mul_d4__U3343.in0","coeff_U3344.out"],
          ["self.d.0","mul_d0__U3331.in1"],
          ["self.d.1","mul_d1__U3334.in1"],
          ["self.d.2","mul_d2__U3337.in1"],
          ["self.d.3","mul_d3__U3340.in1"],
          ["self.d.4","mul_d4__U3343.in1"]
        ]
      },
      "aff__U3353":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3370":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3371":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3361":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3364":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3355.in","_U3356.out"],
          ["coeff_U3358.in","_U3359.out"],
          ["coeff_U3361.in","_U3362.out"],
          ["coeff_U3364.in","_U3365.out"],
          ["coeff_U3367.in","_U3368.out"],
          ["mul_d0__U3354.out","add_all__U3370.in0"],
          ["mul_d1__U3357.out","add_all__U3370.in1"],
          ["add_all__U3371.in0","add_all__U3370.out"],
          ["mul_d2__U3360.out","add_all__U3371.in1"],
          ["add_all__U3372.in0","add_all__U3371.out"],
          ["mul_d3__U3363.out","add_all__U3372.in1"],
          ["add_all__U3373.in0","add_all__U3372.out"],
          ["mul_d4__U3366.out","add_all__U3373.in1"],
          ["add_all__U3374.in0","add_all__U3373.out"],
          ["const_term_U3369.out","add_all__U3374.in1"],
          ["self.out","add_all__U3374.out"],
          ["mul_d0__U3354.in0","coeff_U3355.out"],
          ["mul_d1__U3357.in0","coeff_U3358.out"],
          ["mul_d2__U3360.in0","coeff_U3361.out"],
          ["mul_d3__U3363.in0","coeff_U3364.out"],
          ["mul_d4__U3366.in0","coeff_U3367.out"],
          ["self.d.0","mul_d0__U3354.in1"],
          ["self.d.1","mul_d1__U3357.in1"],
          ["self.d.2","mul_d2__U3360.in1"],
          ["self.d.3","mul_d3__U3363.in1"],
          ["self.d.4","mul_d4__U3366.in1"]
        ]
      },
      "aff__U3376":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3378.in","_U3379.out"],
          ["coeff_U3381.in","_U3382.out"],
          ["coeff_U3384.in","_U3385.out"],
          ["coeff_U3387.in","_U3388.out"],
          ["coeff_U3390.in","_U3391.out"],
          ["mul_d0__U3377.out","add_all__U3393.in0"],
          ["mul_d1__U3380.out","add_all__U3393.in1"],
          ["add_all__U3394.in0","add_all__U3393.out"],
          ["mul_d2__U3383.out","add_all__U3394.in1"],
          ["add_all__U3395.in0","add_all__U3394.out"],
          ["mul_d3__U3386.out","add_all__U3395.in1"],
          ["add_all__U3396.in0","add_all__U3395.out"],
          ["mul_d4__U3389.out","add_all__U3396.in1"],
          ["add_all__U3397.in0","add_all__U3396.out"],
          ["const_term_U3392.out","add_all__U3397.in1"],
          ["self.out","add_all__U3397.out"],
          ["mul_d0__U3377.in0","coeff_U3378.out"],
          ["mul_d1__U3380.in0","coeff_U3381.out"],
          ["mul_d2__U3383.in0","coeff_U3384.out"],
          ["mul_d3__U3386.in0","coeff_U3387.out"],
          ["mul_d4__U3389.in0","coeff_U3390.out"],
          ["self.d.0","mul_d0__U3377.in1"],
          ["self.d.1","mul_d1__U3380.in1"],
          ["self.d.2","mul_d2__U3383.in1"],
          ["self.d.3","mul_d3__U3386.in1"],
          ["self.d.4","mul_d4__U3389.in1"]
        ]
      },
      "aff__U3399":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3401":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3404":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3407":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3401.in","_U3402.out"],
          ["coeff_U3404.in","_U3405.out"],
          ["coeff_U3407.in","_U3408.out"],
          ["coeff_U3410.in","_U3411.out"],
          ["coeff_U3413.in","_U3414.out"],
          ["mul_d0__U3400.out","add_all__U3416.in0"],
          ["mul_d1__U3403.out","add_all__U3416.in1"],
          ["add_all__U3417.in0","add_all__U3416.out"],
          ["mul_d2__U3406.out","add_all__U3417.in1"],
          ["add_all__U3418.in0","add_all__U3417.out"],
          ["mul_d3__U3409.out","add_all__U3418.in1"],
          ["add_all__U3419.in0","add_all__U3418.out"],
          ["mul_d4__U3412.out","add_all__U3419.in1"],
          ["add_all__U3420.in0","add_all__U3419.out"],
          ["const_term_U3415.out","add_all__U3420.in1"],
          ["self.out","add_all__U3420.out"],
          ["mul_d0__U3400.in0","coeff_U3401.out"],
          ["mul_d1__U3403.in0","coeff_U3404.out"],
          ["mul_d2__U3406.in0","coeff_U3407.out"],
          ["mul_d3__U3409.in0","coeff_U3410.out"],
          ["mul_d4__U3412.in0","coeff_U3413.out"],
          ["self.d.0","mul_d0__U3400.in1"],
          ["self.d.1","mul_d1__U3403.in1"],
          ["self.d.2","mul_d2__U3406.in1"],
          ["self.d.3","mul_d3__U3409.in1"],
          ["self.d.4","mul_d4__U3412.in1"]
        ]
      },
      "aff__U3422":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3439":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3424":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3424.in","_U3425.out"],
          ["coeff_U3427.in","_U3428.out"],
          ["coeff_U3430.in","_U3431.out"],
          ["coeff_U3433.in","_U3434.out"],
          ["coeff_U3436.in","_U3437.out"],
          ["mul_d0__U3423.out","add_all__U3439.in0"],
          ["mul_d1__U3426.out","add_all__U3439.in1"],
          ["add_all__U3440.in0","add_all__U3439.out"],
          ["mul_d2__U3429.out","add_all__U3440.in1"],
          ["add_all__U3441.in0","add_all__U3440.out"],
          ["mul_d3__U3432.out","add_all__U3441.in1"],
          ["add_all__U3442.in0","add_all__U3441.out"],
          ["mul_d4__U3435.out","add_all__U3442.in1"],
          ["add_all__U3443.in0","add_all__U3442.out"],
          ["const_term_U3438.out","add_all__U3443.in1"],
          ["self.out","add_all__U3443.out"],
          ["mul_d0__U3423.in0","coeff_U3424.out"],
          ["mul_d1__U3426.in0","coeff_U3427.out"],
          ["mul_d2__U3429.in0","coeff_U3430.out"],
          ["mul_d3__U3432.in0","coeff_U3433.out"],
          ["mul_d4__U3435.in0","coeff_U3436.out"],
          ["self.d.0","mul_d0__U3423.in1"],
          ["self.d.1","mul_d1__U3426.in1"],
          ["self.d.2","mul_d2__U3429.in1"],
          ["self.d.3","mul_d3__U3432.in1"],
          ["self.d.4","mul_d4__U3435.in1"]
        ]
      },
      "aff__U3445":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3450":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3459":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3447.in","_U3448.out"],
          ["coeff_U3450.in","_U3451.out"],
          ["coeff_U3453.in","_U3454.out"],
          ["coeff_U3456.in","_U3457.out"],
          ["coeff_U3459.in","_U3460.out"],
          ["mul_d0__U3446.out","add_all__U3462.in0"],
          ["mul_d1__U3449.out","add_all__U3462.in1"],
          ["add_all__U3463.in0","add_all__U3462.out"],
          ["mul_d2__U3452.out","add_all__U3463.in1"],
          ["add_all__U3464.in0","add_all__U3463.out"],
          ["mul_d3__U3455.out","add_all__U3464.in1"],
          ["add_all__U3465.in0","add_all__U3464.out"],
          ["mul_d4__U3458.out","add_all__U3465.in1"],
          ["add_all__U3466.in0","add_all__U3465.out"],
          ["const_term_U3461.out","add_all__U3466.in1"],
          ["self.out","add_all__U3466.out"],
          ["mul_d0__U3446.in0","coeff_U3447.out"],
          ["mul_d1__U3449.in0","coeff_U3450.out"],
          ["mul_d2__U3452.in0","coeff_U3453.out"],
          ["mul_d3__U3455.in0","coeff_U3456.out"],
          ["mul_d4__U3458.in0","coeff_U3459.out"],
          ["self.d.0","mul_d0__U3446.in1"],
          ["self.d.1","mul_d1__U3449.in1"],
          ["self.d.2","mul_d2__U3452.in1"],
          ["self.d.3","mul_d3__U3455.in1"],
          ["self.d.4","mul_d4__U3458.in1"]
        ]
      },
      "aff__U3468":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3470.in","_U3471.out"],
          ["coeff_U3473.in","_U3474.out"],
          ["coeff_U3476.in","_U3477.out"],
          ["coeff_U3479.in","_U3480.out"],
          ["coeff_U3482.in","_U3483.out"],
          ["mul_d0__U3469.out","add_all__U3485.in0"],
          ["mul_d1__U3472.out","add_all__U3485.in1"],
          ["add_all__U3486.in0","add_all__U3485.out"],
          ["mul_d2__U3475.out","add_all__U3486.in1"],
          ["add_all__U3487.in0","add_all__U3486.out"],
          ["mul_d3__U3478.out","add_all__U3487.in1"],
          ["add_all__U3488.in0","add_all__U3487.out"],
          ["mul_d4__U3481.out","add_all__U3488.in1"],
          ["add_all__U3489.in0","add_all__U3488.out"],
          ["const_term_U3484.out","add_all__U3489.in1"],
          ["self.out","add_all__U3489.out"],
          ["mul_d0__U3469.in0","coeff_U3470.out"],
          ["mul_d1__U3472.in0","coeff_U3473.out"],
          ["mul_d2__U3475.in0","coeff_U3476.out"],
          ["mul_d3__U3478.in0","coeff_U3479.out"],
          ["mul_d4__U3481.in0","coeff_U3482.out"],
          ["self.d.0","mul_d0__U3469.in1"],
          ["self.d.1","mul_d1__U3472.in1"],
          ["self.d.2","mul_d2__U3475.in1"],
          ["self.d.3","mul_d3__U3478.in1"],
          ["self.d.4","mul_d4__U3481.in1"]
        ]
      },
      "aff__U3491":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3493.in","_U3494.out"],
          ["coeff_U3496.in","_U3497.out"],
          ["coeff_U3499.in","_U3500.out"],
          ["coeff_U3502.in","_U3503.out"],
          ["coeff_U3505.in","_U3506.out"],
          ["mul_d0__U3492.out","add_all__U3508.in0"],
          ["mul_d1__U3495.out","add_all__U3508.in1"],
          ["add_all__U3509.in0","add_all__U3508.out"],
          ["mul_d2__U3498.out","add_all__U3509.in1"],
          ["add_all__U3510.in0","add_all__U3509.out"],
          ["mul_d3__U3501.out","add_all__U3510.in1"],
          ["add_all__U3511.in0","add_all__U3510.out"],
          ["mul_d4__U3504.out","add_all__U3511.in1"],
          ["add_all__U3512.in0","add_all__U3511.out"],
          ["const_term_U3507.out","add_all__U3512.in1"],
          ["self.out","add_all__U3512.out"],
          ["mul_d0__U3492.in0","coeff_U3493.out"],
          ["mul_d1__U3495.in0","coeff_U3496.out"],
          ["mul_d2__U3498.in0","coeff_U3499.out"],
          ["mul_d3__U3501.in0","coeff_U3502.out"],
          ["mul_d4__U3504.in0","coeff_U3505.out"],
          ["self.d.0","mul_d0__U3492.in1"],
          ["self.d.1","mul_d1__U3495.in1"],
          ["self.d.2","mul_d2__U3498.in1"],
          ["self.d.3","mul_d3__U3501.in1"],
          ["self.d.4","mul_d4__U3504.in1"]
        ]
      },
      "aff__U3514":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3528":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3521":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3516.in","_U3517.out"],
          ["coeff_U3519.in","_U3520.out"],
          ["coeff_U3522.in","_U3523.out"],
          ["coeff_U3525.in","_U3526.out"],
          ["coeff_U3528.in","_U3529.out"],
          ["mul_d0__U3515.out","add_all__U3531.in0"],
          ["mul_d1__U3518.out","add_all__U3531.in1"],
          ["add_all__U3532.in0","add_all__U3531.out"],
          ["mul_d2__U3521.out","add_all__U3532.in1"],
          ["add_all__U3533.in0","add_all__U3532.out"],
          ["mul_d3__U3524.out","add_all__U3533.in1"],
          ["add_all__U3534.in0","add_all__U3533.out"],
          ["mul_d4__U3527.out","add_all__U3534.in1"],
          ["add_all__U3535.in0","add_all__U3534.out"],
          ["const_term_U3530.out","add_all__U3535.in1"],
          ["self.out","add_all__U3535.out"],
          ["mul_d0__U3515.in0","coeff_U3516.out"],
          ["mul_d1__U3518.in0","coeff_U3519.out"],
          ["mul_d2__U3521.in0","coeff_U3522.out"],
          ["mul_d3__U3524.in0","coeff_U3525.out"],
          ["mul_d4__U3527.in0","coeff_U3528.out"],
          ["self.d.0","mul_d0__U3515.in1"],
          ["self.d.1","mul_d1__U3518.in1"],
          ["self.d.2","mul_d2__U3521.in1"],
          ["self.d.3","mul_d3__U3524.in1"],
          ["self.d.4","mul_d4__U3527.in1"]
        ]
      },
      "aff__U3537":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3555":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3556":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3539":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3542":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3551":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3538":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3541":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3544":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3539.in","_U3540.out"],
          ["coeff_U3542.in","_U3543.out"],
          ["coeff_U3545.in","_U3546.out"],
          ["coeff_U3548.in","_U3549.out"],
          ["coeff_U3551.in","_U3552.out"],
          ["mul_d0__U3538.out","add_all__U3554.in0"],
          ["mul_d1__U3541.out","add_all__U3554.in1"],
          ["add_all__U3555.in0","add_all__U3554.out"],
          ["mul_d2__U3544.out","add_all__U3555.in1"],
          ["add_all__U3556.in0","add_all__U3555.out"],
          ["mul_d3__U3547.out","add_all__U3556.in1"],
          ["add_all__U3557.in0","add_all__U3556.out"],
          ["mul_d4__U3550.out","add_all__U3557.in1"],
          ["add_all__U3558.in0","add_all__U3557.out"],
          ["const_term_U3553.out","add_all__U3558.in1"],
          ["self.out","add_all__U3558.out"],
          ["mul_d0__U3538.in0","coeff_U3539.out"],
          ["mul_d1__U3541.in0","coeff_U3542.out"],
          ["mul_d2__U3544.in0","coeff_U3545.out"],
          ["mul_d3__U3547.in0","coeff_U3548.out"],
          ["mul_d4__U3550.in0","coeff_U3551.out"],
          ["self.d.0","mul_d0__U3538.in1"],
          ["self.d.1","mul_d1__U3541.in1"],
          ["self.d.2","mul_d2__U3544.in1"],
          ["self.d.3","mul_d3__U3547.in1"],
          ["self.d.4","mul_d4__U3550.in1"]
        ]
      },
      "aff__U354":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U356.in","_U357.out"],
          ["coeff_U359.in","_U360.out"],
          ["coeff_U362.in","_U363.out"],
          ["mul_d0__U355.out","add_all__U365.in0"],
          ["mul_d1__U358.out","add_all__U365.in1"],
          ["add_all__U366.in0","add_all__U365.out"],
          ["mul_d2__U361.out","add_all__U366.in1"],
          ["add_all__U367.in0","add_all__U366.out"],
          ["const_term_U364.out","add_all__U367.in1"],
          ["self.out","add_all__U367.out"],
          ["mul_d0__U355.in0","coeff_U356.out"],
          ["mul_d1__U358.in0","coeff_U359.out"],
          ["mul_d2__U361.in0","coeff_U362.out"],
          ["self.d.0","mul_d0__U355.in1"],
          ["self.d.1","mul_d1__U358.in1"],
          ["self.d.2","mul_d2__U361.in1"]
        ]
      },
      "aff__U3560":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3581":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3565":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3571":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3562.in","_U3563.out"],
          ["coeff_U3565.in","_U3566.out"],
          ["coeff_U3568.in","_U3569.out"],
          ["coeff_U3571.in","_U3572.out"],
          ["coeff_U3574.in","_U3575.out"],
          ["mul_d0__U3561.out","add_all__U3577.in0"],
          ["mul_d1__U3564.out","add_all__U3577.in1"],
          ["add_all__U3578.in0","add_all__U3577.out"],
          ["mul_d2__U3567.out","add_all__U3578.in1"],
          ["add_all__U3579.in0","add_all__U3578.out"],
          ["mul_d3__U3570.out","add_all__U3579.in1"],
          ["add_all__U3580.in0","add_all__U3579.out"],
          ["mul_d4__U3573.out","add_all__U3580.in1"],
          ["add_all__U3581.in0","add_all__U3580.out"],
          ["const_term_U3576.out","add_all__U3581.in1"],
          ["self.out","add_all__U3581.out"],
          ["mul_d0__U3561.in0","coeff_U3562.out"],
          ["mul_d1__U3564.in0","coeff_U3565.out"],
          ["mul_d2__U3567.in0","coeff_U3568.out"],
          ["mul_d3__U3570.in0","coeff_U3571.out"],
          ["mul_d4__U3573.in0","coeff_U3574.out"],
          ["self.d.0","mul_d0__U3561.in1"],
          ["self.d.1","mul_d1__U3564.in1"],
          ["self.d.2","mul_d2__U3567.in1"],
          ["self.d.3","mul_d3__U3570.in1"],
          ["self.d.4","mul_d4__U3573.in1"]
        ]
      },
      "aff__U3583":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3586":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3600":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3588":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3594":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3587":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3590":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3596":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3585.in","_U3586.out"],
          ["coeff_U3588.in","_U3589.out"],
          ["coeff_U3591.in","_U3592.out"],
          ["coeff_U3594.in","_U3595.out"],
          ["coeff_U3597.in","_U3598.out"],
          ["mul_d0__U3584.out","add_all__U3600.in0"],
          ["mul_d1__U3587.out","add_all__U3600.in1"],
          ["add_all__U3601.in0","add_all__U3600.out"],
          ["mul_d2__U3590.out","add_all__U3601.in1"],
          ["add_all__U3602.in0","add_all__U3601.out"],
          ["mul_d3__U3593.out","add_all__U3602.in1"],
          ["add_all__U3603.in0","add_all__U3602.out"],
          ["mul_d4__U3596.out","add_all__U3603.in1"],
          ["add_all__U3604.in0","add_all__U3603.out"],
          ["const_term_U3599.out","add_all__U3604.in1"],
          ["self.out","add_all__U3604.out"],
          ["mul_d0__U3584.in0","coeff_U3585.out"],
          ["mul_d1__U3587.in0","coeff_U3588.out"],
          ["mul_d2__U3590.in0","coeff_U3591.out"],
          ["mul_d3__U3593.in0","coeff_U3594.out"],
          ["mul_d4__U3596.in0","coeff_U3597.out"],
          ["self.d.0","mul_d0__U3584.in1"],
          ["self.d.1","mul_d1__U3587.in1"],
          ["self.d.2","mul_d2__U3590.in1"],
          ["self.d.3","mul_d3__U3593.in1"],
          ["self.d.4","mul_d4__U3596.in1"]
        ]
      },
      "aff__U3606":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3611":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3614":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3617":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3620":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3607":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3608.in","_U3609.out"],
          ["coeff_U3611.in","_U3612.out"],
          ["coeff_U3614.in","_U3615.out"],
          ["coeff_U3617.in","_U3618.out"],
          ["coeff_U3620.in","_U3621.out"],
          ["mul_d0__U3607.out","add_all__U3623.in0"],
          ["mul_d1__U3610.out","add_all__U3623.in1"],
          ["add_all__U3624.in0","add_all__U3623.out"],
          ["mul_d2__U3613.out","add_all__U3624.in1"],
          ["add_all__U3625.in0","add_all__U3624.out"],
          ["mul_d3__U3616.out","add_all__U3625.in1"],
          ["add_all__U3626.in0","add_all__U3625.out"],
          ["mul_d4__U3619.out","add_all__U3626.in1"],
          ["add_all__U3627.in0","add_all__U3626.out"],
          ["const_term_U3622.out","add_all__U3627.in1"],
          ["self.out","add_all__U3627.out"],
          ["mul_d0__U3607.in0","coeff_U3608.out"],
          ["mul_d1__U3610.in0","coeff_U3611.out"],
          ["mul_d2__U3613.in0","coeff_U3614.out"],
          ["mul_d3__U3616.in0","coeff_U3617.out"],
          ["mul_d4__U3619.in0","coeff_U3620.out"],
          ["self.d.0","mul_d0__U3607.in1"],
          ["self.d.1","mul_d1__U3610.in1"],
          ["self.d.2","mul_d2__U3613.in1"],
          ["self.d.3","mul_d3__U3616.in1"],
          ["self.d.4","mul_d4__U3619.in1"]
        ]
      },
      "aff__U3629":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3648":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3650":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3634":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3637":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3640":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3643":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3631.in","_U3632.out"],
          ["coeff_U3634.in","_U3635.out"],
          ["coeff_U3637.in","_U3638.out"],
          ["coeff_U3640.in","_U3641.out"],
          ["coeff_U3643.in","_U3644.out"],
          ["mul_d0__U3630.out","add_all__U3646.in0"],
          ["mul_d1__U3633.out","add_all__U3646.in1"],
          ["add_all__U3647.in0","add_all__U3646.out"],
          ["mul_d2__U3636.out","add_all__U3647.in1"],
          ["add_all__U3648.in0","add_all__U3647.out"],
          ["mul_d3__U3639.out","add_all__U3648.in1"],
          ["add_all__U3649.in0","add_all__U3648.out"],
          ["mul_d4__U3642.out","add_all__U3649.in1"],
          ["add_all__U3650.in0","add_all__U3649.out"],
          ["const_term_U3645.out","add_all__U3650.in1"],
          ["self.out","add_all__U3650.out"],
          ["mul_d0__U3630.in0","coeff_U3631.out"],
          ["mul_d1__U3633.in0","coeff_U3634.out"],
          ["mul_d2__U3636.in0","coeff_U3637.out"],
          ["mul_d3__U3639.in0","coeff_U3640.out"],
          ["mul_d4__U3642.in0","coeff_U3643.out"],
          ["self.d.0","mul_d0__U3630.in1"],
          ["self.d.1","mul_d1__U3633.in1"],
          ["self.d.2","mul_d2__U3636.in1"],
          ["self.d.3","mul_d3__U3639.in1"],
          ["self.d.4","mul_d4__U3642.in1"]
        ]
      },
      "aff__U3652":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3661":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3669":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3670":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3671":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3672":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3673":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3654":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3657":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3660":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3663":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3666":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3662":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3665":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3654.in","_U3655.out"],
          ["coeff_U3657.in","_U3658.out"],
          ["coeff_U3660.in","_U3661.out"],
          ["coeff_U3663.in","_U3664.out"],
          ["coeff_U3666.in","_U3667.out"],
          ["mul_d0__U3653.out","add_all__U3669.in0"],
          ["mul_d1__U3656.out","add_all__U3669.in1"],
          ["add_all__U3670.in0","add_all__U3669.out"],
          ["mul_d2__U3659.out","add_all__U3670.in1"],
          ["add_all__U3671.in0","add_all__U3670.out"],
          ["mul_d3__U3662.out","add_all__U3671.in1"],
          ["add_all__U3672.in0","add_all__U3671.out"],
          ["mul_d4__U3665.out","add_all__U3672.in1"],
          ["add_all__U3673.in0","add_all__U3672.out"],
          ["const_term_U3668.out","add_all__U3673.in1"],
          ["self.out","add_all__U3673.out"],
          ["mul_d0__U3653.in0","coeff_U3654.out"],
          ["mul_d1__U3656.in0","coeff_U3657.out"],
          ["mul_d2__U3659.in0","coeff_U3660.out"],
          ["mul_d3__U3662.in0","coeff_U3663.out"],
          ["mul_d4__U3665.in0","coeff_U3666.out"],
          ["self.d.0","mul_d0__U3653.in1"],
          ["self.d.1","mul_d1__U3656.in1"],
          ["self.d.2","mul_d2__U3659.in1"],
          ["self.d.3","mul_d3__U3662.in1"],
          ["self.d.4","mul_d4__U3665.in1"]
        ]
      },
      "aff__U3675":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3692":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3677":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3680":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3683":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3686":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3689":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3685":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3688":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3677.in","_U3678.out"],
          ["coeff_U3680.in","_U3681.out"],
          ["coeff_U3683.in","_U3684.out"],
          ["coeff_U3686.in","_U3687.out"],
          ["coeff_U3689.in","_U3690.out"],
          ["mul_d0__U3676.out","add_all__U3692.in0"],
          ["mul_d1__U3679.out","add_all__U3692.in1"],
          ["add_all__U3693.in0","add_all__U3692.out"],
          ["mul_d2__U3682.out","add_all__U3693.in1"],
          ["add_all__U3694.in0","add_all__U3693.out"],
          ["mul_d3__U3685.out","add_all__U3694.in1"],
          ["add_all__U3695.in0","add_all__U3694.out"],
          ["mul_d4__U3688.out","add_all__U3695.in1"],
          ["add_all__U3696.in0","add_all__U3695.out"],
          ["const_term_U3691.out","add_all__U3696.in1"],
          ["self.out","add_all__U3696.out"],
          ["mul_d0__U3676.in0","coeff_U3677.out"],
          ["mul_d1__U3679.in0","coeff_U3680.out"],
          ["mul_d2__U3682.in0","coeff_U3683.out"],
          ["mul_d3__U3685.in0","coeff_U3686.out"],
          ["mul_d4__U3688.in0","coeff_U3689.out"],
          ["self.d.0","mul_d0__U3676.in1"],
          ["self.d.1","mul_d1__U3679.in1"],
          ["self.d.2","mul_d2__U3682.in1"],
          ["self.d.3","mul_d3__U3685.in1"],
          ["self.d.4","mul_d4__U3688.in1"]
        ]
      },
      "aff__U3698":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3706":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3709":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3700.in","_U3701.out"],
          ["coeff_U3703.in","_U3704.out"],
          ["coeff_U3706.in","_U3707.out"],
          ["coeff_U3709.in","_U3710.out"],
          ["coeff_U3712.in","_U3713.out"],
          ["mul_d0__U3699.out","add_all__U3715.in0"],
          ["mul_d1__U3702.out","add_all__U3715.in1"],
          ["add_all__U3716.in0","add_all__U3715.out"],
          ["mul_d2__U3705.out","add_all__U3716.in1"],
          ["add_all__U3717.in0","add_all__U3716.out"],
          ["mul_d3__U3708.out","add_all__U3717.in1"],
          ["add_all__U3718.in0","add_all__U3717.out"],
          ["mul_d4__U3711.out","add_all__U3718.in1"],
          ["add_all__U3719.in0","add_all__U3718.out"],
          ["const_term_U3714.out","add_all__U3719.in1"],
          ["self.out","add_all__U3719.out"],
          ["mul_d0__U3699.in0","coeff_U3700.out"],
          ["mul_d1__U3702.in0","coeff_U3703.out"],
          ["mul_d2__U3705.in0","coeff_U3706.out"],
          ["mul_d3__U3708.in0","coeff_U3709.out"],
          ["mul_d4__U3711.in0","coeff_U3712.out"],
          ["self.d.0","mul_d0__U3699.in1"],
          ["self.d.1","mul_d1__U3702.in1"],
          ["self.d.2","mul_d2__U3705.in1"],
          ["self.d.3","mul_d3__U3708.in1"],
          ["self.d.4","mul_d4__U3711.in1"]
        ]
      },
      "aff__U3721":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3733":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3723":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3726":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3729":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3732":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3735":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3728":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3723.in","_U3724.out"],
          ["coeff_U3726.in","_U3727.out"],
          ["coeff_U3729.in","_U3730.out"],
          ["coeff_U3732.in","_U3733.out"],
          ["coeff_U3735.in","_U3736.out"],
          ["mul_d0__U3722.out","add_all__U3738.in0"],
          ["mul_d1__U3725.out","add_all__U3738.in1"],
          ["add_all__U3739.in0","add_all__U3738.out"],
          ["mul_d2__U3728.out","add_all__U3739.in1"],
          ["add_all__U3740.in0","add_all__U3739.out"],
          ["mul_d3__U3731.out","add_all__U3740.in1"],
          ["add_all__U3741.in0","add_all__U3740.out"],
          ["mul_d4__U3734.out","add_all__U3741.in1"],
          ["add_all__U3742.in0","add_all__U3741.out"],
          ["const_term_U3737.out","add_all__U3742.in1"],
          ["self.out","add_all__U3742.out"],
          ["mul_d0__U3722.in0","coeff_U3723.out"],
          ["mul_d1__U3725.in0","coeff_U3726.out"],
          ["mul_d2__U3728.in0","coeff_U3729.out"],
          ["mul_d3__U3731.in0","coeff_U3732.out"],
          ["mul_d4__U3734.in0","coeff_U3735.out"],
          ["self.d.0","mul_d0__U3722.in1"],
          ["self.d.1","mul_d1__U3725.in1"],
          ["self.d.2","mul_d2__U3728.in1"],
          ["self.d.3","mul_d3__U3731.in1"],
          ["self.d.4","mul_d4__U3734.in1"]
        ]
      },
      "aff__U3744":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3746":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3749":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3752":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3755":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3758":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3745":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3748":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3751":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3754":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3746.in","_U3747.out"],
          ["coeff_U3749.in","_U3750.out"],
          ["coeff_U3752.in","_U3753.out"],
          ["coeff_U3755.in","_U3756.out"],
          ["coeff_U3758.in","_U3759.out"],
          ["mul_d0__U3745.out","add_all__U3761.in0"],
          ["mul_d1__U3748.out","add_all__U3761.in1"],
          ["add_all__U3762.in0","add_all__U3761.out"],
          ["mul_d2__U3751.out","add_all__U3762.in1"],
          ["add_all__U3763.in0","add_all__U3762.out"],
          ["mul_d3__U3754.out","add_all__U3763.in1"],
          ["add_all__U3764.in0","add_all__U3763.out"],
          ["mul_d4__U3757.out","add_all__U3764.in1"],
          ["add_all__U3765.in0","add_all__U3764.out"],
          ["const_term_U3760.out","add_all__U3765.in1"],
          ["self.out","add_all__U3765.out"],
          ["mul_d0__U3745.in0","coeff_U3746.out"],
          ["mul_d1__U3748.in0","coeff_U3749.out"],
          ["mul_d2__U3751.in0","coeff_U3752.out"],
          ["mul_d3__U3754.in0","coeff_U3755.out"],
          ["mul_d4__U3757.in0","coeff_U3758.out"],
          ["self.d.0","mul_d0__U3745.in1"],
          ["self.d.1","mul_d1__U3748.in1"],
          ["self.d.2","mul_d2__U3751.in1"],
          ["self.d.3","mul_d3__U3754.in1"],
          ["self.d.4","mul_d4__U3757.in1"]
        ]
      },
      "aff__U3767":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3769":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3772":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3775":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3778":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3781":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3769.in","_U3770.out"],
          ["coeff_U3772.in","_U3773.out"],
          ["coeff_U3775.in","_U3776.out"],
          ["coeff_U3778.in","_U3779.out"],
          ["coeff_U3781.in","_U3782.out"],
          ["mul_d0__U3768.out","add_all__U3784.in0"],
          ["mul_d1__U3771.out","add_all__U3784.in1"],
          ["add_all__U3785.in0","add_all__U3784.out"],
          ["mul_d2__U3774.out","add_all__U3785.in1"],
          ["add_all__U3786.in0","add_all__U3785.out"],
          ["mul_d3__U3777.out","add_all__U3786.in1"],
          ["add_all__U3787.in0","add_all__U3786.out"],
          ["mul_d4__U3780.out","add_all__U3787.in1"],
          ["add_all__U3788.in0","add_all__U3787.out"],
          ["const_term_U3783.out","add_all__U3788.in1"],
          ["self.out","add_all__U3788.out"],
          ["mul_d0__U3768.in0","coeff_U3769.out"],
          ["mul_d1__U3771.in0","coeff_U3772.out"],
          ["mul_d2__U3774.in0","coeff_U3775.out"],
          ["mul_d3__U3777.in0","coeff_U3778.out"],
          ["mul_d4__U3780.in0","coeff_U3781.out"],
          ["self.d.0","mul_d0__U3768.in1"],
          ["self.d.1","mul_d1__U3771.in1"],
          ["self.d.2","mul_d2__U3774.in1"],
          ["self.d.3","mul_d3__U3777.in1"],
          ["self.d.4","mul_d4__U3780.in1"]
        ]
      },
      "aff__U3790":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3792":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3795":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3798":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3801":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3804":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3792.in","_U3793.out"],
          ["coeff_U3795.in","_U3796.out"],
          ["coeff_U3798.in","_U3799.out"],
          ["coeff_U3801.in","_U3802.out"],
          ["coeff_U3804.in","_U3805.out"],
          ["mul_d0__U3791.out","add_all__U3807.in0"],
          ["mul_d1__U3794.out","add_all__U3807.in1"],
          ["add_all__U3808.in0","add_all__U3807.out"],
          ["mul_d2__U3797.out","add_all__U3808.in1"],
          ["add_all__U3809.in0","add_all__U3808.out"],
          ["mul_d3__U3800.out","add_all__U3809.in1"],
          ["add_all__U3810.in0","add_all__U3809.out"],
          ["mul_d4__U3803.out","add_all__U3810.in1"],
          ["add_all__U3811.in0","add_all__U3810.out"],
          ["const_term_U3806.out","add_all__U3811.in1"],
          ["self.out","add_all__U3811.out"],
          ["mul_d0__U3791.in0","coeff_U3792.out"],
          ["mul_d1__U3794.in0","coeff_U3795.out"],
          ["mul_d2__U3797.in0","coeff_U3798.out"],
          ["mul_d3__U3800.in0","coeff_U3801.out"],
          ["mul_d4__U3803.in0","coeff_U3804.out"],
          ["self.d.0","mul_d0__U3791.in1"],
          ["self.d.1","mul_d1__U3794.in1"],
          ["self.d.2","mul_d2__U3797.in1"],
          ["self.d.3","mul_d3__U3800.in1"],
          ["self.d.4","mul_d4__U3803.in1"]
        ]
      },
      "aff__U380":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U382.in","_U383.out"],
          ["coeff_U385.in","_U386.out"],
          ["coeff_U388.in","_U389.out"],
          ["mul_d0__U381.out","add_all__U391.in0"],
          ["mul_d1__U384.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["mul_d2__U387.out","add_all__U392.in1"],
          ["add_all__U393.in0","add_all__U392.out"],
          ["const_term_U390.out","add_all__U393.in1"],
          ["self.out","add_all__U393.out"],
          ["mul_d0__U381.in0","coeff_U382.out"],
          ["mul_d1__U384.in0","coeff_U385.out"],
          ["mul_d2__U387.in0","coeff_U388.out"],
          ["self.d.0","mul_d0__U381.in1"],
          ["self.d.1","mul_d1__U384.in1"],
          ["self.d.2","mul_d2__U387.in1"]
        ]
      },
      "aff__U3813":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3831":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3832":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3815":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3818":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3821":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3824":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3827":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3815.in","_U3816.out"],
          ["coeff_U3818.in","_U3819.out"],
          ["coeff_U3821.in","_U3822.out"],
          ["coeff_U3824.in","_U3825.out"],
          ["coeff_U3827.in","_U3828.out"],
          ["mul_d0__U3814.out","add_all__U3830.in0"],
          ["mul_d1__U3817.out","add_all__U3830.in1"],
          ["add_all__U3831.in0","add_all__U3830.out"],
          ["mul_d2__U3820.out","add_all__U3831.in1"],
          ["add_all__U3832.in0","add_all__U3831.out"],
          ["mul_d3__U3823.out","add_all__U3832.in1"],
          ["add_all__U3833.in0","add_all__U3832.out"],
          ["mul_d4__U3826.out","add_all__U3833.in1"],
          ["add_all__U3834.in0","add_all__U3833.out"],
          ["const_term_U3829.out","add_all__U3834.in1"],
          ["self.out","add_all__U3834.out"],
          ["mul_d0__U3814.in0","coeff_U3815.out"],
          ["mul_d1__U3817.in0","coeff_U3818.out"],
          ["mul_d2__U3820.in0","coeff_U3821.out"],
          ["mul_d3__U3823.in0","coeff_U3824.out"],
          ["mul_d4__U3826.in0","coeff_U3827.out"],
          ["self.d.0","mul_d0__U3814.in1"],
          ["self.d.1","mul_d1__U3817.in1"],
          ["self.d.2","mul_d2__U3820.in1"],
          ["self.d.3","mul_d3__U3823.in1"],
          ["self.d.4","mul_d4__U3826.in1"]
        ]
      },
      "aff__U3836":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3838":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3841":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3844":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3847":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3850":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3838.in","_U3839.out"],
          ["coeff_U3841.in","_U3842.out"],
          ["coeff_U3844.in","_U3845.out"],
          ["coeff_U3847.in","_U3848.out"],
          ["coeff_U3850.in","_U3851.out"],
          ["mul_d0__U3837.out","add_all__U3853.in0"],
          ["mul_d1__U3840.out","add_all__U3853.in1"],
          ["add_all__U3854.in0","add_all__U3853.out"],
          ["mul_d2__U3843.out","add_all__U3854.in1"],
          ["add_all__U3855.in0","add_all__U3854.out"],
          ["mul_d3__U3846.out","add_all__U3855.in1"],
          ["add_all__U3856.in0","add_all__U3855.out"],
          ["mul_d4__U3849.out","add_all__U3856.in1"],
          ["add_all__U3857.in0","add_all__U3856.out"],
          ["const_term_U3852.out","add_all__U3857.in1"],
          ["self.out","add_all__U3857.out"],
          ["mul_d0__U3837.in0","coeff_U3838.out"],
          ["mul_d1__U3840.in0","coeff_U3841.out"],
          ["mul_d2__U3843.in0","coeff_U3844.out"],
          ["mul_d3__U3846.in0","coeff_U3847.out"],
          ["mul_d4__U3849.in0","coeff_U3850.out"],
          ["self.d.0","mul_d0__U3837.in1"],
          ["self.d.1","mul_d1__U3840.in1"],
          ["self.d.2","mul_d2__U3843.in1"],
          ["self.d.3","mul_d3__U3846.in1"],
          ["self.d.4","mul_d4__U3849.in1"]
        ]
      },
      "aff__U3859":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3861":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3864":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3867":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3870":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3873":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3875":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3861.in","_U3862.out"],
          ["coeff_U3864.in","_U3865.out"],
          ["coeff_U3867.in","_U3868.out"],
          ["coeff_U3870.in","_U3871.out"],
          ["coeff_U3873.in","_U3874.out"],
          ["mul_d0__U3860.out","add_all__U3876.in0"],
          ["mul_d1__U3863.out","add_all__U3876.in1"],
          ["add_all__U3877.in0","add_all__U3876.out"],
          ["mul_d2__U3866.out","add_all__U3877.in1"],
          ["add_all__U3878.in0","add_all__U3877.out"],
          ["mul_d3__U3869.out","add_all__U3878.in1"],
          ["add_all__U3879.in0","add_all__U3878.out"],
          ["mul_d4__U3872.out","add_all__U3879.in1"],
          ["add_all__U3880.in0","add_all__U3879.out"],
          ["const_term_U3875.out","add_all__U3880.in1"],
          ["self.out","add_all__U3880.out"],
          ["mul_d0__U3860.in0","coeff_U3861.out"],
          ["mul_d1__U3863.in0","coeff_U3864.out"],
          ["mul_d2__U3866.in0","coeff_U3867.out"],
          ["mul_d3__U3869.in0","coeff_U3870.out"],
          ["mul_d4__U3872.in0","coeff_U3873.out"],
          ["self.d.0","mul_d0__U3860.in1"],
          ["self.d.1","mul_d1__U3863.in1"],
          ["self.d.2","mul_d2__U3866.in1"],
          ["self.d.3","mul_d3__U3869.in1"],
          ["self.d.4","mul_d4__U3872.in1"]
        ]
      },
      "aff__U3882":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3884":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3887":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3890":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3893":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3896":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3884.in","_U3885.out"],
          ["coeff_U3887.in","_U3888.out"],
          ["coeff_U3890.in","_U3891.out"],
          ["coeff_U3893.in","_U3894.out"],
          ["coeff_U3896.in","_U3897.out"],
          ["mul_d0__U3883.out","add_all__U3899.in0"],
          ["mul_d1__U3886.out","add_all__U3899.in1"],
          ["add_all__U3900.in0","add_all__U3899.out"],
          ["mul_d2__U3889.out","add_all__U3900.in1"],
          ["add_all__U3901.in0","add_all__U3900.out"],
          ["mul_d3__U3892.out","add_all__U3901.in1"],
          ["add_all__U3902.in0","add_all__U3901.out"],
          ["mul_d4__U3895.out","add_all__U3902.in1"],
          ["add_all__U3903.in0","add_all__U3902.out"],
          ["const_term_U3898.out","add_all__U3903.in1"],
          ["self.out","add_all__U3903.out"],
          ["mul_d0__U3883.in0","coeff_U3884.out"],
          ["mul_d1__U3886.in0","coeff_U3887.out"],
          ["mul_d2__U3889.in0","coeff_U3890.out"],
          ["mul_d3__U3892.in0","coeff_U3893.out"],
          ["mul_d4__U3895.in0","coeff_U3896.out"],
          ["self.d.0","mul_d0__U3883.in1"],
          ["self.d.1","mul_d1__U3886.in1"],
          ["self.d.2","mul_d2__U3889.in1"],
          ["self.d.3","mul_d3__U3892.in1"],
          ["self.d.4","mul_d4__U3895.in1"]
        ]
      },
      "aff__U3905":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3911":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3907":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3910":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3913":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3919":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3907.in","_U3908.out"],
          ["coeff_U3910.in","_U3911.out"],
          ["coeff_U3913.in","_U3914.out"],
          ["coeff_U3916.in","_U3917.out"],
          ["coeff_U3919.in","_U3920.out"],
          ["mul_d0__U3906.out","add_all__U3922.in0"],
          ["mul_d1__U3909.out","add_all__U3922.in1"],
          ["add_all__U3923.in0","add_all__U3922.out"],
          ["mul_d2__U3912.out","add_all__U3923.in1"],
          ["add_all__U3924.in0","add_all__U3923.out"],
          ["mul_d3__U3915.out","add_all__U3924.in1"],
          ["add_all__U3925.in0","add_all__U3924.out"],
          ["mul_d4__U3918.out","add_all__U3925.in1"],
          ["add_all__U3926.in0","add_all__U3925.out"],
          ["const_term_U3921.out","add_all__U3926.in1"],
          ["self.out","add_all__U3926.out"],
          ["mul_d0__U3906.in0","coeff_U3907.out"],
          ["mul_d1__U3909.in0","coeff_U3910.out"],
          ["mul_d2__U3912.in0","coeff_U3913.out"],
          ["mul_d3__U3915.in0","coeff_U3916.out"],
          ["mul_d4__U3918.in0","coeff_U3919.out"],
          ["self.d.0","mul_d0__U3906.in1"],
          ["self.d.1","mul_d1__U3909.in1"],
          ["self.d.2","mul_d2__U3912.in1"],
          ["self.d.3","mul_d3__U3915.in1"],
          ["self.d.4","mul_d4__U3918.in1"]
        ]
      },
      "aff__U3928":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3943":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U3945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U3930":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3933":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3936":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3939":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U3942":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U3930.in","_U3931.out"],
          ["coeff_U3933.in","_U3934.out"],
          ["coeff_U3936.in","_U3937.out"],
          ["coeff_U3939.in","_U3940.out"],
          ["coeff_U3942.in","_U3943.out"],
          ["mul_d0__U3929.out","add_all__U3945.in0"],
          ["mul_d1__U3932.out","add_all__U3945.in1"],
          ["add_all__U3946.in0","add_all__U3945.out"],
          ["mul_d2__U3935.out","add_all__U3946.in1"],
          ["add_all__U3947.in0","add_all__U3946.out"],
          ["mul_d3__U3938.out","add_all__U3947.in1"],
          ["add_all__U3948.in0","add_all__U3947.out"],
          ["mul_d4__U3941.out","add_all__U3948.in1"],
          ["add_all__U3949.in0","add_all__U3948.out"],
          ["const_term_U3944.out","add_all__U3949.in1"],
          ["self.out","add_all__U3949.out"],
          ["mul_d0__U3929.in0","coeff_U3930.out"],
          ["mul_d1__U3932.in0","coeff_U3933.out"],
          ["mul_d2__U3935.in0","coeff_U3936.out"],
          ["mul_d3__U3938.in0","coeff_U3939.out"],
          ["mul_d4__U3941.in0","coeff_U3942.out"],
          ["self.d.0","mul_d0__U3929.in1"],
          ["self.d.1","mul_d1__U3932.in1"],
          ["self.d.2","mul_d2__U3935.in1"],
          ["self.d.3","mul_d3__U3938.in1"],
          ["self.d.4","mul_d4__U3941.in1"]
        ]
      },
      "aff__U406":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U411":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U414":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U408.in","_U409.out"],
          ["coeff_U411.in","_U412.out"],
          ["coeff_U414.in","_U415.out"],
          ["mul_d0__U407.out","add_all__U417.in0"],
          ["mul_d1__U410.out","add_all__U417.in1"],
          ["add_all__U418.in0","add_all__U417.out"],
          ["mul_d2__U413.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["const_term_U416.out","add_all__U419.in1"],
          ["self.out","add_all__U419.out"],
          ["mul_d0__U407.in0","coeff_U408.out"],
          ["mul_d1__U410.in0","coeff_U411.out"],
          ["mul_d2__U413.in0","coeff_U414.out"],
          ["self.d.0","mul_d0__U407.in1"],
          ["self.d.1","mul_d1__U410.in1"],
          ["self.d.2","mul_d2__U413.in1"]
        ]
      },
      "aff__U432":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U434":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h05c5"]}
          },
          "mul_d0__U433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U434.in","_U435.out"],
          ["coeff_U437.in","_U438.out"],
          ["coeff_U440.in","_U441.out"],
          ["mul_d0__U433.out","add_all__U443.in0"],
          ["mul_d1__U436.out","add_all__U443.in1"],
          ["add_all__U444.in0","add_all__U443.out"],
          ["mul_d2__U439.out","add_all__U444.in1"],
          ["add_all__U445.in0","add_all__U444.out"],
          ["const_term_U442.out","add_all__U445.in1"],
          ["self.out","add_all__U445.out"],
          ["mul_d0__U433.in0","coeff_U434.out"],
          ["mul_d1__U436.in0","coeff_U437.out"],
          ["mul_d2__U439.in0","coeff_U440.out"],
          ["self.d.0","mul_d0__U433.in1"],
          ["self.d.1","mul_d1__U436.in1"],
          ["self.d.2","mul_d2__U439.in1"]
        ]
      },
      "aff__U458":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U466":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U472":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U460.in","_U461.out"],
          ["coeff_U463.in","_U464.out"],
          ["coeff_U466.in","_U467.out"],
          ["coeff_U469.in","_U470.out"],
          ["coeff_U472.in","_U473.out"],
          ["mul_d0__U459.out","add_all__U475.in0"],
          ["mul_d1__U462.out","add_all__U475.in1"],
          ["add_all__U476.in0","add_all__U475.out"],
          ["mul_d2__U465.out","add_all__U476.in1"],
          ["add_all__U477.in0","add_all__U476.out"],
          ["mul_d3__U468.out","add_all__U477.in1"],
          ["add_all__U478.in0","add_all__U477.out"],
          ["mul_d4__U471.out","add_all__U478.in1"],
          ["add_all__U479.in0","add_all__U478.out"],
          ["const_term_U474.out","add_all__U479.in1"],
          ["self.out","add_all__U479.out"],
          ["mul_d0__U459.in0","coeff_U460.out"],
          ["mul_d1__U462.in0","coeff_U463.out"],
          ["mul_d2__U465.in0","coeff_U466.out"],
          ["mul_d3__U468.in0","coeff_U469.out"],
          ["mul_d4__U471.in0","coeff_U472.out"],
          ["self.d.0","mul_d0__U459.in1"],
          ["self.d.1","mul_d1__U462.in1"],
          ["self.d.2","mul_d2__U465.in1"],
          ["self.d.3","mul_d3__U468.in1"],
          ["self.d.4","mul_d4__U471.in1"]
        ]
      },
      "aff__U515":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U517.in","_U518.out"],
          ["coeff_U520.in","_U521.out"],
          ["coeff_U523.in","_U524.out"],
          ["coeff_U526.in","_U527.out"],
          ["coeff_U529.in","_U530.out"],
          ["mul_d0__U516.out","add_all__U532.in0"],
          ["mul_d1__U519.out","add_all__U532.in1"],
          ["add_all__U533.in0","add_all__U532.out"],
          ["mul_d2__U522.out","add_all__U533.in1"],
          ["add_all__U534.in0","add_all__U533.out"],
          ["mul_d3__U525.out","add_all__U534.in1"],
          ["add_all__U535.in0","add_all__U534.out"],
          ["mul_d4__U528.out","add_all__U535.in1"],
          ["add_all__U536.in0","add_all__U535.out"],
          ["const_term_U531.out","add_all__U536.in1"],
          ["self.out","add_all__U536.out"],
          ["mul_d0__U516.in0","coeff_U517.out"],
          ["mul_d1__U519.in0","coeff_U520.out"],
          ["mul_d2__U522.in0","coeff_U523.out"],
          ["mul_d3__U525.in0","coeff_U526.out"],
          ["mul_d4__U528.in0","coeff_U529.out"],
          ["self.d.0","mul_d0__U516.in1"],
          ["self.d.1","mul_d1__U519.in1"],
          ["self.d.2","mul_d2__U522.in1"],
          ["self.d.3","mul_d3__U525.in1"],
          ["self.d.4","mul_d4__U528.in1"]
        ]
      },
      "aff__U53":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U55.in","_U56.out"],
          ["coeff_U58.in","_U59.out"],
          ["coeff_U61.in","_U62.out"],
          ["mul_d0__U54.out","add_all__U64.in0"],
          ["mul_d1__U57.out","add_all__U64.in1"],
          ["add_all__U65.in0","add_all__U64.out"],
          ["mul_d2__U60.out","add_all__U65.in1"],
          ["add_all__U66.in0","add_all__U65.out"],
          ["const_term_U63.out","add_all__U66.in1"],
          ["self.out","add_all__U66.out"],
          ["mul_d0__U54.in0","coeff_U55.out"],
          ["mul_d1__U57.in0","coeff_U58.out"],
          ["mul_d2__U60.in0","coeff_U61.out"],
          ["self.d.0","mul_d0__U54.in1"],
          ["self.d.1","mul_d1__U57.in1"],
          ["self.d.2","mul_d2__U60.in1"]
        ]
      },
      "aff__U572":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U577":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U574.in","_U575.out"],
          ["coeff_U577.in","_U578.out"],
          ["coeff_U580.in","_U581.out"],
          ["coeff_U583.in","_U584.out"],
          ["coeff_U586.in","_U587.out"],
          ["mul_d0__U573.out","add_all__U589.in0"],
          ["mul_d1__U576.out","add_all__U589.in1"],
          ["add_all__U590.in0","add_all__U589.out"],
          ["mul_d2__U579.out","add_all__U590.in1"],
          ["add_all__U591.in0","add_all__U590.out"],
          ["mul_d3__U582.out","add_all__U591.in1"],
          ["add_all__U592.in0","add_all__U591.out"],
          ["mul_d4__U585.out","add_all__U592.in1"],
          ["add_all__U593.in0","add_all__U592.out"],
          ["const_term_U588.out","add_all__U593.in1"],
          ["self.out","add_all__U593.out"],
          ["mul_d0__U573.in0","coeff_U574.out"],
          ["mul_d1__U576.in0","coeff_U577.out"],
          ["mul_d2__U579.in0","coeff_U580.out"],
          ["mul_d3__U582.in0","coeff_U583.out"],
          ["mul_d4__U585.in0","coeff_U586.out"],
          ["self.d.0","mul_d0__U573.in1"],
          ["self.d.1","mul_d1__U576.in1"],
          ["self.d.2","mul_d2__U579.in1"],
          ["self.d.3","mul_d3__U582.in1"],
          ["self.d.4","mul_d4__U585.in1"]
        ]
      },
      "aff__U629":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U648":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U650":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U634":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U637":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U640":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U643":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U631.in","_U632.out"],
          ["coeff_U634.in","_U635.out"],
          ["coeff_U637.in","_U638.out"],
          ["coeff_U640.in","_U641.out"],
          ["coeff_U643.in","_U644.out"],
          ["mul_d0__U630.out","add_all__U646.in0"],
          ["mul_d1__U633.out","add_all__U646.in1"],
          ["add_all__U647.in0","add_all__U646.out"],
          ["mul_d2__U636.out","add_all__U647.in1"],
          ["add_all__U648.in0","add_all__U647.out"],
          ["mul_d3__U639.out","add_all__U648.in1"],
          ["add_all__U649.in0","add_all__U648.out"],
          ["mul_d4__U642.out","add_all__U649.in1"],
          ["add_all__U650.in0","add_all__U649.out"],
          ["const_term_U645.out","add_all__U650.in1"],
          ["self.out","add_all__U650.out"],
          ["mul_d0__U630.in0","coeff_U631.out"],
          ["mul_d1__U633.in0","coeff_U634.out"],
          ["mul_d2__U636.in0","coeff_U637.out"],
          ["mul_d3__U639.in0","coeff_U640.out"],
          ["mul_d4__U642.in0","coeff_U643.out"],
          ["self.d.0","mul_d0__U630.in1"],
          ["self.d.1","mul_d1__U633.in1"],
          ["self.d.2","mul_d2__U636.in1"],
          ["self.d.3","mul_d3__U639.in1"],
          ["self.d.4","mul_d4__U642.in1"]
        ]
      },
      "aff__U686":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U695":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U691":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U694":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U697":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U690":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U688.in","_U689.out"],
          ["coeff_U691.in","_U692.out"],
          ["coeff_U694.in","_U695.out"],
          ["coeff_U697.in","_U698.out"],
          ["coeff_U700.in","_U701.out"],
          ["mul_d0__U687.out","add_all__U703.in0"],
          ["mul_d1__U690.out","add_all__U703.in1"],
          ["add_all__U704.in0","add_all__U703.out"],
          ["mul_d2__U693.out","add_all__U704.in1"],
          ["add_all__U705.in0","add_all__U704.out"],
          ["mul_d3__U696.out","add_all__U705.in1"],
          ["add_all__U706.in0","add_all__U705.out"],
          ["mul_d4__U699.out","add_all__U706.in1"],
          ["add_all__U707.in0","add_all__U706.out"],
          ["const_term_U702.out","add_all__U707.in1"],
          ["self.out","add_all__U707.out"],
          ["mul_d0__U687.in0","coeff_U688.out"],
          ["mul_d1__U690.in0","coeff_U691.out"],
          ["mul_d2__U693.in0","coeff_U694.out"],
          ["mul_d3__U696.in0","coeff_U697.out"],
          ["mul_d4__U699.in0","coeff_U700.out"],
          ["self.d.0","mul_d0__U687.in1"],
          ["self.d.1","mul_d1__U690.in1"],
          ["self.d.2","mul_d2__U693.in1"],
          ["self.d.3","mul_d3__U696.in1"],
          ["self.d.4","mul_d4__U699.in1"]
        ]
      },
      "aff__U743":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U760":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U751":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U754":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U757":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U750":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U753":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U745.in","_U746.out"],
          ["coeff_U748.in","_U749.out"],
          ["coeff_U751.in","_U752.out"],
          ["coeff_U754.in","_U755.out"],
          ["coeff_U757.in","_U758.out"],
          ["mul_d0__U744.out","add_all__U760.in0"],
          ["mul_d1__U747.out","add_all__U760.in1"],
          ["add_all__U761.in0","add_all__U760.out"],
          ["mul_d2__U750.out","add_all__U761.in1"],
          ["add_all__U762.in0","add_all__U761.out"],
          ["mul_d3__U753.out","add_all__U762.in1"],
          ["add_all__U763.in0","add_all__U762.out"],
          ["mul_d4__U756.out","add_all__U763.in1"],
          ["add_all__U764.in0","add_all__U763.out"],
          ["const_term_U759.out","add_all__U764.in1"],
          ["self.out","add_all__U764.out"],
          ["mul_d0__U744.in0","coeff_U745.out"],
          ["mul_d1__U747.in0","coeff_U748.out"],
          ["mul_d2__U750.in0","coeff_U751.out"],
          ["mul_d3__U753.in0","coeff_U754.out"],
          ["mul_d4__U756.in0","coeff_U757.out"],
          ["self.d.0","mul_d0__U744.in1"],
          ["self.d.1","mul_d1__U747.in1"],
          ["self.d.2","mul_d2__U750.in1"],
          ["self.d.3","mul_d3__U753.in1"],
          ["self.d.4","mul_d4__U756.in1"]
        ]
      },
      "aff__U79":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U92":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U81.in","_U82.out"],
          ["coeff_U84.in","_U85.out"],
          ["coeff_U87.in","_U88.out"],
          ["mul_d0__U80.out","add_all__U90.in0"],
          ["mul_d1__U83.out","add_all__U90.in1"],
          ["add_all__U91.in0","add_all__U90.out"],
          ["mul_d2__U86.out","add_all__U91.in1"],
          ["add_all__U92.in0","add_all__U91.out"],
          ["const_term_U89.out","add_all__U92.in1"],
          ["self.out","add_all__U92.out"],
          ["mul_d0__U80.in0","coeff_U81.out"],
          ["mul_d1__U83.in0","coeff_U84.out"],
          ["mul_d2__U86.in0","coeff_U87.out"],
          ["self.d.0","mul_d0__U80.in1"],
          ["self.d.1","mul_d1__U83.in1"],
          ["self.d.2","mul_d2__U86.in1"]
        ]
      },
      "aff__U800":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U802":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U805":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U808":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U811":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U814":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U802.in","_U803.out"],
          ["coeff_U805.in","_U806.out"],
          ["coeff_U808.in","_U809.out"],
          ["coeff_U811.in","_U812.out"],
          ["coeff_U814.in","_U815.out"],
          ["mul_d0__U801.out","add_all__U817.in0"],
          ["mul_d1__U804.out","add_all__U817.in1"],
          ["add_all__U818.in0","add_all__U817.out"],
          ["mul_d2__U807.out","add_all__U818.in1"],
          ["add_all__U819.in0","add_all__U818.out"],
          ["mul_d3__U810.out","add_all__U819.in1"],
          ["add_all__U820.in0","add_all__U819.out"],
          ["mul_d4__U813.out","add_all__U820.in1"],
          ["add_all__U821.in0","add_all__U820.out"],
          ["const_term_U816.out","add_all__U821.in1"],
          ["self.out","add_all__U821.out"],
          ["mul_d0__U801.in0","coeff_U802.out"],
          ["mul_d1__U804.in0","coeff_U805.out"],
          ["mul_d2__U807.in0","coeff_U808.out"],
          ["mul_d3__U810.in0","coeff_U811.out"],
          ["mul_d4__U813.in0","coeff_U814.out"],
          ["self.d.0","mul_d0__U801.in1"],
          ["self.d.1","mul_d1__U804.in1"],
          ["self.d.2","mul_d2__U807.in1"],
          ["self.d.3","mul_d3__U810.in1"],
          ["self.d.4","mul_d4__U813.in1"]
        ]
      },
      "aff__U857":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0930"]}
          },
          "_U866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0310"]}
          },
          "_U869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U859":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U862":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U865":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U868":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U871":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h08d5"]}
          },
          "mul_d0__U858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U859.in","_U860.out"],
          ["coeff_U862.in","_U863.out"],
          ["coeff_U865.in","_U866.out"],
          ["coeff_U868.in","_U869.out"],
          ["coeff_U871.in","_U872.out"],
          ["mul_d0__U858.out","add_all__U874.in0"],
          ["mul_d1__U861.out","add_all__U874.in1"],
          ["add_all__U875.in0","add_all__U874.out"],
          ["mul_d2__U864.out","add_all__U875.in1"],
          ["add_all__U876.in0","add_all__U875.out"],
          ["mul_d3__U867.out","add_all__U876.in1"],
          ["add_all__U877.in0","add_all__U876.out"],
          ["mul_d4__U870.out","add_all__U877.in1"],
          ["add_all__U878.in0","add_all__U877.out"],
          ["const_term_U873.out","add_all__U878.in1"],
          ["self.out","add_all__U878.out"],
          ["mul_d0__U858.in0","coeff_U859.out"],
          ["mul_d1__U861.in0","coeff_U862.out"],
          ["mul_d2__U864.in0","coeff_U865.out"],
          ["mul_d3__U867.in0","coeff_U868.out"],
          ["mul_d4__U870.in0","coeff_U871.out"],
          ["self.d.0","mul_d0__U858.in1"],
          ["self.d.1","mul_d1__U861.in1"],
          ["self.d.2","mul_d2__U864.in1"],
          ["self.d.3","mul_d3__U867.in1"],
          ["self.d.4","mul_d4__U870.in1"]
        ]
      },
      "aff__U914":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U919":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U922":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h3ff5"]}
          },
          "mul_d0__U915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U916.in","_U917.out"],
          ["coeff_U919.in","_U920.out"],
          ["coeff_U922.in","_U923.out"],
          ["mul_d0__U915.out","add_all__U925.in0"],
          ["mul_d1__U918.out","add_all__U925.in1"],
          ["add_all__U926.in0","add_all__U925.out"],
          ["mul_d2__U921.out","add_all__U926.in1"],
          ["add_all__U927.in0","add_all__U926.out"],
          ["const_term_U924.out","add_all__U927.in1"],
          ["self.out","add_all__U927.out"],
          ["mul_d0__U915.in0","coeff_U916.out"],
          ["mul_d1__U918.in0","coeff_U919.out"],
          ["mul_d2__U921.in0","coeff_U922.out"],
          ["self.d.0","mul_d0__U915.in1"],
          ["self.d.1","mul_d1__U918.in1"],
          ["self.d.2","mul_d2__U921.in1"]
        ]
      },
      "aff__U952":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U954":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U957":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U960":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4305"]}
          },
          "mul_d0__U953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U954.in","_U955.out"],
          ["coeff_U957.in","_U958.out"],
          ["coeff_U960.in","_U961.out"],
          ["mul_d0__U953.out","add_all__U963.in0"],
          ["mul_d1__U956.out","add_all__U963.in1"],
          ["add_all__U964.in0","add_all__U963.out"],
          ["mul_d2__U959.out","add_all__U964.in1"],
          ["add_all__U965.in0","add_all__U964.out"],
          ["const_term_U962.out","add_all__U965.in1"],
          ["self.out","add_all__U965.out"],
          ["mul_d0__U953.in0","coeff_U954.out"],
          ["mul_d1__U956.in0","coeff_U957.out"],
          ["mul_d2__U959.in0","coeff_U960.out"],
          ["self.d.0","mul_d0__U953.in1"],
          ["self.d.1","mul_d1__U956.in1"],
          ["self.d.2","mul_d2__U959.in1"]
        ]
      },
      "aff__U990":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U993":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U999":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U992":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U995":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U998":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4615"]}
          },
          "mul_d0__U991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U992.in","_U993.out"],
          ["coeff_U995.in","_U996.out"],
          ["coeff_U998.in","_U999.out"],
          ["mul_d0__U991.out","add_all__U1001.in0"],
          ["mul_d1__U994.out","add_all__U1001.in1"],
          ["add_all__U1002.in0","add_all__U1001.out"],
          ["mul_d2__U997.out","add_all__U1002.in1"],
          ["add_all__U1003.in0","add_all__U1002.out"],
          ["const_term_U1000.out","add_all__U1003.in1"],
          ["self.out","add_all__U1003.out"],
          ["mul_d0__U991.in0","coeff_U992.out"],
          ["mul_d1__U994.in0","coeff_U995.out"],
          ["mul_d2__U997.in0","coeff_U998.out"],
          ["self.d.0","mul_d0__U991.in1"],
          ["self.d.1","mul_d1__U994.in1"],
          ["self.d.2","mul_d2__U997.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U17":{
            "modref":"corebit.and"
          },
          "d_0_am__U18":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U19":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U15.out"],
          ["d_1_inc.in1","_U15.out"],
          ["d_2_inc.in1","_U15.out"],
          ["inc_time.in1","_U15.out"],
          ["cmp_time.in1","_U16.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U17.in0"],
          ["d_1_at_max.out","d_0_am__U17.in1"],
          ["d_0_am__U18.in0","d_0_am__U17.out"],
          ["d_2_at_max.out","d_0_am__U18.in1"],
          ["d_0_next_value.sel","d_0_am__U18.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U19.in0"],
          ["d_2_at_max.out","d_1_am__U19.in1"],
          ["d_1_next_value.sel","d_1_am__U19.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1027":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1028"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1044":{
            "modref":"corebit.and"
          },
          "d_0_am__U1045":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1046":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1042.out"],
          ["d_1_inc.in1","_U1042.out"],
          ["d_2_inc.in1","_U1042.out"],
          ["inc_time.in1","_U1042.out"],
          ["cmp_time.in1","_U1043.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1044.in0"],
          ["d_1_at_max.out","d_0_am__U1044.in1"],
          ["d_0_am__U1045.in0","d_0_am__U1044.out"],
          ["d_2_at_max.out","d_0_am__U1045.in1"],
          ["d_0_next_value.sel","d_0_am__U1045.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1046.in0"],
          ["d_2_at_max.out","d_1_am__U1046.in1"],
          ["d_1_next_value.sel","d_1_am__U1046.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U104":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U105"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U121":{
            "modref":"corebit.and"
          },
          "d_0_am__U122":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U123":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U119.out"],
          ["d_1_inc.in1","_U119.out"],
          ["d_2_inc.in1","_U119.out"],
          ["inc_time.in1","_U119.out"],
          ["cmp_time.in1","_U120.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U121.in0"],
          ["d_1_at_max.out","d_0_am__U121.in1"],
          ["d_0_am__U122.in0","d_0_am__U121.out"],
          ["d_2_at_max.out","d_0_am__U122.in1"],
          ["d_0_next_value.sel","d_0_am__U122.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U123.in0"],
          ["d_2_at_max.out","d_1_am__U123.in1"],
          ["d_1_next_value.sel","d_1_am__U123.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1065":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1066"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1082":{
            "modref":"corebit.and"
          },
          "d_0_am__U1083":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1084":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1080.out"],
          ["d_1_inc.in1","_U1080.out"],
          ["d_2_inc.in1","_U1080.out"],
          ["inc_time.in1","_U1080.out"],
          ["cmp_time.in1","_U1081.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1082.in0"],
          ["d_1_at_max.out","d_0_am__U1082.in1"],
          ["d_0_am__U1083.in0","d_0_am__U1082.out"],
          ["d_2_at_max.out","d_0_am__U1083.in1"],
          ["d_0_next_value.sel","d_0_am__U1083.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1084.in0"],
          ["d_2_at_max.out","d_1_am__U1084.in1"],
          ["d_1_next_value.sel","d_1_am__U1084.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1103":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1104"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1120":{
            "modref":"corebit.and"
          },
          "d_0_am__U1121":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1122":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1118.out"],
          ["d_1_inc.in1","_U1118.out"],
          ["d_2_inc.in1","_U1118.out"],
          ["inc_time.in1","_U1118.out"],
          ["cmp_time.in1","_U1119.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1120.in0"],
          ["d_1_at_max.out","d_0_am__U1120.in1"],
          ["d_0_am__U1121.in0","d_0_am__U1120.out"],
          ["d_2_at_max.out","d_0_am__U1121.in1"],
          ["d_0_next_value.sel","d_0_am__U1121.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1122.in0"],
          ["d_2_at_max.out","d_1_am__U1122.in1"],
          ["d_1_next_value.sel","d_1_am__U1122.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1141":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1142"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1158":{
            "modref":"corebit.and"
          },
          "d_0_am__U1159":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1160":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1156.out"],
          ["d_1_inc.in1","_U1156.out"],
          ["d_2_inc.in1","_U1156.out"],
          ["inc_time.in1","_U1156.out"],
          ["cmp_time.in1","_U1157.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1158.in0"],
          ["d_1_at_max.out","d_0_am__U1158.in1"],
          ["d_0_am__U1159.in0","d_0_am__U1158.out"],
          ["d_2_at_max.out","d_0_am__U1159.in1"],
          ["d_0_next_value.sel","d_0_am__U1159.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1160.in0"],
          ["d_2_at_max.out","d_1_am__U1160.in1"],
          ["d_1_next_value.sel","d_1_am__U1160.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1179":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1180"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1196":{
            "modref":"corebit.and"
          },
          "d_0_am__U1197":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1198":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1194.out"],
          ["d_1_inc.in1","_U1194.out"],
          ["d_2_inc.in1","_U1194.out"],
          ["inc_time.in1","_U1194.out"],
          ["cmp_time.in1","_U1195.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1196.in0"],
          ["d_1_at_max.out","d_0_am__U1196.in1"],
          ["d_0_am__U1197.in0","d_0_am__U1196.out"],
          ["d_2_at_max.out","d_0_am__U1197.in1"],
          ["d_0_next_value.sel","d_0_am__U1197.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1198.in0"],
          ["d_2_at_max.out","d_1_am__U1198.in1"],
          ["d_1_next_value.sel","d_1_am__U1198.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U130":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U131"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U147":{
            "modref":"corebit.and"
          },
          "d_0_am__U148":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U149":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U145.out"],
          ["d_1_inc.in1","_U145.out"],
          ["d_2_inc.in1","_U145.out"],
          ["inc_time.in1","_U145.out"],
          ["cmp_time.in1","_U146.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U147.in0"],
          ["d_1_at_max.out","d_0_am__U147.in1"],
          ["d_0_am__U148.in0","d_0_am__U147.out"],
          ["d_2_at_max.out","d_0_am__U148.in1"],
          ["d_0_next_value.sel","d_0_am__U148.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U149.in0"],
          ["d_2_at_max.out","d_1_am__U149.in1"],
          ["d_1_next_value.sel","d_1_am__U149.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U156":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U157"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U173":{
            "modref":"corebit.and"
          },
          "d_0_am__U174":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U175":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U171.out"],
          ["d_1_inc.in1","_U171.out"],
          ["d_2_inc.in1","_U171.out"],
          ["inc_time.in1","_U171.out"],
          ["cmp_time.in1","_U172.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U173.in0"],
          ["d_1_at_max.out","d_0_am__U173.in1"],
          ["d_0_am__U174.in0","d_0_am__U173.out"],
          ["d_2_at_max.out","d_0_am__U174.in1"],
          ["d_0_next_value.sel","d_0_am__U174.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U175.in0"],
          ["d_2_at_max.out","d_1_am__U175.in1"],
          ["d_1_next_value.sel","d_1_am__U175.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U182":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U183"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U199":{
            "modref":"corebit.and"
          },
          "d_0_am__U200":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U201":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U197.out"],
          ["d_1_inc.in1","_U197.out"],
          ["d_2_inc.in1","_U197.out"],
          ["inc_time.in1","_U197.out"],
          ["cmp_time.in1","_U198.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U199.in0"],
          ["d_1_at_max.out","d_0_am__U199.in1"],
          ["d_0_am__U200.in0","d_0_am__U199.out"],
          ["d_2_at_max.out","d_0_am__U200.in1"],
          ["d_0_next_value.sel","d_0_am__U200.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U201.in0"],
          ["d_2_at_max.out","d_1_am__U201.in1"],
          ["d_1_next_value.sel","d_1_am__U201.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U208":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U209"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U233":{
            "modref":"corebit.and"
          },
          "d_0_am__U234":{
            "modref":"corebit.and"
          },
          "d_0_am__U235":{
            "modref":"corebit.and"
          },
          "d_0_am__U236":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U237":{
            "modref":"corebit.and"
          },
          "d_1_am__U238":{
            "modref":"corebit.and"
          },
          "d_1_am__U239":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U240":{
            "modref":"corebit.and"
          },
          "d_2_am__U241":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U242":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U231.out"],
          ["d_1_inc.in1","_U231.out"],
          ["d_2_inc.in1","_U231.out"],
          ["d_3_inc.in1","_U231.out"],
          ["d_4_inc.in1","_U231.out"],
          ["inc_time.in1","_U231.out"],
          ["cmp_time.in1","_U232.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U233.in0"],
          ["d_1_at_max.out","d_0_am__U233.in1"],
          ["d_0_am__U234.in0","d_0_am__U233.out"],
          ["d_2_at_max.out","d_0_am__U234.in1"],
          ["d_0_am__U235.in0","d_0_am__U234.out"],
          ["d_3_at_max.out","d_0_am__U235.in1"],
          ["d_0_am__U236.in0","d_0_am__U235.out"],
          ["d_4_at_max.out","d_0_am__U236.in1"],
          ["d_0_next_value.sel","d_0_am__U236.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U237.in0"],
          ["d_2_at_max.out","d_1_am__U237.in1"],
          ["d_1_am__U238.in0","d_1_am__U237.out"],
          ["d_3_at_max.out","d_1_am__U238.in1"],
          ["d_1_am__U239.in0","d_1_am__U238.out"],
          ["d_4_at_max.out","d_1_am__U239.in1"],
          ["d_1_next_value.sel","d_1_am__U239.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U240.in0"],
          ["d_3_at_max.out","d_2_am__U240.in1"],
          ["d_2_am__U241.in0","d_2_am__U240.out"],
          ["d_4_at_max.out","d_2_am__U241.in1"],
          ["d_2_next_value.sel","d_2_am__U241.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U242.in0"],
          ["d_4_at_max.out","d_3_am__U242.in1"],
          ["d_3_next_value.sel","d_3_am__U242.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U249":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U250"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U266":{
            "modref":"corebit.and"
          },
          "d_0_am__U267":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U268":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U264.out"],
          ["d_1_inc.in1","_U264.out"],
          ["d_2_inc.in1","_U264.out"],
          ["inc_time.in1","_U264.out"],
          ["cmp_time.in1","_U265.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U266.in0"],
          ["d_1_at_max.out","d_0_am__U266.in1"],
          ["d_0_am__U267.in0","d_0_am__U266.out"],
          ["d_2_at_max.out","d_0_am__U267.in1"],
          ["d_0_next_value.sel","d_0_am__U267.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U268.in0"],
          ["d_2_at_max.out","d_1_am__U268.in1"],
          ["d_1_next_value.sel","d_1_am__U268.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U27"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U43":{
            "modref":"corebit.and"
          },
          "d_0_am__U44":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U45":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U41.out"],
          ["d_1_inc.in1","_U41.out"],
          ["d_2_inc.in1","_U41.out"],
          ["inc_time.in1","_U41.out"],
          ["cmp_time.in1","_U42.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U43.in0"],
          ["d_1_at_max.out","d_0_am__U43.in1"],
          ["d_0_am__U44.in0","d_0_am__U43.out"],
          ["d_2_at_max.out","d_0_am__U44.in1"],
          ["d_0_next_value.sel","d_0_am__U44.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U45.in0"],
          ["d_2_at_max.out","d_1_am__U45.in1"],
          ["d_1_next_value.sel","d_1_am__U45.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U275":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U276"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U292":{
            "modref":"corebit.and"
          },
          "d_0_am__U293":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U294":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U290.out"],
          ["d_1_inc.in1","_U290.out"],
          ["d_2_inc.in1","_U290.out"],
          ["inc_time.in1","_U290.out"],
          ["cmp_time.in1","_U291.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U292.in0"],
          ["d_1_at_max.out","d_0_am__U292.in1"],
          ["d_0_am__U293.in0","d_0_am__U292.out"],
          ["d_2_at_max.out","d_0_am__U293.in1"],
          ["d_0_next_value.sel","d_0_am__U293.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U294.in0"],
          ["d_2_at_max.out","d_1_am__U294.in1"],
          ["d_1_next_value.sel","d_1_am__U294.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U301":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U302"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U318":{
            "modref":"corebit.and"
          },
          "d_0_am__U319":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U320":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U316.out"],
          ["d_1_inc.in1","_U316.out"],
          ["d_2_inc.in1","_U316.out"],
          ["inc_time.in1","_U316.out"],
          ["cmp_time.in1","_U317.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U318.in0"],
          ["d_1_at_max.out","d_0_am__U318.in1"],
          ["d_0_am__U319.in0","d_0_am__U318.out"],
          ["d_2_at_max.out","d_0_am__U319.in1"],
          ["d_0_next_value.sel","d_0_am__U319.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U320.in0"],
          ["d_2_at_max.out","d_1_am__U320.in1"],
          ["d_1_next_value.sel","d_1_am__U320.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U327":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U328"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U344":{
            "modref":"corebit.and"
          },
          "d_0_am__U345":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U346":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U342.out"],
          ["d_1_inc.in1","_U342.out"],
          ["d_2_inc.in1","_U342.out"],
          ["inc_time.in1","_U342.out"],
          ["cmp_time.in1","_U343.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U344.in0"],
          ["d_1_at_max.out","d_0_am__U344.in1"],
          ["d_0_am__U345.in0","d_0_am__U344.out"],
          ["d_2_at_max.out","d_0_am__U345.in1"],
          ["d_0_next_value.sel","d_0_am__U345.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U346.in0"],
          ["d_2_at_max.out","d_1_am__U346.in1"],
          ["d_1_next_value.sel","d_1_am__U346.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U353":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U354"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U370":{
            "modref":"corebit.and"
          },
          "d_0_am__U371":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U372":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U368.out"],
          ["d_1_inc.in1","_U368.out"],
          ["d_2_inc.in1","_U368.out"],
          ["inc_time.in1","_U368.out"],
          ["cmp_time.in1","_U369.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U370.in0"],
          ["d_1_at_max.out","d_0_am__U370.in1"],
          ["d_0_am__U371.in0","d_0_am__U370.out"],
          ["d_2_at_max.out","d_0_am__U371.in1"],
          ["d_0_next_value.sel","d_0_am__U371.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U372.in0"],
          ["d_2_at_max.out","d_1_am__U372.in1"],
          ["d_1_next_value.sel","d_1_am__U372.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U379":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U380"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U396":{
            "modref":"corebit.and"
          },
          "d_0_am__U397":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U398":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U394.out"],
          ["d_1_inc.in1","_U394.out"],
          ["d_2_inc.in1","_U394.out"],
          ["inc_time.in1","_U394.out"],
          ["cmp_time.in1","_U395.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U396.in0"],
          ["d_1_at_max.out","d_0_am__U396.in1"],
          ["d_0_am__U397.in0","d_0_am__U396.out"],
          ["d_2_at_max.out","d_0_am__U397.in1"],
          ["d_0_next_value.sel","d_0_am__U397.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U398.in0"],
          ["d_2_at_max.out","d_1_am__U398.in1"],
          ["d_1_next_value.sel","d_1_am__U398.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U405":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U406"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U422":{
            "modref":"corebit.and"
          },
          "d_0_am__U423":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U424":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U420.out"],
          ["d_1_inc.in1","_U420.out"],
          ["d_2_inc.in1","_U420.out"],
          ["inc_time.in1","_U420.out"],
          ["cmp_time.in1","_U421.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U422.in0"],
          ["d_1_at_max.out","d_0_am__U422.in1"],
          ["d_0_am__U423.in0","d_0_am__U422.out"],
          ["d_2_at_max.out","d_0_am__U423.in1"],
          ["d_0_next_value.sel","d_0_am__U423.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U424.in0"],
          ["d_2_at_max.out","d_1_am__U424.in1"],
          ["d_1_next_value.sel","d_1_am__U424.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U431":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U432"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U448":{
            "modref":"corebit.and"
          },
          "d_0_am__U449":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U450":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U446.out"],
          ["d_1_inc.in1","_U446.out"],
          ["d_2_inc.in1","_U446.out"],
          ["inc_time.in1","_U446.out"],
          ["cmp_time.in1","_U447.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U448.in0"],
          ["d_1_at_max.out","d_0_am__U448.in1"],
          ["d_0_am__U449.in0","d_0_am__U448.out"],
          ["d_2_at_max.out","d_0_am__U449.in1"],
          ["d_0_next_value.sel","d_0_am__U449.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U450.in0"],
          ["d_2_at_max.out","d_1_am__U450.in1"],
          ["d_1_next_value.sel","d_1_am__U450.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U457":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U458"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U482":{
            "modref":"corebit.and"
          },
          "d_0_am__U483":{
            "modref":"corebit.and"
          },
          "d_0_am__U484":{
            "modref":"corebit.and"
          },
          "d_0_am__U485":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U486":{
            "modref":"corebit.and"
          },
          "d_1_am__U487":{
            "modref":"corebit.and"
          },
          "d_1_am__U488":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U489":{
            "modref":"corebit.and"
          },
          "d_2_am__U490":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U491":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U480.out"],
          ["d_1_inc.in1","_U480.out"],
          ["d_2_inc.in1","_U480.out"],
          ["d_3_inc.in1","_U480.out"],
          ["d_4_inc.in1","_U480.out"],
          ["inc_time.in1","_U480.out"],
          ["cmp_time.in1","_U481.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U482.in0"],
          ["d_1_at_max.out","d_0_am__U482.in1"],
          ["d_0_am__U483.in0","d_0_am__U482.out"],
          ["d_2_at_max.out","d_0_am__U483.in1"],
          ["d_0_am__U484.in0","d_0_am__U483.out"],
          ["d_3_at_max.out","d_0_am__U484.in1"],
          ["d_0_am__U485.in0","d_0_am__U484.out"],
          ["d_4_at_max.out","d_0_am__U485.in1"],
          ["d_0_next_value.sel","d_0_am__U485.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U486.in0"],
          ["d_2_at_max.out","d_1_am__U486.in1"],
          ["d_1_am__U487.in0","d_1_am__U486.out"],
          ["d_3_at_max.out","d_1_am__U487.in1"],
          ["d_1_am__U488.in0","d_1_am__U487.out"],
          ["d_4_at_max.out","d_1_am__U488.in1"],
          ["d_1_next_value.sel","d_1_am__U488.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U489.in0"],
          ["d_3_at_max.out","d_2_am__U489.in1"],
          ["d_2_am__U490.in0","d_2_am__U489.out"],
          ["d_4_at_max.out","d_2_am__U490.in1"],
          ["d_2_next_value.sel","d_2_am__U490.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U491.in0"],
          ["d_4_at_max.out","d_3_am__U491.in1"],
          ["d_3_next_value.sel","d_3_am__U491.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U514":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U515"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U539":{
            "modref":"corebit.and"
          },
          "d_0_am__U540":{
            "modref":"corebit.and"
          },
          "d_0_am__U541":{
            "modref":"corebit.and"
          },
          "d_0_am__U542":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U543":{
            "modref":"corebit.and"
          },
          "d_1_am__U544":{
            "modref":"corebit.and"
          },
          "d_1_am__U545":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U546":{
            "modref":"corebit.and"
          },
          "d_2_am__U547":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U548":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U537.out"],
          ["d_1_inc.in1","_U537.out"],
          ["d_2_inc.in1","_U537.out"],
          ["d_3_inc.in1","_U537.out"],
          ["d_4_inc.in1","_U537.out"],
          ["inc_time.in1","_U537.out"],
          ["cmp_time.in1","_U538.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U539.in0"],
          ["d_1_at_max.out","d_0_am__U539.in1"],
          ["d_0_am__U540.in0","d_0_am__U539.out"],
          ["d_2_at_max.out","d_0_am__U540.in1"],
          ["d_0_am__U541.in0","d_0_am__U540.out"],
          ["d_3_at_max.out","d_0_am__U541.in1"],
          ["d_0_am__U542.in0","d_0_am__U541.out"],
          ["d_4_at_max.out","d_0_am__U542.in1"],
          ["d_0_next_value.sel","d_0_am__U542.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U543.in0"],
          ["d_2_at_max.out","d_1_am__U543.in1"],
          ["d_1_am__U544.in0","d_1_am__U543.out"],
          ["d_3_at_max.out","d_1_am__U544.in1"],
          ["d_1_am__U545.in0","d_1_am__U544.out"],
          ["d_4_at_max.out","d_1_am__U545.in1"],
          ["d_1_next_value.sel","d_1_am__U545.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U546.in0"],
          ["d_3_at_max.out","d_2_am__U546.in1"],
          ["d_2_am__U547.in0","d_2_am__U546.out"],
          ["d_4_at_max.out","d_2_am__U547.in1"],
          ["d_2_next_value.sel","d_2_am__U547.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U548.in0"],
          ["d_4_at_max.out","d_3_am__U548.in1"],
          ["d_3_next_value.sel","d_3_am__U548.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U52":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U53"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U69":{
            "modref":"corebit.and"
          },
          "d_0_am__U70":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U71":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U67.out"],
          ["d_1_inc.in1","_U67.out"],
          ["d_2_inc.in1","_U67.out"],
          ["inc_time.in1","_U67.out"],
          ["cmp_time.in1","_U68.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U69.in0"],
          ["d_1_at_max.out","d_0_am__U69.in1"],
          ["d_0_am__U70.in0","d_0_am__U69.out"],
          ["d_2_at_max.out","d_0_am__U70.in1"],
          ["d_0_next_value.sel","d_0_am__U70.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U71.in0"],
          ["d_2_at_max.out","d_1_am__U71.in1"],
          ["d_1_next_value.sel","d_1_am__U71.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U571":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U572"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U596":{
            "modref":"corebit.and"
          },
          "d_0_am__U597":{
            "modref":"corebit.and"
          },
          "d_0_am__U598":{
            "modref":"corebit.and"
          },
          "d_0_am__U599":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U600":{
            "modref":"corebit.and"
          },
          "d_1_am__U601":{
            "modref":"corebit.and"
          },
          "d_1_am__U602":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U603":{
            "modref":"corebit.and"
          },
          "d_2_am__U604":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U605":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U594.out"],
          ["d_1_inc.in1","_U594.out"],
          ["d_2_inc.in1","_U594.out"],
          ["d_3_inc.in1","_U594.out"],
          ["d_4_inc.in1","_U594.out"],
          ["inc_time.in1","_U594.out"],
          ["cmp_time.in1","_U595.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U596.in0"],
          ["d_1_at_max.out","d_0_am__U596.in1"],
          ["d_0_am__U597.in0","d_0_am__U596.out"],
          ["d_2_at_max.out","d_0_am__U597.in1"],
          ["d_0_am__U598.in0","d_0_am__U597.out"],
          ["d_3_at_max.out","d_0_am__U598.in1"],
          ["d_0_am__U599.in0","d_0_am__U598.out"],
          ["d_4_at_max.out","d_0_am__U599.in1"],
          ["d_0_next_value.sel","d_0_am__U599.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U600.in0"],
          ["d_2_at_max.out","d_1_am__U600.in1"],
          ["d_1_am__U601.in0","d_1_am__U600.out"],
          ["d_3_at_max.out","d_1_am__U601.in1"],
          ["d_1_am__U602.in0","d_1_am__U601.out"],
          ["d_4_at_max.out","d_1_am__U602.in1"],
          ["d_1_next_value.sel","d_1_am__U602.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U603.in0"],
          ["d_3_at_max.out","d_2_am__U603.in1"],
          ["d_2_am__U604.in0","d_2_am__U603.out"],
          ["d_4_at_max.out","d_2_am__U604.in1"],
          ["d_2_next_value.sel","d_2_am__U604.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U605.in0"],
          ["d_4_at_max.out","d_3_am__U605.in1"],
          ["d_3_next_value.sel","d_3_am__U605.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U628":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U629"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U653":{
            "modref":"corebit.and"
          },
          "d_0_am__U654":{
            "modref":"corebit.and"
          },
          "d_0_am__U655":{
            "modref":"corebit.and"
          },
          "d_0_am__U656":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U657":{
            "modref":"corebit.and"
          },
          "d_1_am__U658":{
            "modref":"corebit.and"
          },
          "d_1_am__U659":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U660":{
            "modref":"corebit.and"
          },
          "d_2_am__U661":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U662":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U651.out"],
          ["d_1_inc.in1","_U651.out"],
          ["d_2_inc.in1","_U651.out"],
          ["d_3_inc.in1","_U651.out"],
          ["d_4_inc.in1","_U651.out"],
          ["inc_time.in1","_U651.out"],
          ["cmp_time.in1","_U652.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U653.in0"],
          ["d_1_at_max.out","d_0_am__U653.in1"],
          ["d_0_am__U654.in0","d_0_am__U653.out"],
          ["d_2_at_max.out","d_0_am__U654.in1"],
          ["d_0_am__U655.in0","d_0_am__U654.out"],
          ["d_3_at_max.out","d_0_am__U655.in1"],
          ["d_0_am__U656.in0","d_0_am__U655.out"],
          ["d_4_at_max.out","d_0_am__U656.in1"],
          ["d_0_next_value.sel","d_0_am__U656.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U657.in0"],
          ["d_2_at_max.out","d_1_am__U657.in1"],
          ["d_1_am__U658.in0","d_1_am__U657.out"],
          ["d_3_at_max.out","d_1_am__U658.in1"],
          ["d_1_am__U659.in0","d_1_am__U658.out"],
          ["d_4_at_max.out","d_1_am__U659.in1"],
          ["d_1_next_value.sel","d_1_am__U659.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U660.in0"],
          ["d_3_at_max.out","d_2_am__U660.in1"],
          ["d_2_am__U661.in0","d_2_am__U660.out"],
          ["d_4_at_max.out","d_2_am__U661.in1"],
          ["d_2_next_value.sel","d_2_am__U661.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U662.in0"],
          ["d_4_at_max.out","d_3_am__U662.in1"],
          ["d_3_next_value.sel","d_3_am__U662.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U685":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U709":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U686"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U710":{
            "modref":"corebit.and"
          },
          "d_0_am__U711":{
            "modref":"corebit.and"
          },
          "d_0_am__U712":{
            "modref":"corebit.and"
          },
          "d_0_am__U713":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U714":{
            "modref":"corebit.and"
          },
          "d_1_am__U715":{
            "modref":"corebit.and"
          },
          "d_1_am__U716":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U717":{
            "modref":"corebit.and"
          },
          "d_2_am__U718":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U719":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U708.out"],
          ["d_1_inc.in1","_U708.out"],
          ["d_2_inc.in1","_U708.out"],
          ["d_3_inc.in1","_U708.out"],
          ["d_4_inc.in1","_U708.out"],
          ["inc_time.in1","_U708.out"],
          ["cmp_time.in1","_U709.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U710.in0"],
          ["d_1_at_max.out","d_0_am__U710.in1"],
          ["d_0_am__U711.in0","d_0_am__U710.out"],
          ["d_2_at_max.out","d_0_am__U711.in1"],
          ["d_0_am__U712.in0","d_0_am__U711.out"],
          ["d_3_at_max.out","d_0_am__U712.in1"],
          ["d_0_am__U713.in0","d_0_am__U712.out"],
          ["d_4_at_max.out","d_0_am__U713.in1"],
          ["d_0_next_value.sel","d_0_am__U713.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U714.in0"],
          ["d_2_at_max.out","d_1_am__U714.in1"],
          ["d_1_am__U715.in0","d_1_am__U714.out"],
          ["d_3_at_max.out","d_1_am__U715.in1"],
          ["d_1_am__U716.in0","d_1_am__U715.out"],
          ["d_4_at_max.out","d_1_am__U716.in1"],
          ["d_1_next_value.sel","d_1_am__U716.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U717.in0"],
          ["d_3_at_max.out","d_2_am__U717.in1"],
          ["d_2_am__U718.in0","d_2_am__U717.out"],
          ["d_4_at_max.out","d_2_am__U718.in1"],
          ["d_2_next_value.sel","d_2_am__U718.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U719.in0"],
          ["d_4_at_max.out","d_3_am__U719.in1"],
          ["d_3_next_value.sel","d_3_am__U719.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U742":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U743"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U767":{
            "modref":"corebit.and"
          },
          "d_0_am__U768":{
            "modref":"corebit.and"
          },
          "d_0_am__U769":{
            "modref":"corebit.and"
          },
          "d_0_am__U770":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U771":{
            "modref":"corebit.and"
          },
          "d_1_am__U772":{
            "modref":"corebit.and"
          },
          "d_1_am__U773":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U774":{
            "modref":"corebit.and"
          },
          "d_2_am__U775":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U776":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U765.out"],
          ["d_1_inc.in1","_U765.out"],
          ["d_2_inc.in1","_U765.out"],
          ["d_3_inc.in1","_U765.out"],
          ["d_4_inc.in1","_U765.out"],
          ["inc_time.in1","_U765.out"],
          ["cmp_time.in1","_U766.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U767.in0"],
          ["d_1_at_max.out","d_0_am__U767.in1"],
          ["d_0_am__U768.in0","d_0_am__U767.out"],
          ["d_2_at_max.out","d_0_am__U768.in1"],
          ["d_0_am__U769.in0","d_0_am__U768.out"],
          ["d_3_at_max.out","d_0_am__U769.in1"],
          ["d_0_am__U770.in0","d_0_am__U769.out"],
          ["d_4_at_max.out","d_0_am__U770.in1"],
          ["d_0_next_value.sel","d_0_am__U770.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U771.in0"],
          ["d_2_at_max.out","d_1_am__U771.in1"],
          ["d_1_am__U772.in0","d_1_am__U771.out"],
          ["d_3_at_max.out","d_1_am__U772.in1"],
          ["d_1_am__U773.in0","d_1_am__U772.out"],
          ["d_4_at_max.out","d_1_am__U773.in1"],
          ["d_1_next_value.sel","d_1_am__U773.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U774.in0"],
          ["d_3_at_max.out","d_2_am__U774.in1"],
          ["d_2_am__U775.in0","d_2_am__U774.out"],
          ["d_4_at_max.out","d_2_am__U775.in1"],
          ["d_2_next_value.sel","d_2_am__U775.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U776.in0"],
          ["d_4_at_max.out","d_3_am__U776.in1"],
          ["d_3_next_value.sel","d_3_am__U776.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U78":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U79"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_am__U96":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U97":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U93.out"],
          ["d_1_inc.in1","_U93.out"],
          ["d_2_inc.in1","_U93.out"],
          ["inc_time.in1","_U93.out"],
          ["cmp_time.in1","_U94.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U95.in0"],
          ["d_1_at_max.out","d_0_am__U95.in1"],
          ["d_0_am__U96.in0","d_0_am__U95.out"],
          ["d_2_at_max.out","d_0_am__U96.in1"],
          ["d_0_next_value.sel","d_0_am__U96.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U97.in0"],
          ["d_2_at_max.out","d_1_am__U97.in1"],
          ["d_1_next_value.sel","d_1_am__U97.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U799":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U800"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U824":{
            "modref":"corebit.and"
          },
          "d_0_am__U825":{
            "modref":"corebit.and"
          },
          "d_0_am__U826":{
            "modref":"corebit.and"
          },
          "d_0_am__U827":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U828":{
            "modref":"corebit.and"
          },
          "d_1_am__U829":{
            "modref":"corebit.and"
          },
          "d_1_am__U830":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U831":{
            "modref":"corebit.and"
          },
          "d_2_am__U832":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U833":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U822.out"],
          ["d_1_inc.in1","_U822.out"],
          ["d_2_inc.in1","_U822.out"],
          ["d_3_inc.in1","_U822.out"],
          ["d_4_inc.in1","_U822.out"],
          ["inc_time.in1","_U822.out"],
          ["cmp_time.in1","_U823.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U824.in0"],
          ["d_1_at_max.out","d_0_am__U824.in1"],
          ["d_0_am__U825.in0","d_0_am__U824.out"],
          ["d_2_at_max.out","d_0_am__U825.in1"],
          ["d_0_am__U826.in0","d_0_am__U825.out"],
          ["d_3_at_max.out","d_0_am__U826.in1"],
          ["d_0_am__U827.in0","d_0_am__U826.out"],
          ["d_4_at_max.out","d_0_am__U827.in1"],
          ["d_0_next_value.sel","d_0_am__U827.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U828.in0"],
          ["d_2_at_max.out","d_1_am__U828.in1"],
          ["d_1_am__U829.in0","d_1_am__U828.out"],
          ["d_3_at_max.out","d_1_am__U829.in1"],
          ["d_1_am__U830.in0","d_1_am__U829.out"],
          ["d_4_at_max.out","d_1_am__U830.in1"],
          ["d_1_next_value.sel","d_1_am__U830.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U831.in0"],
          ["d_3_at_max.out","d_2_am__U831.in1"],
          ["d_2_am__U832.in0","d_2_am__U831.out"],
          ["d_4_at_max.out","d_2_am__U832.in1"],
          ["d_2_next_value.sel","d_2_am__U832.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U833.in0"],
          ["d_4_at_max.out","d_3_am__U833.in1"],
          ["d_3_next_value.sel","d_3_am__U833.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U856":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U879":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U857"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U881":{
            "modref":"corebit.and"
          },
          "d_0_am__U882":{
            "modref":"corebit.and"
          },
          "d_0_am__U883":{
            "modref":"corebit.and"
          },
          "d_0_am__U884":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U885":{
            "modref":"corebit.and"
          },
          "d_1_am__U886":{
            "modref":"corebit.and"
          },
          "d_1_am__U887":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U888":{
            "modref":"corebit.and"
          },
          "d_2_am__U889":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U890":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U879.out"],
          ["d_1_inc.in1","_U879.out"],
          ["d_2_inc.in1","_U879.out"],
          ["d_3_inc.in1","_U879.out"],
          ["d_4_inc.in1","_U879.out"],
          ["inc_time.in1","_U879.out"],
          ["cmp_time.in1","_U880.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U881.in0"],
          ["d_1_at_max.out","d_0_am__U881.in1"],
          ["d_0_am__U882.in0","d_0_am__U881.out"],
          ["d_2_at_max.out","d_0_am__U882.in1"],
          ["d_0_am__U883.in0","d_0_am__U882.out"],
          ["d_3_at_max.out","d_0_am__U883.in1"],
          ["d_0_am__U884.in0","d_0_am__U883.out"],
          ["d_4_at_max.out","d_0_am__U884.in1"],
          ["d_0_next_value.sel","d_0_am__U884.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U885.in0"],
          ["d_2_at_max.out","d_1_am__U885.in1"],
          ["d_1_am__U886.in0","d_1_am__U885.out"],
          ["d_3_at_max.out","d_1_am__U886.in1"],
          ["d_1_am__U887.in0","d_1_am__U886.out"],
          ["d_4_at_max.out","d_1_am__U887.in1"],
          ["d_1_next_value.sel","d_1_am__U887.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U888.in0"],
          ["d_3_at_max.out","d_2_am__U888.in1"],
          ["d_2_am__U889.in0","d_2_am__U888.out"],
          ["d_4_at_max.out","d_2_am__U889.in1"],
          ["d_2_next_value.sel","d_2_am__U889.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U890.in0"],
          ["d_4_at_max.out","d_3_am__U890.in1"],
          ["d_3_next_value.sel","d_3_am__U890.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U913":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U914"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U930":{
            "modref":"corebit.and"
          },
          "d_0_am__U931":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U932":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U928.out"],
          ["d_1_inc.in1","_U928.out"],
          ["d_2_inc.in1","_U928.out"],
          ["inc_time.in1","_U928.out"],
          ["cmp_time.in1","_U929.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U930.in0"],
          ["d_1_at_max.out","d_0_am__U930.in1"],
          ["d_0_am__U931.in0","d_0_am__U930.out"],
          ["d_2_at_max.out","d_0_am__U931.in1"],
          ["d_0_next_value.sel","d_0_am__U931.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U932.in0"],
          ["d_2_at_max.out","d_1_am__U932.in1"],
          ["d_1_next_value.sel","d_1_am__U932.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U951":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U952"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U968":{
            "modref":"corebit.and"
          },
          "d_0_am__U969":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U970":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U966.out"],
          ["d_1_inc.in1","_U966.out"],
          ["d_2_inc.in1","_U966.out"],
          ["inc_time.in1","_U966.out"],
          ["cmp_time.in1","_U967.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U968.in0"],
          ["d_1_at_max.out","d_0_am__U968.in1"],
          ["d_0_am__U969.in0","d_0_am__U968.out"],
          ["d_2_at_max.out","d_0_am__U969.in1"],
          ["d_0_next_value.sel","d_0_am__U969.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U970.in0"],
          ["d_2_at_max.out","d_1_am__U970.in1"],
          ["d_1_next_value.sel","d_1_am__U970.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U989":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1005":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U990"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1006":{
            "modref":"corebit.and"
          },
          "d_0_am__U1007":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1008":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1004.out"],
          ["d_1_inc.in1","_U1004.out"],
          ["d_2_inc.in1","_U1004.out"],
          ["inc_time.in1","_U1004.out"],
          ["cmp_time.in1","_U1005.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1006.in0"],
          ["d_1_at_max.out","d_0_am__U1006.in1"],
          ["d_0_am__U1007.in0","d_0_am__U1006.out"],
          ["d_2_at_max.out","d_0_am__U1007.in1"],
          ["d_0_next_value.sel","d_0_am__U1007.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1008.in0"],
          ["d_2_at_max.out","d_1_am__U1008.in1"],
          ["d_1_next_value.sel","d_1_am__U1008.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U1015":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1016":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1017":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1018":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1016.in"],
          ["self.out.0","_U1016.out"],
          ["self.in.1","_U1017.in"],
          ["self.out.1","_U1017.out"],
          ["self.in.2","_U1018.in"],
          ["self.out.2","_U1018.out"]
        ]
      },
      "array_delay_U1023":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1024":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1025":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1026":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1024.in"],
          ["self.out.0","_U1024.out"],
          ["self.in.1","_U1025.in"],
          ["self.out.1","_U1025.out"],
          ["self.in.2","_U1026.in"],
          ["self.out.2","_U1026.out"]
        ]
      },
      "array_delay_U1053":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1054":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1055":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1056":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1054.in"],
          ["self.out.0","_U1054.out"],
          ["self.in.1","_U1055.in"],
          ["self.out.1","_U1055.out"],
          ["self.in.2","_U1056.in"],
          ["self.out.2","_U1056.out"]
        ]
      },
      "array_delay_U1061":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1062":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1064":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1062.in"],
          ["self.out.0","_U1062.out"],
          ["self.in.1","_U1063.in"],
          ["self.out.1","_U1063.out"],
          ["self.in.2","_U1064.in"],
          ["self.out.2","_U1064.out"]
        ]
      },
      "array_delay_U1091":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1092":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1093":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1094":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1092.in"],
          ["self.out.0","_U1092.out"],
          ["self.in.1","_U1093.in"],
          ["self.out.1","_U1093.out"],
          ["self.in.2","_U1094.in"],
          ["self.out.2","_U1094.out"]
        ]
      },
      "array_delay_U1099":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1101":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1100.in"],
          ["self.out.0","_U1100.out"],
          ["self.in.1","_U1101.in"],
          ["self.out.1","_U1101.out"],
          ["self.in.2","_U1102.in"],
          ["self.out.2","_U1102.out"]
        ]
      },
      "array_delay_U1129":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1130.in"],
          ["self.out.0","_U1130.out"],
          ["self.in.1","_U1131.in"],
          ["self.out.1","_U1131.out"],
          ["self.in.2","_U1132.in"],
          ["self.out.2","_U1132.out"]
        ]
      },
      "array_delay_U1137":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1138.in"],
          ["self.out.0","_U1138.out"],
          ["self.in.1","_U1139.in"],
          ["self.out.1","_U1139.out"],
          ["self.in.2","_U1140.in"],
          ["self.out.2","_U1140.out"]
        ]
      },
      "array_delay_U1167":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1168.in"],
          ["self.out.0","_U1168.out"],
          ["self.in.1","_U1169.in"],
          ["self.out.1","_U1169.out"],
          ["self.in.2","_U1170.in"],
          ["self.out.2","_U1170.out"]
        ]
      },
      "array_delay_U1175":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1176.in"],
          ["self.out.0","_U1176.out"],
          ["self.in.1","_U1177.in"],
          ["self.out.1","_U1177.out"],
          ["self.in.2","_U1178.in"],
          ["self.out.2","_U1178.out"]
        ]
      },
      "array_delay_U1205":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1206.in"],
          ["self.out.0","_U1206.out"],
          ["self.in.1","_U1207.in"],
          ["self.out.1","_U1207.out"],
          ["self.in.2","_U1208.in"],
          ["self.out.2","_U1208.out"]
        ]
      },
      "array_delay_U1213":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1214.in"],
          ["self.out.0","_U1214.out"],
          ["self.in.1","_U1215.in"],
          ["self.out.1","_U1215.out"],
          ["self.in.2","_U1216.in"],
          ["self.out.2","_U1216.out"]
        ]
      },
      "array_delay_U498":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U500":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U501":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U499.in"],
          ["self.out.0","_U499.out"],
          ["self.in.1","_U500.in"],
          ["self.out.1","_U500.out"],
          ["self.in.2","_U501.in"],
          ["self.out.2","_U501.out"],
          ["self.in.3","_U502.in"],
          ["self.out.3","_U502.out"],
          ["self.in.4","_U503.in"],
          ["self.out.4","_U503.out"]
        ]
      },
      "array_delay_U508":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U509":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U509.in"],
          ["self.out.0","_U509.out"],
          ["self.in.1","_U510.in"],
          ["self.out.1","_U510.out"],
          ["self.in.2","_U511.in"],
          ["self.out.2","_U511.out"],
          ["self.in.3","_U512.in"],
          ["self.out.3","_U512.out"],
          ["self.in.4","_U513.in"],
          ["self.out.4","_U513.out"]
        ]
      },
      "array_delay_U555":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U556.in"],
          ["self.out.0","_U556.out"],
          ["self.in.1","_U557.in"],
          ["self.out.1","_U557.out"],
          ["self.in.2","_U558.in"],
          ["self.out.2","_U558.out"],
          ["self.in.3","_U559.in"],
          ["self.out.3","_U559.out"],
          ["self.in.4","_U560.in"],
          ["self.out.4","_U560.out"]
        ]
      },
      "array_delay_U565":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U570":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U566.in"],
          ["self.out.0","_U566.out"],
          ["self.in.1","_U567.in"],
          ["self.out.1","_U567.out"],
          ["self.in.2","_U568.in"],
          ["self.out.2","_U568.out"],
          ["self.in.3","_U569.in"],
          ["self.out.3","_U569.out"],
          ["self.in.4","_U570.in"],
          ["self.out.4","_U570.out"]
        ]
      },
      "array_delay_U612":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U613":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U614":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U615":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U616":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U617":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U613.in"],
          ["self.out.0","_U613.out"],
          ["self.in.1","_U614.in"],
          ["self.out.1","_U614.out"],
          ["self.in.2","_U615.in"],
          ["self.out.2","_U615.out"],
          ["self.in.3","_U616.in"],
          ["self.out.3","_U616.out"],
          ["self.in.4","_U617.in"],
          ["self.out.4","_U617.out"]
        ]
      },
      "array_delay_U622":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U623":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U624":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U623.in"],
          ["self.out.0","_U623.out"],
          ["self.in.1","_U624.in"],
          ["self.out.1","_U624.out"],
          ["self.in.2","_U625.in"],
          ["self.out.2","_U625.out"],
          ["self.in.3","_U626.in"],
          ["self.out.3","_U626.out"],
          ["self.in.4","_U627.in"],
          ["self.out.4","_U627.out"]
        ]
      },
      "array_delay_U669":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U670":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U671":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U672":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U673":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U674":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U670.in"],
          ["self.out.0","_U670.out"],
          ["self.in.1","_U671.in"],
          ["self.out.1","_U671.out"],
          ["self.in.2","_U672.in"],
          ["self.out.2","_U672.out"],
          ["self.in.3","_U673.in"],
          ["self.out.3","_U673.out"],
          ["self.in.4","_U674.in"],
          ["self.out.4","_U674.out"]
        ]
      },
      "array_delay_U679":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U680":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U683":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U684":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U680.in"],
          ["self.out.0","_U680.out"],
          ["self.in.1","_U681.in"],
          ["self.out.1","_U681.out"],
          ["self.in.2","_U682.in"],
          ["self.out.2","_U682.out"],
          ["self.in.3","_U683.in"],
          ["self.out.3","_U683.out"],
          ["self.in.4","_U684.in"],
          ["self.out.4","_U684.out"]
        ]
      },
      "array_delay_U726":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U728":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U729":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U731":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U727.in"],
          ["self.out.0","_U727.out"],
          ["self.in.1","_U728.in"],
          ["self.out.1","_U728.out"],
          ["self.in.2","_U729.in"],
          ["self.out.2","_U729.out"],
          ["self.in.3","_U730.in"],
          ["self.out.3","_U730.out"],
          ["self.in.4","_U731.in"],
          ["self.out.4","_U731.out"]
        ]
      },
      "array_delay_U736":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U737":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U738":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U739":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U740":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U741":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U737.in"],
          ["self.out.0","_U737.out"],
          ["self.in.1","_U738.in"],
          ["self.out.1","_U738.out"],
          ["self.in.2","_U739.in"],
          ["self.out.2","_U739.out"],
          ["self.in.3","_U740.in"],
          ["self.out.3","_U740.out"],
          ["self.in.4","_U741.in"],
          ["self.out.4","_U741.out"]
        ]
      },
      "array_delay_U783":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U784":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U785":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U786":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U787":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U788":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U784.in"],
          ["self.out.0","_U784.out"],
          ["self.in.1","_U785.in"],
          ["self.out.1","_U785.out"],
          ["self.in.2","_U786.in"],
          ["self.out.2","_U786.out"],
          ["self.in.3","_U787.in"],
          ["self.out.3","_U787.out"],
          ["self.in.4","_U788.in"],
          ["self.out.4","_U788.out"]
        ]
      },
      "array_delay_U793":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U794":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U795":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U796":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U797":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U798":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U794.in"],
          ["self.out.0","_U794.out"],
          ["self.in.1","_U795.in"],
          ["self.out.1","_U795.out"],
          ["self.in.2","_U796.in"],
          ["self.out.2","_U796.out"],
          ["self.in.3","_U797.in"],
          ["self.out.3","_U797.out"],
          ["self.in.4","_U798.in"],
          ["self.out.4","_U798.out"]
        ]
      },
      "array_delay_U840":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U841":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U842":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U843":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U844":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U845":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U841.in"],
          ["self.out.0","_U841.out"],
          ["self.in.1","_U842.in"],
          ["self.out.1","_U842.out"],
          ["self.in.2","_U843.in"],
          ["self.out.2","_U843.out"],
          ["self.in.3","_U844.in"],
          ["self.out.3","_U844.out"],
          ["self.in.4","_U845.in"],
          ["self.out.4","_U845.out"]
        ]
      },
      "array_delay_U850":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U851":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U852":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U853":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U854":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U855":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U851.in"],
          ["self.out.0","_U851.out"],
          ["self.in.1","_U852.in"],
          ["self.out.1","_U852.out"],
          ["self.in.2","_U853.in"],
          ["self.out.2","_U853.out"],
          ["self.in.3","_U854.in"],
          ["self.out.3","_U854.out"],
          ["self.in.4","_U855.in"],
          ["self.out.4","_U855.out"]
        ]
      },
      "array_delay_U897":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U898":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U899":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U900":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U901":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U902":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U898.in"],
          ["self.out.0","_U898.out"],
          ["self.in.1","_U899.in"],
          ["self.out.1","_U899.out"],
          ["self.in.2","_U900.in"],
          ["self.out.2","_U900.out"],
          ["self.in.3","_U901.in"],
          ["self.out.3","_U901.out"],
          ["self.in.4","_U902.in"],
          ["self.out.4","_U902.out"]
        ]
      },
      "array_delay_U907":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U908":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U909":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U910":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U911":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U912":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U908.in"],
          ["self.out.0","_U908.out"],
          ["self.in.1","_U909.in"],
          ["self.out.1","_U909.out"],
          ["self.in.2","_U910.in"],
          ["self.out.2","_U910.out"],
          ["self.in.3","_U911.in"],
          ["self.out.3","_U911.out"],
          ["self.in.4","_U912.in"],
          ["self.out.4","_U912.out"]
        ]
      },
      "array_delay_U939":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U940":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U941":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U942":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U940.in"],
          ["self.out.0","_U940.out"],
          ["self.in.1","_U941.in"],
          ["self.out.1","_U941.out"],
          ["self.in.2","_U942.in"],
          ["self.out.2","_U942.out"]
        ]
      },
      "array_delay_U947":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U948":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U949":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U950":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U948.in"],
          ["self.out.0","_U948.out"],
          ["self.in.1","_U949.in"],
          ["self.out.1","_U949.out"],
          ["self.in.2","_U950.in"],
          ["self.out.2","_U950.out"]
        ]
      },
      "array_delay_U977":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U978":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U979":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U980":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U978.in"],
          ["self.out.0","_U978.out"],
          ["self.in.1","_U979.in"],
          ["self.out.1","_U979.out"],
          ["self.in.2","_U980.in"],
          ["self.out.2","_U980.out"]
        ]
      },
      "array_delay_U985":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U986":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U987":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U988":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U986.in"],
          ["self.out.0","_U986.out"],
          ["self.in.1","_U987.in"],
          ["self.out.1","_U987.out"],
          ["self.in.2","_U988.in"],
          ["self.out.2","_U988.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_10_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_10_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_11_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_12_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_13_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_14_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_15_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_8_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_9_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_3_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_4_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_4_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_5_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_5_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_6_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_6_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_7_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_7_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247":{
            "modref":"global.aff__U1225"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551":{
            "modref":"global.aff__U1529"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270":{
            "modref":"global.aff__U1248"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574":{
            "modref":"global.aff__U1552"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293":{
            "modref":"global.aff__U1271"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597":{
            "modref":"global.aff__U1575"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316":{
            "modref":"global.aff__U1294"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620":{
            "modref":"global.aff__U1598"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339":{
            "modref":"global.aff__U1317"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643":{
            "modref":"global.aff__U1621"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362":{
            "modref":"global.aff__U1340"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666":{
            "modref":"global.aff__U1644"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377":{
            "modref":"global.aff__U1363"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392":{
            "modref":"global.aff__U1378"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407":{
            "modref":"global.aff__U1393"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422":{
            "modref":"global.aff__U1408"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437":{
            "modref":"global.aff__U1423"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452":{
            "modref":"global.aff__U1438"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467":{
            "modref":"global.aff__U1453"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482":{
            "modref":"global.aff__U1468"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505":{
            "modref":"global.aff__U1483"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689":{
            "modref":"global.aff__U1667"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528":{
            "modref":"global.aff__U1506"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712":{
            "modref":"global.aff__U1690"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727":{
            "modref":"global.aff__U1713"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742":{
            "modref":"global.aff__U1728"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757":{
            "modref":"global.aff__U1743"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772":{
            "modref":"global.aff__U1758"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787":{
            "modref":"global.aff__U1773"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802":{
            "modref":"global.aff__U1788"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817":{
            "modref":"global.aff__U1803"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832":{
            "modref":"global.aff__U1818"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U1217.out"],
          ["bank_1.chain_data_in","_U1218.out"],
          ["bank_2.chain_data_in","_U1219.out"],
          ["bank_3.chain_data_in","_U1220.out"],
          ["bank_4.chain_data_in","_U1221.out"],
          ["bank_5.chain_data_in","_U1222.out"],
          ["bank_6.chain_data_in","_U1223.out"],
          ["bank_7.chain_data_in","_U1224.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_8_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_net.in","bank_0.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_net.in","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727.out","bank_0.read_addr_1"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.wen_0"],
          ["self.op_hcompute_conv_stencil_8_write_wen","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505.out","bank_0.write_addr_1"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_9_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_net.in","bank_1.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_net.in","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742.out","bank_1.read_addr_1"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.ren_0"],
          ["self.op_hcompute_hw_output_stencil_1_read_ren","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.wen_0"],
          ["self.op_hcompute_conv_stencil_9_write_wen","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528.out","bank_1.write_addr_1"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_10_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_net.in","bank_2.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_net.in","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757.out","bank_2.read_addr_1"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.ren_0"],
          ["self.op_hcompute_hw_output_stencil_2_read_ren","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_conv_stencil_10_write_wen","bank_2.wen_0"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407.out","bank_2.write_addr_1"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_conv_stencil_11_write.0","bank_3.data_in_0"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_3.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_net.in","bank_3.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_net.in","bank_3.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574.out","bank_3.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772.out","bank_3.read_addr_1"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.ren_0"],
          ["self.op_hcompute_hw_output_stencil_3_read_ren","bank_3.ren_1"],
          ["self.rst_n","bank_3.rst_n"],
          ["self.op_hcompute_conv_stencil_11_write_wen","bank_3.wen_0"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_3.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270.out","bank_3.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422.out","bank_3.write_addr_1"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_conv_stencil_12_write.0","bank_4.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_4.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_net.in","bank_4.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_net.in","bank_4.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597.out","bank_4.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787.out","bank_4.read_addr_1"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.ren_0"],
          ["self.op_hcompute_hw_output_stencil_4_read_ren","bank_4.ren_1"],
          ["self.rst_n","bank_4.rst_n"],
          ["self.op_hcompute_conv_stencil_12_write_wen","bank_4.wen_0"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_4.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293.out","bank_4.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437.out","bank_4.write_addr_1"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_conv_stencil_13_write.0","bank_5.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_5.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_net.in","bank_5.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_net.in","bank_5.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620.out","bank_5.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802.out","bank_5.read_addr_1"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.ren_0"],
          ["self.op_hcompute_hw_output_stencil_5_read_ren","bank_5.ren_1"],
          ["self.rst_n","bank_5.rst_n"],
          ["self.op_hcompute_conv_stencil_13_write_wen","bank_5.wen_0"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_5.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316.out","bank_5.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452.out","bank_5.write_addr_1"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_conv_stencil_14_write.0","bank_6.data_in_0"],
          ["self.op_hcompute_conv_stencil_6_write.0","bank_6.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_net.in","bank_6.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_net.in","bank_6.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643.out","bank_6.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817.out","bank_6.read_addr_1"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.ren_0"],
          ["self.op_hcompute_hw_output_stencil_6_read_ren","bank_6.ren_1"],
          ["self.rst_n","bank_6.rst_n"],
          ["self.op_hcompute_conv_stencil_14_write_wen","bank_6.wen_0"],
          ["self.op_hcompute_conv_stencil_6_write_wen","bank_6.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339.out","bank_6.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467.out","bank_6.write_addr_1"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_conv_stencil_15_write.0","bank_7.data_in_0"],
          ["self.op_hcompute_conv_stencil_7_write.0","bank_7.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_net.in","bank_7.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_net.in","bank_7.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666.out","bank_7.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832.out","bank_7.read_addr_1"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.ren_0"],
          ["self.op_hcompute_hw_output_stencil_7_read_ren","bank_7.ren_1"],
          ["self.rst_n","bank_7.rst_n"],
          ["self.op_hcompute_conv_stencil_15_write_wen","bank_7.wen_0"],
          ["self.op_hcompute_conv_stencil_7_write_wen","bank_7.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362.out","bank_7.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482.out","bank_7.write_addr_1"],
          ["self.op_hcompute_conv_stencil_10_read.0","conv_stencil_op_hcompute_conv_stencil_10_167_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","conv_stencil_op_hcompute_conv_stencil_11_149_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","conv_stencil_op_hcompute_conv_stencil_12_131_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","conv_stencil_op_hcompute_conv_stencil_13_113_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","conv_stencil_op_hcompute_conv_stencil_14_95_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","conv_stencil_op_hcompute_conv_stencil_15_77_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","conv_stencil_op_hcompute_conv_stencil_8_53_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","conv_stencil_op_hcompute_conv_stencil_9_35_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_15_net.out"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_13_net.out"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","conv_stencil_op_hcompute_hw_output_stencil_2_11_net.out"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","conv_stencil_op_hcompute_hw_output_stencil_3_9_net.out"],
          ["self.op_hcompute_hw_output_stencil_4_read.0","conv_stencil_op_hcompute_hw_output_stencil_4_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_5_read.0","conv_stencil_op_hcompute_hw_output_stencil_5_5_net.out"],
          ["self.op_hcompute_hw_output_stencil_6_read.0","conv_stencil_op_hcompute_hw_output_stencil_6_3_net.out"],
          ["self.op_hcompute_hw_output_stencil_7_read.0","conv_stencil_op_hcompute_hw_output_stencil_7_1_net.out"],
          ["self.op_hcompute_conv_stencil_10_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551.d"],
          ["self.op_hcompute_conv_stencil_11_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574.d"],
          ["self.op_hcompute_conv_stencil_12_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597.d"],
          ["self.op_hcompute_conv_stencil_13_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620.d"],
          ["self.op_hcompute_conv_stencil_14_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643.d"],
          ["self.op_hcompute_conv_stencil_15_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377.d"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392.d"],
          ["self.op_hcompute_conv_stencil_2_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407.d"],
          ["self.op_hcompute_conv_stencil_3_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422.d"],
          ["self.op_hcompute_conv_stencil_4_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437.d"],
          ["self.op_hcompute_conv_stencil_5_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452.d"],
          ["self.op_hcompute_conv_stencil_6_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467.d"],
          ["self.op_hcompute_conv_stencil_7_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482.d"],
          ["self.op_hcompute_conv_stencil_8_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689.d"],
          ["self.op_hcompute_conv_stencil_9_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727.d"],
          ["self.op_hcompute_hw_output_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742.d"],
          ["self.op_hcompute_hw_output_stencil_2_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757.d"],
          ["self.op_hcompute_hw_output_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772.d"],
          ["self.op_hcompute_hw_output_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787.d"],
          ["self.op_hcompute_hw_output_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802.d"],
          ["self.op_hcompute_hw_output_stencil_6_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817.d"],
          ["self.op_hcompute_hw_output_stencil_7_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832.d"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__679.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$const_p0__682.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_852_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_853_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_854_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_855_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_856_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_857_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_858_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_3_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","inner_compute$add_852_866_867.in0"],
          ["inner_compute$add_conv_stencil_3_865_866.out","inner_compute$add_852_866_867.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write.0","inner_compute$add_852_866_867.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","inner_compute$add_853_864_865.in0"],
          ["inner_compute$add_854_863_864.out","inner_compute$add_853_864_865.in1"],
          ["inner_compute$add_conv_stencil_3_865_866.in1","inner_compute$add_853_864_865.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.out","inner_compute$add_854_863_864.in0"],
          ["inner_compute$add_855_862_863.out","inner_compute$add_854_863_864.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.out","inner_compute$add_855_862_863.in0"],
          ["inner_compute$add_856_861_862.out","inner_compute$add_855_862_863.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.out","inner_compute$add_856_861_862.in0"],
          ["inner_compute$add_857_860_861.out","inner_compute$add_856_861_862.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.out","inner_compute$add_857_860_861.in0"],
          ["inner_compute$add_858_859_860.out","inner_compute$add_857_860_861.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.out","inner_compute$add_858_859_860.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.out","inner_compute$add_858_859_860.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute$add_conv_stencil_3_865_866.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_919_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_920_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_921_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_922_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_923_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_924_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_925_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_4_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.out","inner_compute$add_919_933_934.in0"],
          ["inner_compute$add_conv_stencil_4_932_933.out","inner_compute$add_919_933_934.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write.0","inner_compute$add_919_933_934.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.out","inner_compute$add_920_931_932.in0"],
          ["inner_compute$add_921_930_931.out","inner_compute$add_920_931_932.in1"],
          ["inner_compute$add_conv_stencil_4_932_933.in1","inner_compute$add_920_931_932.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.out","inner_compute$add_921_930_931.in0"],
          ["inner_compute$add_922_929_930.out","inner_compute$add_921_930_931.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.out","inner_compute$add_922_929_930.in0"],
          ["inner_compute$add_923_928_929.out","inner_compute$add_922_929_930.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.out","inner_compute$add_923_928_929.in0"],
          ["inner_compute$add_924_927_928.out","inner_compute$add_923_928_929.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.out","inner_compute$add_924_927_928.in0"],
          ["inner_compute$add_925_926_927.out","inner_compute$add_924_927_928.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.out","inner_compute$add_925_926_927.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.out","inner_compute$add_925_926_927.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute$add_conv_stencil_4_932_933.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_986_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_987_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_988_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_989_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_990_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_991_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_992_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_5_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.out","inner_compute$add_986_1000_1001.in0"],
          ["inner_compute$add_conv_stencil_5_999_1000.out","inner_compute$add_986_1000_1001.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write.0","inner_compute$add_986_1000_1001.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.out","inner_compute$add_987_998_999.in0"],
          ["inner_compute$add_988_997_998.out","inner_compute$add_987_998_999.in1"],
          ["inner_compute$add_conv_stencil_5_999_1000.in1","inner_compute$add_987_998_999.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.out","inner_compute$add_988_997_998.in0"],
          ["inner_compute$add_989_996_997.out","inner_compute$add_988_997_998.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.out","inner_compute$add_989_996_997.in0"],
          ["inner_compute$add_990_995_996.out","inner_compute$add_989_996_997.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.out","inner_compute$add_990_995_996.in0"],
          ["inner_compute$add_991_994_995.out","inner_compute$add_990_995_996.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.out","inner_compute$add_991_994_995.in0"],
          ["inner_compute$add_992_993_994.out","inner_compute$add_991_994_995.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.out","inner_compute$add_992_993_994.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.out","inner_compute$add_992_993_994.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute$add_conv_stencil_5_999_1000.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1053_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1054_1065_1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1055_1064_1065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1056_1063_1064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1057_1062_1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1058_1061_1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1059_1060_1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_6_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.out","inner_compute$add_1053_1067_1068.in0"],
          ["inner_compute$add_conv_stencil_6_1066_1067.out","inner_compute$add_1053_1067_1068.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write.0","inner_compute$add_1053_1067_1068.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.out","inner_compute$add_1054_1065_1066.in0"],
          ["inner_compute$add_1055_1064_1065.out","inner_compute$add_1054_1065_1066.in1"],
          ["inner_compute$add_conv_stencil_6_1066_1067.in1","inner_compute$add_1054_1065_1066.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.out","inner_compute$add_1055_1064_1065.in0"],
          ["inner_compute$add_1056_1063_1064.out","inner_compute$add_1055_1064_1065.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.out","inner_compute$add_1056_1063_1064.in0"],
          ["inner_compute$add_1057_1062_1063.out","inner_compute$add_1056_1063_1064.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.out","inner_compute$add_1057_1062_1063.in0"],
          ["inner_compute$add_1058_1061_1062.out","inner_compute$add_1057_1062_1063.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.out","inner_compute$add_1058_1061_1062.in0"],
          ["inner_compute$add_1059_1060_1061.out","inner_compute$add_1058_1061_1062.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.out","inner_compute$add_1059_1060_1061.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.out","inner_compute$add_1059_1060_1061.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute$add_conv_stencil_6_1066_1067.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1120_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1121_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1122_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1123_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1124_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1125_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1126_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_7_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.out","inner_compute$add_1120_1134_1135.in0"],
          ["inner_compute$add_conv_stencil_7_1133_1134.out","inner_compute$add_1120_1134_1135.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write.0","inner_compute$add_1120_1134_1135.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.out","inner_compute$add_1121_1132_1133.in0"],
          ["inner_compute$add_1122_1131_1132.out","inner_compute$add_1121_1132_1133.in1"],
          ["inner_compute$add_conv_stencil_7_1133_1134.in1","inner_compute$add_1121_1132_1133.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.out","inner_compute$add_1122_1131_1132.in0"],
          ["inner_compute$add_1123_1130_1131.out","inner_compute$add_1122_1131_1132.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.out","inner_compute$add_1123_1130_1131.in0"],
          ["inner_compute$add_1124_1129_1130.out","inner_compute$add_1123_1130_1131.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.out","inner_compute$add_1124_1129_1130.in0"],
          ["inner_compute$add_1125_1128_1129.out","inner_compute$add_1124_1129_1130.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.out","inner_compute$add_1125_1128_1129.in0"],
          ["inner_compute$add_1126_1127_1128.out","inner_compute$add_1125_1128_1129.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.out","inner_compute$add_1126_1127_1128.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.out","inner_compute$add_1126_1127_1128.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute$add_conv_stencil_7_1133_1134.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1187_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1188_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1189_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1190_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1191_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1192_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1193_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_8_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.out","inner_compute$add_1187_1201_1202.in0"],
          ["inner_compute$add_conv_stencil_8_1200_1201.out","inner_compute$add_1187_1201_1202.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write.0","inner_compute$add_1187_1201_1202.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.out","inner_compute$add_1188_1199_1200.in0"],
          ["inner_compute$add_1189_1198_1199.out","inner_compute$add_1188_1199_1200.in1"],
          ["inner_compute$add_conv_stencil_8_1200_1201.in1","inner_compute$add_1188_1199_1200.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.out","inner_compute$add_1189_1198_1199.in0"],
          ["inner_compute$add_1190_1197_1198.out","inner_compute$add_1189_1198_1199.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.out","inner_compute$add_1190_1197_1198.in0"],
          ["inner_compute$add_1191_1196_1197.out","inner_compute$add_1190_1197_1198.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.out","inner_compute$add_1191_1196_1197.in0"],
          ["inner_compute$add_1192_1195_1196.out","inner_compute$add_1191_1196_1197.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.out","inner_compute$add_1192_1195_1196.in0"],
          ["inner_compute$add_1193_1194_1195.out","inner_compute$add_1192_1195_1196.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.out","inner_compute$add_1193_1194_1195.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.out","inner_compute$add_1193_1194_1195.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute$add_conv_stencil_8_1200_1201.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute$const_p0__685.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute$const_p0__688.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute$const_p0__691.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute$const_p0__694.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write.0","inner_compute$const_p0__697.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write.0","inner_compute$const_p0__700.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_718_732_733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_719_730_731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_720_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_721_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_722_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_723_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_724_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_1_731_732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.out","inner_compute$add_718_732_733.in0"],
          ["inner_compute$add_conv_stencil_1_731_732.out","inner_compute$add_718_732_733.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write.0","inner_compute$add_718_732_733.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.out","inner_compute$add_719_730_731.in0"],
          ["inner_compute$add_720_729_730.out","inner_compute$add_719_730_731.in1"],
          ["inner_compute$add_conv_stencil_1_731_732.in1","inner_compute$add_719_730_731.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.out","inner_compute$add_720_729_730.in0"],
          ["inner_compute$add_721_728_729.out","inner_compute$add_720_729_730.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.out","inner_compute$add_721_728_729.in0"],
          ["inner_compute$add_722_727_728.out","inner_compute$add_721_728_729.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.out","inner_compute$add_722_727_728.in0"],
          ["inner_compute$add_723_726_727.out","inner_compute$add_722_727_728.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.out","inner_compute$add_723_726_727.in0"],
          ["inner_compute$add_724_725_726.out","inner_compute$add_723_726_727.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.out","inner_compute$add_724_725_726.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.out","inner_compute$add_724_725_726.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute$add_conv_stencil_1_731_732.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_2_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.out","inner_compute$add_785_799_800.in0"],
          ["inner_compute$add_conv_stencil_2_798_799.out","inner_compute$add_785_799_800.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write.0","inner_compute$add_785_799_800.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.out","inner_compute$add_786_797_798.in0"],
          ["inner_compute$add_787_796_797.out","inner_compute$add_786_797_798.in1"],
          ["inner_compute$add_conv_stencil_2_798_799.in1","inner_compute$add_786_797_798.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.out","inner_compute$add_787_796_797.in0"],
          ["inner_compute$add_788_795_796.out","inner_compute$add_787_796_797.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.out","inner_compute$add_788_795_796.in0"],
          ["inner_compute$add_789_794_795.out","inner_compute$add_788_795_796.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.out","inner_compute$add_789_794_795.in0"],
          ["inner_compute$add_790_793_794.out","inner_compute$add_789_794_795.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.out","inner_compute$add_790_793_794.in0"],
          ["inner_compute$add_791_792_793.out","inner_compute$add_790_793_794.in1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.out","inner_compute$add_791_792_793.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.out","inner_compute$add_791_792_793.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute$add_conv_stencil_2_798_799.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in1"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write.0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write.0"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_1_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_2_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_3_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_4_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_5_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_6_read.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_7_read.0"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__679.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__682.out"]
        ]
      },
      "hcompute_conv_stencil_10":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_852_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_853_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_854_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_866_867.in0"],
          ["add_conv_stencil_3_865_866.out","add_852_866_867.in1"],
          ["self.out_conv_stencil","add_852_866_867.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_853_864_865.in0"],
          ["add_854_863_864.out","add_853_864_865.in1"],
          ["add_conv_stencil_3_865_866.in1","add_853_864_865.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.out","add_854_863_864.in0"],
          ["add_855_862_863.out","add_854_863_864.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.out","add_855_862_863.in0"],
          ["add_856_861_862.out","add_855_862_863.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.out","add_856_861_862.in0"],
          ["add_857_860_861.out","add_856_861_862.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.out","add_857_860_861.in0"],
          ["add_858_859_860.out","add_857_860_861.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.out","add_858_859_860.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.out","add_858_859_860.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_865_866.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in1"]
        ]
      },
      "hcompute_conv_stencil_11":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_919_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_920_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_921_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_922_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_4_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.out","add_919_933_934.in0"],
          ["add_conv_stencil_4_932_933.out","add_919_933_934.in1"],
          ["self.out_conv_stencil","add_919_933_934.out"],
          ["mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.out","add_920_931_932.in0"],
          ["add_921_930_931.out","add_920_931_932.in1"],
          ["add_conv_stencil_4_932_933.in1","add_920_931_932.out"],
          ["mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.out","add_921_930_931.in0"],
          ["add_922_929_930.out","add_921_930_931.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.out","add_922_929_930.in0"],
          ["add_923_928_929.out","add_922_929_930.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.out","add_923_928_929.in0"],
          ["add_924_927_928.out","add_923_928_929.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.out","add_924_927_928.in0"],
          ["add_925_926_927.out","add_924_927_928.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.out","add_925_926_927.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.out","add_925_926_927.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_4_932_933.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in1"]
        ]
      },
      "hcompute_conv_stencil_12":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_986_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_987_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_988_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_989_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_991_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_992_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_5_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.out","add_986_1000_1001.in0"],
          ["add_conv_stencil_5_999_1000.out","add_986_1000_1001.in1"],
          ["self.out_conv_stencil","add_986_1000_1001.out"],
          ["mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.out","add_987_998_999.in0"],
          ["add_988_997_998.out","add_987_998_999.in1"],
          ["add_conv_stencil_5_999_1000.in1","add_987_998_999.out"],
          ["mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.out","add_988_997_998.in0"],
          ["add_989_996_997.out","add_988_997_998.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.out","add_989_996_997.in0"],
          ["add_990_995_996.out","add_989_996_997.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.out","add_990_995_996.in0"],
          ["add_991_994_995.out","add_990_995_996.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.out","add_991_994_995.in0"],
          ["add_992_993_994.out","add_991_994_995.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.out","add_992_993_994.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.out","add_992_993_994.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_5_999_1000.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in1"]
        ]
      },
      "hcompute_conv_stencil_13":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1053_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1054_1065_1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1055_1064_1065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1056_1063_1064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1057_1062_1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1058_1061_1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1059_1060_1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_6_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.out","add_1053_1067_1068.in0"],
          ["add_conv_stencil_6_1066_1067.out","add_1053_1067_1068.in1"],
          ["self.out_conv_stencil","add_1053_1067_1068.out"],
          ["mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.out","add_1054_1065_1066.in0"],
          ["add_1055_1064_1065.out","add_1054_1065_1066.in1"],
          ["add_conv_stencil_6_1066_1067.in1","add_1054_1065_1066.out"],
          ["mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.out","add_1055_1064_1065.in0"],
          ["add_1056_1063_1064.out","add_1055_1064_1065.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.out","add_1056_1063_1064.in0"],
          ["add_1057_1062_1063.out","add_1056_1063_1064.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.out","add_1057_1062_1063.in0"],
          ["add_1058_1061_1062.out","add_1057_1062_1063.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.out","add_1058_1061_1062.in0"],
          ["add_1059_1060_1061.out","add_1058_1061_1062.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.out","add_1059_1060_1061.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.out","add_1059_1060_1061.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_6_1066_1067.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in1"]
        ]
      },
      "hcompute_conv_stencil_14":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1120_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1121_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1122_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1123_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1124_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1125_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1126_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_7_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.out","add_1120_1134_1135.in0"],
          ["add_conv_stencil_7_1133_1134.out","add_1120_1134_1135.in1"],
          ["self.out_conv_stencil","add_1120_1134_1135.out"],
          ["mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.out","add_1121_1132_1133.in0"],
          ["add_1122_1131_1132.out","add_1121_1132_1133.in1"],
          ["add_conv_stencil_7_1133_1134.in1","add_1121_1132_1133.out"],
          ["mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.out","add_1122_1131_1132.in0"],
          ["add_1123_1130_1131.out","add_1122_1131_1132.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.out","add_1123_1130_1131.in0"],
          ["add_1124_1129_1130.out","add_1123_1130_1131.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.out","add_1124_1129_1130.in0"],
          ["add_1125_1128_1129.out","add_1124_1129_1130.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.out","add_1125_1128_1129.in0"],
          ["add_1126_1127_1128.out","add_1125_1128_1129.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.out","add_1126_1127_1128.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.out","add_1126_1127_1128.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_7_1133_1134.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in1"]
        ]
      },
      "hcompute_conv_stencil_15":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1187_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1189_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1190_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1191_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1192_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1193_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_8_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.out","add_1187_1201_1202.in0"],
          ["add_conv_stencil_8_1200_1201.out","add_1187_1201_1202.in1"],
          ["self.out_conv_stencil","add_1187_1201_1202.out"],
          ["mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.out","add_1188_1199_1200.in0"],
          ["add_1189_1198_1199.out","add_1188_1199_1200.in1"],
          ["add_conv_stencil_8_1200_1201.in1","add_1188_1199_1200.out"],
          ["mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.out","add_1189_1198_1199.in0"],
          ["add_1190_1197_1198.out","add_1189_1198_1199.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.out","add_1190_1197_1198.in0"],
          ["add_1191_1196_1197.out","add_1190_1197_1198.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.out","add_1191_1196_1197.in0"],
          ["add_1192_1195_1196.out","add_1191_1196_1197.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.out","add_1192_1195_1196.in0"],
          ["add_1193_1194_1195.out","add_1192_1195_1196.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.out","add_1193_1194_1195.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.out","add_1193_1194_1195.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_8_1200_1201.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in1"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__685.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__688.out"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__691.out"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__694.out"]
        ]
      },
      "hcompute_conv_stencil_6":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__697.out"]
        ]
      },
      "hcompute_conv_stencil_7":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__700.out"]
        ]
      },
      "hcompute_conv_stencil_8":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_718_732_733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_719_730_731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_720_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_721_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_722_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_723_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_724_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_731_732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.out","add_718_732_733.in0"],
          ["add_conv_stencil_1_731_732.out","add_718_732_733.in1"],
          ["self.out_conv_stencil","add_718_732_733.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.out","add_719_730_731.in0"],
          ["add_720_729_730.out","add_719_730_731.in1"],
          ["add_conv_stencil_1_731_732.in1","add_719_730_731.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.out","add_720_729_730.in0"],
          ["add_721_728_729.out","add_720_729_730.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.out","add_721_728_729.in0"],
          ["add_722_727_728.out","add_721_728_729.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.out","add_722_727_728.in0"],
          ["add_723_726_727.out","add_722_727_728.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.out","add_723_726_727.in0"],
          ["add_724_725_726.out","add_723_726_727.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.out","add_724_725_726.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.out","add_724_725_726.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_731_732.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in1"]
        ]
      },
      "hcompute_conv_stencil_9":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.out","add_785_799_800.in0"],
          ["add_conv_stencil_2_798_799.out","add_785_799_800.in1"],
          ["self.out_conv_stencil","add_785_799_800.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.out","add_786_797_798.in0"],
          ["add_787_796_797.out","add_786_797_798.in1"],
          ["add_conv_stencil_2_798_799.in1","add_786_797_798.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.out","add_787_796_797.in0"],
          ["add_788_795_796.out","add_787_796_797.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.out","add_788_795_796.in0"],
          ["add_789_794_795.out","add_788_795_796.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.out","add_789_794_795.in0"],
          ["add_790_793_794.out","add_789_794_795.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.out","add_790_793_794.in0"],
          ["add_791_792_793.out","add_790_793_794.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.out","add_791_792_793.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.out","add_791_792_793.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_798_799.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2059":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207":{
            "modref":"global.aff__U2185"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230":{
            "modref":"global.aff__U2208"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253":{
            "modref":"global.aff__U2231"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276":{
            "modref":"global.aff__U2254"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299":{
            "modref":"global.aff__U2277"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322":{
            "modref":"global.aff__U2300"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345":{
            "modref":"global.aff__U2323"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368":{
            "modref":"global.aff__U2346"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079":{
            "modref":"global.aff__U2065"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094":{
            "modref":"global.aff__U2080"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109":{
            "modref":"global.aff__U2095"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124":{
            "modref":"global.aff__U2110"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139":{
            "modref":"global.aff__U2125"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154":{
            "modref":"global.aff__U2140"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169":{
            "modref":"global.aff__U2155"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184":{
            "modref":"global.aff__U2170"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst_U1834":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1838":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1842":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1846":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1850":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1854":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1858":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1862":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1866":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1870":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1874":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1878":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1882":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1886":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1890":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1894":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1898":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1902":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1906":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1910":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1914":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1918":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1922":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1926":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1930":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1934":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1938":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1942":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1946":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1950":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1954":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1958":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1962":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1966":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1970":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1974":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1978":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1982":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1986":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1990":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1994":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1998":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2002":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2006":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2010":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2014":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2018":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2022":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2026":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2030":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2034":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2038":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2042":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2046":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2050":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U2054":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_end_U1835":{
            "modref":"global.sr_end_U1835_pt__U1836"
          },
          "sr_end_U1839":{
            "modref":"global.sr_end_U1839_pt__U1840"
          },
          "sr_end_U1843":{
            "modref":"global.sr_end_U1843_pt__U1844"
          },
          "sr_end_U1847":{
            "modref":"global.sr_end_U1847_pt__U1848"
          },
          "sr_end_U1851":{
            "modref":"global.sr_end_U1851_pt__U1852"
          },
          "sr_end_U1855":{
            "modref":"global.sr_end_U1855_pt__U1856"
          },
          "sr_end_U1859":{
            "modref":"global.sr_end_U1859_pt__U1860"
          },
          "sr_end_U1863":{
            "modref":"global.sr_end_U1863_pt__U1864"
          },
          "sr_end_U1867":{
            "modref":"global.sr_end_U1867_pt__U1868"
          },
          "sr_end_U1871":{
            "modref":"global.sr_end_U1871_pt__U1872"
          },
          "sr_end_U1875":{
            "modref":"global.sr_end_U1875_pt__U1876"
          },
          "sr_end_U1879":{
            "modref":"global.sr_end_U1879_pt__U1880"
          },
          "sr_end_U1883":{
            "modref":"global.sr_end_U1883_pt__U1884"
          },
          "sr_end_U1887":{
            "modref":"global.sr_end_U1887_pt__U1888"
          },
          "sr_end_U1891":{
            "modref":"global.sr_end_U1891_pt__U1892"
          },
          "sr_end_U1895":{
            "modref":"global.sr_end_U1895_pt__U1896"
          },
          "sr_end_U1899":{
            "modref":"global.sr_end_U1899_pt__U1900"
          },
          "sr_end_U1903":{
            "modref":"global.sr_end_U1903_pt__U1904"
          },
          "sr_end_U1907":{
            "modref":"global.sr_end_U1907_pt__U1908"
          },
          "sr_end_U1911":{
            "modref":"global.sr_end_U1911_pt__U1912"
          },
          "sr_end_U1915":{
            "modref":"global.sr_end_U1915_pt__U1916"
          },
          "sr_end_U1919":{
            "modref":"global.sr_end_U1919_pt__U1920"
          },
          "sr_end_U1923":{
            "modref":"global.sr_end_U1923_pt__U1924"
          },
          "sr_end_U1927":{
            "modref":"global.sr_end_U1927_pt__U1928"
          },
          "sr_end_U1931":{
            "modref":"global.sr_end_U1931_pt__U1932"
          },
          "sr_end_U1935":{
            "modref":"global.sr_end_U1935_pt__U1936"
          },
          "sr_end_U1939":{
            "modref":"global.sr_end_U1939_pt__U1940"
          },
          "sr_end_U1943":{
            "modref":"global.sr_end_U1943_pt__U1944"
          },
          "sr_end_U1947":{
            "modref":"global.sr_end_U1947_pt__U1948"
          },
          "sr_end_U1951":{
            "modref":"global.sr_end_U1951_pt__U1952"
          },
          "sr_end_U1955":{
            "modref":"global.sr_end_U1955_pt__U1956"
          },
          "sr_end_U1959":{
            "modref":"global.sr_end_U1959_pt__U1960"
          },
          "sr_end_U1963":{
            "modref":"global.sr_end_U1963_pt__U1964"
          },
          "sr_end_U1967":{
            "modref":"global.sr_end_U1967_pt__U1968"
          },
          "sr_end_U1971":{
            "modref":"global.sr_end_U1971_pt__U1972"
          },
          "sr_end_U1975":{
            "modref":"global.sr_end_U1975_pt__U1976"
          },
          "sr_end_U1979":{
            "modref":"global.sr_end_U1979_pt__U1980"
          },
          "sr_end_U1983":{
            "modref":"global.sr_end_U1983_pt__U1984"
          },
          "sr_end_U1987":{
            "modref":"global.sr_end_U1987_pt__U1988"
          },
          "sr_end_U1991":{
            "modref":"global.sr_end_U1991_pt__U1992"
          },
          "sr_end_U1995":{
            "modref":"global.sr_end_U1995_pt__U1996"
          },
          "sr_end_U1999":{
            "modref":"global.sr_end_U1999_pt__U2000"
          },
          "sr_end_U2003":{
            "modref":"global.sr_end_U2003_pt__U2004"
          },
          "sr_end_U2007":{
            "modref":"global.sr_end_U2007_pt__U2008"
          },
          "sr_end_U2011":{
            "modref":"global.sr_end_U2011_pt__U2012"
          },
          "sr_end_U2015":{
            "modref":"global.sr_end_U2015_pt__U2016"
          },
          "sr_end_U2019":{
            "modref":"global.sr_end_U2019_pt__U2020"
          },
          "sr_end_U2023":{
            "modref":"global.sr_end_U2023_pt__U2024"
          },
          "sr_end_U2027":{
            "modref":"global.sr_end_U2027_pt__U2028"
          },
          "sr_end_U2031":{
            "modref":"global.sr_end_U2031_pt__U2032"
          },
          "sr_end_U2035":{
            "modref":"global.sr_end_U2035_pt__U2036"
          },
          "sr_end_U2039":{
            "modref":"global.sr_end_U2039_pt__U2040"
          },
          "sr_end_U2043":{
            "modref":"global.sr_end_U2043_pt__U2044"
          },
          "sr_end_U2047":{
            "modref":"global.sr_end_U2047_pt__U2048"
          },
          "sr_end_U2051":{
            "modref":"global.sr_end_U2051_pt__U2052"
          },
          "sr_end_U2055":{
            "modref":"global.sr_end_U2055_pt__U2056"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1833":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1837":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1841":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1845":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1849":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1853":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1857":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1861":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1865":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1869":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1873":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1877":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1881":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1885":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1889":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1893":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1897":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1901":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1905":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1909":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1913":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1917":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1921":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1925":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1929":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1933":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1937":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1941":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1945":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1949":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1953":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1957":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1961":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1965":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1969":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1973":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1977":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1981":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1985":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1989":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1993":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1997":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2001":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2005":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2009":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2013":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2017":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2021":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2025":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2029":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2033":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2037":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2041":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2045":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2049":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U2053":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U2057.out"],
          ["bank_1.chain_data_in","_U2058.out"],
          ["bank_2.chain_data_in","_U2059.out"],
          ["bank_3.chain_data_in","_U2060.out"],
          ["bank_4.chain_data_in","_U2061.out"],
          ["bank_5.chain_data_in","_U2062.out"],
          ["bank_6.chain_data_in","_U2063.out"],
          ["bank_7.chain_data_in","_U2064.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","bank_0.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_wen","bank_1.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_wen","bank_2.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_wen","bank_3.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_wen","bank_4.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_wen","bank_5.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_wen","bank_6.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_wen","bank_7.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184.out","bank_7.write_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1835.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1839.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1843.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1847.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1851.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1855.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1859.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1863.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1867.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1871.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1875.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1879.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1883.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1887.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1891.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1895.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1899.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1903.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1907.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1911.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1915.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1919.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1923.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1927.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1931.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1935.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1939.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1943.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1947.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1951.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1955.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1959.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1963.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1967.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1971.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1975.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1979.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1983.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1987.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1991.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1995.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1999.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2003.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2007.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2011.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2015.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2019.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2023.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U2027.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2031.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2035.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2039.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2043.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2047.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2051.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U2055.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1835.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.out"],
          ["sr_end_U1863.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.out"],
          ["sr_end_U1891.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.out"],
          ["sr_end_U1919.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.out"],
          ["sr_end_U1947.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.out"],
          ["sr_end_U1975.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.out"],
          ["sr_end_U2003.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.out"],
          ["sr_end_U2031.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.out"],
          ["sr_end_U1839.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.out"],
          ["sr_end_U1867.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.out"],
          ["sr_end_U1895.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.out"],
          ["sr_end_U1923.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.out"],
          ["sr_end_U1951.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.out"],
          ["sr_end_U1979.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.out"],
          ["sr_end_U2007.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.out"],
          ["sr_end_U2035.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.out"],
          ["sr_end_U1843.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.out"],
          ["sr_end_U1871.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.out"],
          ["sr_end_U1899.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.out"],
          ["sr_end_U1927.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.out"],
          ["sr_end_U1955.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.out"],
          ["sr_end_U1983.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.out"],
          ["sr_end_U2011.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.out"],
          ["sr_end_U2039.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.out"],
          ["sr_end_U1959.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.out"],
          ["sr_end_U1987.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.out"],
          ["sr_end_U2015.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.out"],
          ["sr_end_U2043.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.out"],
          ["sr_end_U1847.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.out"],
          ["sr_end_U1875.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.out"],
          ["sr_end_U1903.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.out"],
          ["sr_end_U1931.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.out"],
          ["sr_end_U1851.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.out"],
          ["sr_end_U1879.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.out"],
          ["sr_end_U1907.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.out"],
          ["sr_end_U1935.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.out"],
          ["sr_end_U1963.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.out"],
          ["sr_end_U1991.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.out"],
          ["sr_end_U2019.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.out"],
          ["sr_end_U2047.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.out"],
          ["sr_end_U1855.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.out"],
          ["sr_end_U1883.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.out"],
          ["sr_end_U1911.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.out"],
          ["sr_end_U1939.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.out"],
          ["sr_end_U1967.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.out"],
          ["sr_end_U1995.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.out"],
          ["sr_end_U2023.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.out"],
          ["sr_end_U2051.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.out"],
          ["sr_end_U1887.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.out"],
          ["sr_end_U1915.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.out"],
          ["sr_end_U1943.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.out"],
          ["sr_end_U1971.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.out"],
          ["sr_end_U1999.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.out"],
          ["sr_end_U2027.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.out"],
          ["sr_end_U2055.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.out"],
          ["sr_end_U1859.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184.d"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U3961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U3967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U3970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U3973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U3976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U3979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U3982":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U3985":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U3988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U3991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U3994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U3997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U4000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U4003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U4006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U4009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U4012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U4015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U4018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U4021":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U4024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "_U4027":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0019"]}
          },
          "_U4030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001a"]}
          },
          "_U4033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "_U4036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U4039":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "_U4042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U4045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "_U4048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "_U4051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0021"]}
          },
          "_U4054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0022"]}
          },
          "_U4057":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0023"]}
          },
          "_U4060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0024"]}
          },
          "_U4063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0025"]}
          },
          "_U4066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "_U4069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0027"]}
          },
          "_U4072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0028"]}
          },
          "_U4075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0029"]}
          },
          "_U4078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002a"]}
          },
          "_U4081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002b"]}
          },
          "_U4084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "_U4087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002d"]}
          },
          "_U4090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002e"]}
          },
          "_U4093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002f"]}
          },
          "_U4096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0030"]}
          },
          "_U4099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0031"]}
          },
          "_U4102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0032"]}
          },
          "_U4105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0033"]}
          },
          "_U4108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0034"]}
          },
          "_U4111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0035"]}
          },
          "_U4114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0036"]}
          },
          "_U4117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0037"]}
          },
          "_U4120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0038"]}
          },
          "_U4123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "_U4126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "_U4129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "_U4132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U4135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "_U4138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U4141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "and_all__U3953":{
            "modref":"corebit.and"
          },
          "and_all__U3956":{
            "modref":"corebit.and"
          },
          "and_all__U3959":{
            "modref":"corebit.and"
          },
          "and_all__U3962":{
            "modref":"corebit.and"
          },
          "and_all__U3965":{
            "modref":"corebit.and"
          },
          "and_all__U3968":{
            "modref":"corebit.and"
          },
          "and_all__U3971":{
            "modref":"corebit.and"
          },
          "and_all__U3974":{
            "modref":"corebit.and"
          },
          "and_all__U3977":{
            "modref":"corebit.and"
          },
          "and_all__U3980":{
            "modref":"corebit.and"
          },
          "and_all__U3983":{
            "modref":"corebit.and"
          },
          "and_all__U3986":{
            "modref":"corebit.and"
          },
          "and_all__U3989":{
            "modref":"corebit.and"
          },
          "and_all__U3992":{
            "modref":"corebit.and"
          },
          "and_all__U3995":{
            "modref":"corebit.and"
          },
          "and_all__U3998":{
            "modref":"corebit.and"
          },
          "and_all__U4001":{
            "modref":"corebit.and"
          },
          "and_all__U4004":{
            "modref":"corebit.and"
          },
          "and_all__U4007":{
            "modref":"corebit.and"
          },
          "and_all__U4010":{
            "modref":"corebit.and"
          },
          "and_all__U4013":{
            "modref":"corebit.and"
          },
          "and_all__U4016":{
            "modref":"corebit.and"
          },
          "and_all__U4019":{
            "modref":"corebit.and"
          },
          "and_all__U4022":{
            "modref":"corebit.and"
          },
          "and_all__U4025":{
            "modref":"corebit.and"
          },
          "and_all__U4028":{
            "modref":"corebit.and"
          },
          "and_all__U4031":{
            "modref":"corebit.and"
          },
          "and_all__U4034":{
            "modref":"corebit.and"
          },
          "and_all__U4037":{
            "modref":"corebit.and"
          },
          "and_all__U4040":{
            "modref":"corebit.and"
          },
          "and_all__U4043":{
            "modref":"corebit.and"
          },
          "and_all__U4046":{
            "modref":"corebit.and"
          },
          "and_all__U4049":{
            "modref":"corebit.and"
          },
          "and_all__U4052":{
            "modref":"corebit.and"
          },
          "and_all__U4055":{
            "modref":"corebit.and"
          },
          "and_all__U4058":{
            "modref":"corebit.and"
          },
          "and_all__U4061":{
            "modref":"corebit.and"
          },
          "and_all__U4064":{
            "modref":"corebit.and"
          },
          "and_all__U4067":{
            "modref":"corebit.and"
          },
          "and_all__U4070":{
            "modref":"corebit.and"
          },
          "and_all__U4073":{
            "modref":"corebit.and"
          },
          "and_all__U4076":{
            "modref":"corebit.and"
          },
          "and_all__U4079":{
            "modref":"corebit.and"
          },
          "and_all__U4082":{
            "modref":"corebit.and"
          },
          "and_all__U4085":{
            "modref":"corebit.and"
          },
          "and_all__U4088":{
            "modref":"corebit.and"
          },
          "and_all__U4091":{
            "modref":"corebit.and"
          },
          "and_all__U4094":{
            "modref":"corebit.and"
          },
          "and_all__U4097":{
            "modref":"corebit.and"
          },
          "and_all__U4100":{
            "modref":"corebit.and"
          },
          "and_all__U4103":{
            "modref":"corebit.and"
          },
          "and_all__U4106":{
            "modref":"corebit.and"
          },
          "and_all__U4109":{
            "modref":"corebit.and"
          },
          "and_all__U4112":{
            "modref":"corebit.and"
          },
          "and_all__U4115":{
            "modref":"corebit.and"
          },
          "and_all__U4118":{
            "modref":"corebit.and"
          },
          "and_all__U4121":{
            "modref":"corebit.and"
          },
          "and_all__U4124":{
            "modref":"corebit.and"
          },
          "and_all__U4127":{
            "modref":"corebit.and"
          },
          "and_all__U4130":{
            "modref":"corebit.and"
          },
          "and_all__U4133":{
            "modref":"corebit.and"
          },
          "and_all__U4136":{
            "modref":"corebit.and"
          },
          "and_all__U4139":{
            "modref":"corebit.and"
          },
          "and_all__U4142":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_24"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_25"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_26"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_27"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_28"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_29"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_30"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_31"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_33"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_34"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_35"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_36"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_37"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_38"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_39"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_40"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_41"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_42"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_43"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_44"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_45"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_46"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_47"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_49"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_50"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_51"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_52"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_53"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_54"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_55"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_56"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_57"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_58"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_59"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_60"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_61"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_62"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_63"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478":{
            "modref":"global.aff__U2456"
          },
          "eq_const_U3951":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3954":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3957":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3960":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3963":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3966":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3969":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3972":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3975":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3978":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3981":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3984":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3987":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3990":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3993":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3996":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3999":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4002":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4005":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4008":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4011":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4014":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4017":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4020":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4023":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4026":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4029":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4032":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4035":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4038":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4041":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4044":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4047":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4050":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4053":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4056":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4059":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4062":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4065":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4068":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4071":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4074":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4077":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4080":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4083":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4086":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4089":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4092":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4095":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4098":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4101":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4104":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4107":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4110":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4113":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4116":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4119":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4122":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4125":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4128":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4131":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4134":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4137":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U4140":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501":{
            "modref":"global.aff__U2479"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524":{
            "modref":"global.aff__U2502"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547":{
            "modref":"global.aff__U2525"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570":{
            "modref":"global.aff__U2548"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593":{
            "modref":"global.aff__U2571"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616":{
            "modref":"global.aff__U2594"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639":{
            "modref":"global.aff__U2617"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662":{
            "modref":"global.aff__U2640"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685":{
            "modref":"global.aff__U2663"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708":{
            "modref":"global.aff__U2686"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731":{
            "modref":"global.aff__U2709"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754":{
            "modref":"global.aff__U2732"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777":{
            "modref":"global.aff__U2755"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800":{
            "modref":"global.aff__U2778"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823":{
            "modref":"global.aff__U2801"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846":{
            "modref":"global.aff__U2824"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869":{
            "modref":"global.aff__U2847"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892":{
            "modref":"global.aff__U2870"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915":{
            "modref":"global.aff__U2893"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938":{
            "modref":"global.aff__U2916"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961":{
            "modref":"global.aff__U2939"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984":{
            "modref":"global.aff__U2962"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007":{
            "modref":"global.aff__U2985"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030":{
            "modref":"global.aff__U3008"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053":{
            "modref":"global.aff__U3031"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076":{
            "modref":"global.aff__U3054"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099":{
            "modref":"global.aff__U3077"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122":{
            "modref":"global.aff__U3100"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145":{
            "modref":"global.aff__U3123"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168":{
            "modref":"global.aff__U3146"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191":{
            "modref":"global.aff__U3169"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214":{
            "modref":"global.aff__U3192"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237":{
            "modref":"global.aff__U3215"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260":{
            "modref":"global.aff__U3238"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283":{
            "modref":"global.aff__U3261"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306":{
            "modref":"global.aff__U3284"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329":{
            "modref":"global.aff__U3307"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352":{
            "modref":"global.aff__U3330"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375":{
            "modref":"global.aff__U3353"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398":{
            "modref":"global.aff__U3376"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421":{
            "modref":"global.aff__U3399"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444":{
            "modref":"global.aff__U3422"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467":{
            "modref":"global.aff__U3445"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490":{
            "modref":"global.aff__U3468"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513":{
            "modref":"global.aff__U3491"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536":{
            "modref":"global.aff__U3514"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559":{
            "modref":"global.aff__U3537"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582":{
            "modref":"global.aff__U3560"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605":{
            "modref":"global.aff__U3583"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628":{
            "modref":"global.aff__U3606"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651":{
            "modref":"global.aff__U3629"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674":{
            "modref":"global.aff__U3652"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697":{
            "modref":"global.aff__U3675"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720":{
            "modref":"global.aff__U3698"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743":{
            "modref":"global.aff__U3721"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766":{
            "modref":"global.aff__U3744"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789":{
            "modref":"global.aff__U3767"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812":{
            "modref":"global.aff__U3790"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835":{
            "modref":"global.aff__U3813"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858":{
            "modref":"global.aff__U3836"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881":{
            "modref":"global.aff__U3859"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904":{
            "modref":"global.aff__U3882"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927":{
            "modref":"global.aff__U3905"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950":{
            "modref":"global.aff__U3928"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455":{
            "modref":"global.aff__U2433"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U2369.out"],
          ["bank_1.chain_data_in","_U2370.out"],
          ["bank_2.chain_data_in","_U2371.out"],
          ["bank_3.chain_data_in","_U2372.out"],
          ["bank_4.chain_data_in","_U2373.out"],
          ["bank_5.chain_data_in","_U2374.out"],
          ["bank_6.chain_data_in","_U2375.out"],
          ["bank_7.chain_data_in","_U2376.out"],
          ["bank_8.chain_data_in","_U2377.out"],
          ["bank_9.chain_data_in","_U2378.out"],
          ["bank_10.chain_data_in","_U2379.out"],
          ["bank_11.chain_data_in","_U2380.out"],
          ["bank_12.chain_data_in","_U2381.out"],
          ["bank_13.chain_data_in","_U2382.out"],
          ["bank_14.chain_data_in","_U2383.out"],
          ["bank_15.chain_data_in","_U2384.out"],
          ["bank_16.chain_data_in","_U2385.out"],
          ["bank_17.chain_data_in","_U2386.out"],
          ["bank_18.chain_data_in","_U2387.out"],
          ["bank_19.chain_data_in","_U2388.out"],
          ["bank_20.chain_data_in","_U2389.out"],
          ["bank_21.chain_data_in","_U2390.out"],
          ["bank_22.chain_data_in","_U2391.out"],
          ["bank_23.chain_data_in","_U2392.out"],
          ["bank_24.chain_data_in","_U2393.out"],
          ["bank_25.chain_data_in","_U2394.out"],
          ["bank_26.chain_data_in","_U2395.out"],
          ["bank_27.chain_data_in","_U2396.out"],
          ["bank_28.chain_data_in","_U2397.out"],
          ["bank_29.chain_data_in","_U2398.out"],
          ["bank_30.chain_data_in","_U2399.out"],
          ["bank_31.chain_data_in","_U2400.out"],
          ["bank_32.chain_data_in","_U2401.out"],
          ["bank_33.chain_data_in","_U2402.out"],
          ["bank_34.chain_data_in","_U2403.out"],
          ["bank_35.chain_data_in","_U2404.out"],
          ["bank_36.chain_data_in","_U2405.out"],
          ["bank_37.chain_data_in","_U2406.out"],
          ["bank_38.chain_data_in","_U2407.out"],
          ["bank_39.chain_data_in","_U2408.out"],
          ["bank_40.chain_data_in","_U2409.out"],
          ["bank_41.chain_data_in","_U2410.out"],
          ["bank_42.chain_data_in","_U2411.out"],
          ["bank_43.chain_data_in","_U2412.out"],
          ["bank_44.chain_data_in","_U2413.out"],
          ["bank_45.chain_data_in","_U2414.out"],
          ["bank_46.chain_data_in","_U2415.out"],
          ["bank_47.chain_data_in","_U2416.out"],
          ["bank_48.chain_data_in","_U2417.out"],
          ["bank_49.chain_data_in","_U2418.out"],
          ["bank_50.chain_data_in","_U2419.out"],
          ["bank_51.chain_data_in","_U2420.out"],
          ["bank_52.chain_data_in","_U2421.out"],
          ["bank_53.chain_data_in","_U2422.out"],
          ["bank_54.chain_data_in","_U2423.out"],
          ["bank_55.chain_data_in","_U2424.out"],
          ["bank_56.chain_data_in","_U2425.out"],
          ["bank_57.chain_data_in","_U2426.out"],
          ["bank_58.chain_data_in","_U2427.out"],
          ["bank_59.chain_data_in","_U2428.out"],
          ["bank_60.chain_data_in","_U2429.out"],
          ["bank_61.chain_data_in","_U2430.out"],
          ["bank_62.chain_data_in","_U2431.out"],
          ["bank_63.chain_data_in","_U2432.out"],
          ["eq_const_U3951.in1","_U3952.out"],
          ["eq_const_U3954.in1","_U3955.out"],
          ["eq_const_U3957.in1","_U3958.out"],
          ["eq_const_U3960.in1","_U3961.out"],
          ["eq_const_U3963.in1","_U3964.out"],
          ["eq_const_U3966.in1","_U3967.out"],
          ["eq_const_U3969.in1","_U3970.out"],
          ["eq_const_U3972.in1","_U3973.out"],
          ["eq_const_U3975.in1","_U3976.out"],
          ["eq_const_U3978.in1","_U3979.out"],
          ["eq_const_U3981.in1","_U3982.out"],
          ["eq_const_U3984.in1","_U3985.out"],
          ["eq_const_U3987.in1","_U3988.out"],
          ["eq_const_U3990.in1","_U3991.out"],
          ["eq_const_U3993.in1","_U3994.out"],
          ["eq_const_U3996.in1","_U3997.out"],
          ["eq_const_U3999.in1","_U4000.out"],
          ["eq_const_U4002.in1","_U4003.out"],
          ["eq_const_U4005.in1","_U4006.out"],
          ["eq_const_U4008.in1","_U4009.out"],
          ["eq_const_U4011.in1","_U4012.out"],
          ["eq_const_U4014.in1","_U4015.out"],
          ["eq_const_U4017.in1","_U4018.out"],
          ["eq_const_U4020.in1","_U4021.out"],
          ["eq_const_U4023.in1","_U4024.out"],
          ["eq_const_U4026.in1","_U4027.out"],
          ["eq_const_U4029.in1","_U4030.out"],
          ["eq_const_U4032.in1","_U4033.out"],
          ["eq_const_U4035.in1","_U4036.out"],
          ["eq_const_U4038.in1","_U4039.out"],
          ["eq_const_U4041.in1","_U4042.out"],
          ["eq_const_U4044.in1","_U4045.out"],
          ["eq_const_U4047.in1","_U4048.out"],
          ["eq_const_U4050.in1","_U4051.out"],
          ["eq_const_U4053.in1","_U4054.out"],
          ["eq_const_U4056.in1","_U4057.out"],
          ["eq_const_U4059.in1","_U4060.out"],
          ["eq_const_U4062.in1","_U4063.out"],
          ["eq_const_U4065.in1","_U4066.out"],
          ["eq_const_U4068.in1","_U4069.out"],
          ["eq_const_U4071.in1","_U4072.out"],
          ["eq_const_U4074.in1","_U4075.out"],
          ["eq_const_U4077.in1","_U4078.out"],
          ["eq_const_U4080.in1","_U4081.out"],
          ["eq_const_U4083.in1","_U4084.out"],
          ["eq_const_U4086.in1","_U4087.out"],
          ["eq_const_U4089.in1","_U4090.out"],
          ["eq_const_U4092.in1","_U4093.out"],
          ["eq_const_U4095.in1","_U4096.out"],
          ["eq_const_U4098.in1","_U4099.out"],
          ["eq_const_U4101.in1","_U4102.out"],
          ["eq_const_U4104.in1","_U4105.out"],
          ["eq_const_U4107.in1","_U4108.out"],
          ["eq_const_U4110.in1","_U4111.out"],
          ["eq_const_U4113.in1","_U4114.out"],
          ["eq_const_U4116.in1","_U4117.out"],
          ["eq_const_U4119.in1","_U4120.out"],
          ["eq_const_U4122.in1","_U4123.out"],
          ["eq_const_U4125.in1","_U4126.out"],
          ["eq_const_U4128.in1","_U4129.out"],
          ["eq_const_U4131.in1","_U4132.out"],
          ["eq_const_U4134.in1","_U4135.out"],
          ["eq_const_U4137.in1","_U4138.out"],
          ["eq_const_U4140.in1","_U4141.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3953.in0"],
          ["eq_const_U3951.out","and_all__U3953.in1"],
          ["bank_0.wen_0","and_all__U3953.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3956.in0"],
          ["eq_const_U3954.out","and_all__U3956.in1"],
          ["bank_1.wen_0","and_all__U3956.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3959.in0"],
          ["eq_const_U3957.out","and_all__U3959.in1"],
          ["bank_2.wen_0","and_all__U3959.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3962.in0"],
          ["eq_const_U3960.out","and_all__U3962.in1"],
          ["bank_3.wen_0","and_all__U3962.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3965.in0"],
          ["eq_const_U3963.out","and_all__U3965.in1"],
          ["bank_4.wen_0","and_all__U3965.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3968.in0"],
          ["eq_const_U3966.out","and_all__U3968.in1"],
          ["bank_5.wen_0","and_all__U3968.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3971.in0"],
          ["eq_const_U3969.out","and_all__U3971.in1"],
          ["bank_6.wen_0","and_all__U3971.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3974.in0"],
          ["eq_const_U3972.out","and_all__U3974.in1"],
          ["bank_7.wen_0","and_all__U3974.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3977.in0"],
          ["eq_const_U3975.out","and_all__U3977.in1"],
          ["bank_8.wen_0","and_all__U3977.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3980.in0"],
          ["eq_const_U3978.out","and_all__U3980.in1"],
          ["bank_9.wen_0","and_all__U3980.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3983.in0"],
          ["eq_const_U3981.out","and_all__U3983.in1"],
          ["bank_10.wen_0","and_all__U3983.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3986.in0"],
          ["eq_const_U3984.out","and_all__U3986.in1"],
          ["bank_11.wen_0","and_all__U3986.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3989.in0"],
          ["eq_const_U3987.out","and_all__U3989.in1"],
          ["bank_12.wen_0","and_all__U3989.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3992.in0"],
          ["eq_const_U3990.out","and_all__U3992.in1"],
          ["bank_13.wen_0","and_all__U3992.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3995.in0"],
          ["eq_const_U3993.out","and_all__U3995.in1"],
          ["bank_14.wen_0","and_all__U3995.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3998.in0"],
          ["eq_const_U3996.out","and_all__U3998.in1"],
          ["bank_15.wen_0","and_all__U3998.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4001.in0"],
          ["eq_const_U3999.out","and_all__U4001.in1"],
          ["bank_16.wen_0","and_all__U4001.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4004.in0"],
          ["eq_const_U4002.out","and_all__U4004.in1"],
          ["bank_17.wen_0","and_all__U4004.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4007.in0"],
          ["eq_const_U4005.out","and_all__U4007.in1"],
          ["bank_18.wen_0","and_all__U4007.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4010.in0"],
          ["eq_const_U4008.out","and_all__U4010.in1"],
          ["bank_19.wen_0","and_all__U4010.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4013.in0"],
          ["eq_const_U4011.out","and_all__U4013.in1"],
          ["bank_20.wen_0","and_all__U4013.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4016.in0"],
          ["eq_const_U4014.out","and_all__U4016.in1"],
          ["bank_21.wen_0","and_all__U4016.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4019.in0"],
          ["eq_const_U4017.out","and_all__U4019.in1"],
          ["bank_22.wen_0","and_all__U4019.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4022.in0"],
          ["eq_const_U4020.out","and_all__U4022.in1"],
          ["bank_23.wen_0","and_all__U4022.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4025.in0"],
          ["eq_const_U4023.out","and_all__U4025.in1"],
          ["bank_24.wen_0","and_all__U4025.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4028.in0"],
          ["eq_const_U4026.out","and_all__U4028.in1"],
          ["bank_25.wen_0","and_all__U4028.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4031.in0"],
          ["eq_const_U4029.out","and_all__U4031.in1"],
          ["bank_26.wen_0","and_all__U4031.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4034.in0"],
          ["eq_const_U4032.out","and_all__U4034.in1"],
          ["bank_27.wen_0","and_all__U4034.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4037.in0"],
          ["eq_const_U4035.out","and_all__U4037.in1"],
          ["bank_28.wen_0","and_all__U4037.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4040.in0"],
          ["eq_const_U4038.out","and_all__U4040.in1"],
          ["bank_29.wen_0","and_all__U4040.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4043.in0"],
          ["eq_const_U4041.out","and_all__U4043.in1"],
          ["bank_30.wen_0","and_all__U4043.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4046.in0"],
          ["eq_const_U4044.out","and_all__U4046.in1"],
          ["bank_31.wen_0","and_all__U4046.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4049.in0"],
          ["eq_const_U4047.out","and_all__U4049.in1"],
          ["bank_32.wen_0","and_all__U4049.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4052.in0"],
          ["eq_const_U4050.out","and_all__U4052.in1"],
          ["bank_33.wen_0","and_all__U4052.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4055.in0"],
          ["eq_const_U4053.out","and_all__U4055.in1"],
          ["bank_34.wen_0","and_all__U4055.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4058.in0"],
          ["eq_const_U4056.out","and_all__U4058.in1"],
          ["bank_35.wen_0","and_all__U4058.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4061.in0"],
          ["eq_const_U4059.out","and_all__U4061.in1"],
          ["bank_36.wen_0","and_all__U4061.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4064.in0"],
          ["eq_const_U4062.out","and_all__U4064.in1"],
          ["bank_37.wen_0","and_all__U4064.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4067.in0"],
          ["eq_const_U4065.out","and_all__U4067.in1"],
          ["bank_38.wen_0","and_all__U4067.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4070.in0"],
          ["eq_const_U4068.out","and_all__U4070.in1"],
          ["bank_39.wen_0","and_all__U4070.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4073.in0"],
          ["eq_const_U4071.out","and_all__U4073.in1"],
          ["bank_40.wen_0","and_all__U4073.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4076.in0"],
          ["eq_const_U4074.out","and_all__U4076.in1"],
          ["bank_41.wen_0","and_all__U4076.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4079.in0"],
          ["eq_const_U4077.out","and_all__U4079.in1"],
          ["bank_42.wen_0","and_all__U4079.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4082.in0"],
          ["eq_const_U4080.out","and_all__U4082.in1"],
          ["bank_43.wen_0","and_all__U4082.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4085.in0"],
          ["eq_const_U4083.out","and_all__U4085.in1"],
          ["bank_44.wen_0","and_all__U4085.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4088.in0"],
          ["eq_const_U4086.out","and_all__U4088.in1"],
          ["bank_45.wen_0","and_all__U4088.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4091.in0"],
          ["eq_const_U4089.out","and_all__U4091.in1"],
          ["bank_46.wen_0","and_all__U4091.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4094.in0"],
          ["eq_const_U4092.out","and_all__U4094.in1"],
          ["bank_47.wen_0","and_all__U4094.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4097.in0"],
          ["eq_const_U4095.out","and_all__U4097.in1"],
          ["bank_48.wen_0","and_all__U4097.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4100.in0"],
          ["eq_const_U4098.out","and_all__U4100.in1"],
          ["bank_49.wen_0","and_all__U4100.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4103.in0"],
          ["eq_const_U4101.out","and_all__U4103.in1"],
          ["bank_50.wen_0","and_all__U4103.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4106.in0"],
          ["eq_const_U4104.out","and_all__U4106.in1"],
          ["bank_51.wen_0","and_all__U4106.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4109.in0"],
          ["eq_const_U4107.out","and_all__U4109.in1"],
          ["bank_52.wen_0","and_all__U4109.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4112.in0"],
          ["eq_const_U4110.out","and_all__U4112.in1"],
          ["bank_53.wen_0","and_all__U4112.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4115.in0"],
          ["eq_const_U4113.out","and_all__U4115.in1"],
          ["bank_54.wen_0","and_all__U4115.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4118.in0"],
          ["eq_const_U4116.out","and_all__U4118.in1"],
          ["bank_55.wen_0","and_all__U4118.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4121.in0"],
          ["eq_const_U4119.out","and_all__U4121.in1"],
          ["bank_56.wen_0","and_all__U4121.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4124.in0"],
          ["eq_const_U4122.out","and_all__U4124.in1"],
          ["bank_57.wen_0","and_all__U4124.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4127.in0"],
          ["eq_const_U4125.out","and_all__U4127.in1"],
          ["bank_58.wen_0","and_all__U4127.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4130.in0"],
          ["eq_const_U4128.out","and_all__U4130.in1"],
          ["bank_59.wen_0","and_all__U4130.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4133.in0"],
          ["eq_const_U4131.out","and_all__U4133.in1"],
          ["bank_60.wen_0","and_all__U4133.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4136.in0"],
          ["eq_const_U4134.out","and_all__U4136.in1"],
          ["bank_61.wen_0","and_all__U4136.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4139.in0"],
          ["eq_const_U4137.out","and_all__U4139.in1"],
          ["bank_62.wen_0","and_all__U4139.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U4142.in0"],
          ["eq_const_U4140.out","and_all__U4142.in1"],
          ["bank_63.wen_0","and_all__U4142.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.in","bank_10.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524.out","bank_10.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_10.write_addr_0"],
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.in","bank_11.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708.out","bank_11.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_11.write_addr_0"],
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.in","bank_12.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892.out","bank_12.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_12.write_addr_0"],
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.in","bank_13.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076.out","bank_13.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_13.write_addr_0"],
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.in","bank_14.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260.out","bank_14.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_14.write_addr_0"],
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.in","bank_15.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444.out","bank_15.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_15.write_addr_0"],
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.in","bank_16.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651.out","bank_16.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_16.write_addr_0"],
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.in","bank_17.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812.out","bank_17.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_17.write_addr_0"],
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.in","bank_18.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547.out","bank_18.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_18.write_addr_0"],
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.in","bank_19.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731.out","bank_19.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_19.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.in","bank_20.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915.out","bank_20.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_20.write_addr_0"],
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.in","bank_21.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099.out","bank_21.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_21.write_addr_0"],
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.in","bank_22.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283.out","bank_22.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_22.write_addr_0"],
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.in","bank_23.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467.out","bank_23.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_23.write_addr_0"],
          ["zero_cst.out","bank_24.chain_chain_en"],
          ["one_cst.out","bank_24.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_24.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.in","bank_24.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674.out","bank_24.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_24.ren_0"],
          ["self.rst_n","bank_24.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_24.write_addr_0"],
          ["zero_cst.out","bank_25.chain_chain_en"],
          ["one_cst.out","bank_25.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_25.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.in","bank_25.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835.out","bank_25.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_25.ren_0"],
          ["self.rst_n","bank_25.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_25.write_addr_0"],
          ["zero_cst.out","bank_26.chain_chain_en"],
          ["one_cst.out","bank_26.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_26.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.in","bank_26.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570.out","bank_26.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_26.ren_0"],
          ["self.rst_n","bank_26.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_26.write_addr_0"],
          ["zero_cst.out","bank_27.chain_chain_en"],
          ["one_cst.out","bank_27.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_27.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.in","bank_27.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754.out","bank_27.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_27.ren_0"],
          ["self.rst_n","bank_27.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_27.write_addr_0"],
          ["zero_cst.out","bank_28.chain_chain_en"],
          ["one_cst.out","bank_28.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_28.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.in","bank_28.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938.out","bank_28.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_28.ren_0"],
          ["self.rst_n","bank_28.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_28.write_addr_0"],
          ["zero_cst.out","bank_29.chain_chain_en"],
          ["one_cst.out","bank_29.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_29.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.in","bank_29.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122.out","bank_29.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_29.ren_0"],
          ["self.rst_n","bank_29.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_29.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_30.chain_chain_en"],
          ["one_cst.out","bank_30.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_30.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.in","bank_30.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306.out","bank_30.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_30.ren_0"],
          ["self.rst_n","bank_30.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_30.write_addr_0"],
          ["zero_cst.out","bank_31.chain_chain_en"],
          ["one_cst.out","bank_31.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_31.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.in","bank_31.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490.out","bank_31.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_31.ren_0"],
          ["self.rst_n","bank_31.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_31.write_addr_0"],
          ["zero_cst.out","bank_32.chain_chain_en"],
          ["one_cst.out","bank_32.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_32.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.in","bank_32.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697.out","bank_32.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_32.ren_0"],
          ["self.rst_n","bank_32.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_32.write_addr_0"],
          ["zero_cst.out","bank_33.chain_chain_en"],
          ["one_cst.out","bank_33.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_33.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.in","bank_33.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858.out","bank_33.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_33.ren_0"],
          ["self.rst_n","bank_33.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_33.write_addr_0"],
          ["zero_cst.out","bank_34.chain_chain_en"],
          ["one_cst.out","bank_34.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_34.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.in","bank_34.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593.out","bank_34.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_34.ren_0"],
          ["self.rst_n","bank_34.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_34.write_addr_0"],
          ["zero_cst.out","bank_35.chain_chain_en"],
          ["one_cst.out","bank_35.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_35.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.in","bank_35.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777.out","bank_35.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_35.ren_0"],
          ["self.rst_n","bank_35.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_35.write_addr_0"],
          ["zero_cst.out","bank_36.chain_chain_en"],
          ["one_cst.out","bank_36.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_36.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.in","bank_36.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961.out","bank_36.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_36.ren_0"],
          ["self.rst_n","bank_36.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_36.write_addr_0"],
          ["zero_cst.out","bank_37.chain_chain_en"],
          ["one_cst.out","bank_37.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_37.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.in","bank_37.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145.out","bank_37.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_37.ren_0"],
          ["self.rst_n","bank_37.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_37.write_addr_0"],
          ["zero_cst.out","bank_38.chain_chain_en"],
          ["one_cst.out","bank_38.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_38.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.in","bank_38.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329.out","bank_38.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_38.ren_0"],
          ["self.rst_n","bank_38.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_38.write_addr_0"],
          ["zero_cst.out","bank_39.chain_chain_en"],
          ["one_cst.out","bank_39.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_39.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.in","bank_39.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513.out","bank_39.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_39.ren_0"],
          ["self.rst_n","bank_39.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_39.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_40.chain_chain_en"],
          ["one_cst.out","bank_40.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_40.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.in","bank_40.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720.out","bank_40.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_40.ren_0"],
          ["self.rst_n","bank_40.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_40.write_addr_0"],
          ["zero_cst.out","bank_41.chain_chain_en"],
          ["one_cst.out","bank_41.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_41.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.in","bank_41.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881.out","bank_41.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_41.ren_0"],
          ["self.rst_n","bank_41.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_41.write_addr_0"],
          ["zero_cst.out","bank_42.chain_chain_en"],
          ["one_cst.out","bank_42.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_42.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.in","bank_42.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616.out","bank_42.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_42.ren_0"],
          ["self.rst_n","bank_42.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_42.write_addr_0"],
          ["zero_cst.out","bank_43.chain_chain_en"],
          ["one_cst.out","bank_43.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_43.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.in","bank_43.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800.out","bank_43.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_43.ren_0"],
          ["self.rst_n","bank_43.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_43.write_addr_0"],
          ["zero_cst.out","bank_44.chain_chain_en"],
          ["one_cst.out","bank_44.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_44.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.in","bank_44.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984.out","bank_44.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_44.ren_0"],
          ["self.rst_n","bank_44.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_44.write_addr_0"],
          ["zero_cst.out","bank_45.chain_chain_en"],
          ["one_cst.out","bank_45.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_45.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.in","bank_45.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168.out","bank_45.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_45.ren_0"],
          ["self.rst_n","bank_45.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_45.write_addr_0"],
          ["zero_cst.out","bank_46.chain_chain_en"],
          ["one_cst.out","bank_46.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_46.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.in","bank_46.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352.out","bank_46.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_46.ren_0"],
          ["self.rst_n","bank_46.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_46.write_addr_0"],
          ["zero_cst.out","bank_47.chain_chain_en"],
          ["one_cst.out","bank_47.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_47.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.in","bank_47.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536.out","bank_47.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_47.ren_0"],
          ["self.rst_n","bank_47.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_47.write_addr_0"],
          ["zero_cst.out","bank_48.chain_chain_en"],
          ["one_cst.out","bank_48.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_48.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.in","bank_48.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766.out","bank_48.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_48.ren_0"],
          ["self.rst_n","bank_48.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_48.write_addr_0"],
          ["zero_cst.out","bank_49.chain_chain_en"],
          ["one_cst.out","bank_49.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_49.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.in","bank_49.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927.out","bank_49.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_49.ren_0"],
          ["self.rst_n","bank_49.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_49.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_50.chain_chain_en"],
          ["one_cst.out","bank_50.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_50.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.in","bank_50.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662.out","bank_50.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_50.ren_0"],
          ["self.rst_n","bank_50.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_50.write_addr_0"],
          ["zero_cst.out","bank_51.chain_chain_en"],
          ["one_cst.out","bank_51.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_51.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.in","bank_51.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846.out","bank_51.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_51.ren_0"],
          ["self.rst_n","bank_51.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_51.write_addr_0"],
          ["zero_cst.out","bank_52.chain_chain_en"],
          ["one_cst.out","bank_52.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_52.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.in","bank_52.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030.out","bank_52.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_52.ren_0"],
          ["self.rst_n","bank_52.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_52.write_addr_0"],
          ["zero_cst.out","bank_53.chain_chain_en"],
          ["one_cst.out","bank_53.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_53.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.in","bank_53.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214.out","bank_53.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_53.ren_0"],
          ["self.rst_n","bank_53.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_53.write_addr_0"],
          ["zero_cst.out","bank_54.chain_chain_en"],
          ["one_cst.out","bank_54.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_54.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.in","bank_54.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398.out","bank_54.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_54.ren_0"],
          ["self.rst_n","bank_54.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_54.write_addr_0"],
          ["zero_cst.out","bank_55.chain_chain_en"],
          ["one_cst.out","bank_55.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_55.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.in","bank_55.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582.out","bank_55.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_55.ren_0"],
          ["self.rst_n","bank_55.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_55.write_addr_0"],
          ["zero_cst.out","bank_56.chain_chain_en"],
          ["one_cst.out","bank_56.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_56.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.in","bank_56.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743.out","bank_56.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_56.ren_0"],
          ["self.rst_n","bank_56.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_56.write_addr_0"],
          ["zero_cst.out","bank_57.chain_chain_en"],
          ["one_cst.out","bank_57.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_57.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.in","bank_57.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904.out","bank_57.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_57.ren_0"],
          ["self.rst_n","bank_57.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_57.write_addr_0"],
          ["zero_cst.out","bank_58.chain_chain_en"],
          ["one_cst.out","bank_58.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_58.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.in","bank_58.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639.out","bank_58.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_58.ren_0"],
          ["self.rst_n","bank_58.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_58.write_addr_0"],
          ["zero_cst.out","bank_59.chain_chain_en"],
          ["one_cst.out","bank_59.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_59.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.in","bank_59.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823.out","bank_59.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_59.ren_0"],
          ["self.rst_n","bank_59.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_59.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_60.chain_chain_en"],
          ["one_cst.out","bank_60.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_60.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.in","bank_60.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007.out","bank_60.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_60.ren_0"],
          ["self.rst_n","bank_60.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_60.write_addr_0"],
          ["zero_cst.out","bank_61.chain_chain_en"],
          ["one_cst.out","bank_61.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_61.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.in","bank_61.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191.out","bank_61.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_61.ren_0"],
          ["self.rst_n","bank_61.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_61.write_addr_0"],
          ["zero_cst.out","bank_62.chain_chain_en"],
          ["one_cst.out","bank_62.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_62.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.in","bank_62.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375.out","bank_62.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_62.ren_0"],
          ["self.rst_n","bank_62.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_62.write_addr_0"],
          ["zero_cst.out","bank_63.chain_chain_en"],
          ["one_cst.out","bank_63.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_63.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.in","bank_63.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559.out","bank_63.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_63.ren_0"],
          ["self.rst_n","bank_63.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_63.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_7.write_addr_0"],
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.in","bank_8.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628.out","bank_8.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_8.write_addr_0"],
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.in","bank_9.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789.out","bank_9.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.out","bank_9.write_addr_0"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.d"],
          ["eq_const_U3951.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3954.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3957.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3960.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3963.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3966.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3969.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3972.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3975.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3978.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3981.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3984.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3987.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3990.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3993.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3996.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U3999.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4002.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4005.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4008.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4011.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4014.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4017.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4020.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4023.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4026.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4029.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4032.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4035.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4038.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4041.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4044.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4047.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4050.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4053.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4056.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4059.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4062.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4065.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4068.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4071.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4074.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4077.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4080.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4083.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4086.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4089.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4092.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4095.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4098.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4101.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4104.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4107.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4110.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4113.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4116.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4119.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4122.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4125.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4128.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4131.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4134.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4137.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["eq_const_U4140.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478.out"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950.d"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455.d"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U610":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_pt__U608":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_control_vars_pt__U607":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_pt__U606":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_control_vars_pt__U620":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_pt__U618":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U667":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_pt__U665":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_control_vars_pt__U664":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_pt__U663":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_control_vars_pt__U677":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_pt__U675":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U724":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_pt__U722":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_control_vars_pt__U721":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_pt__U720":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_control_vars_pt__U734":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_pt__U732":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U781":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_pt__U779":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_control_vars_pt__U778":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_pt__U777":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_control_vars_pt__U791":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_pt__U789":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U838":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_pt__U836":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_control_vars_pt__U835":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_pt__U834":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_control_vars_pt__U848":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_pt__U846":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U895":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_pt__U893":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_control_vars_pt__U892":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_pt__U891":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_control_vars_pt__U905":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_pt__U903":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U298":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U297":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U296":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U295":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U300":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U299":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U324":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U323":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U322":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U321":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U326":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U325":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U350":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U349":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U348":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U347":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U352":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U351":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U376":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U375":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U374":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U373":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U378":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U377":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U402":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U401":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U400":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U399":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U404":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U403":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U428":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_pt__U427":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_control_vars_pt__U426":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_pt__U425":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_control_vars_pt__U430":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_pt__U429":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U454":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_pt__U453":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_control_vars_pt__U452":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_pt__U451":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_control_vars_pt__U456":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_pt__U455":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U496":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_pt__U494":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_control_vars_pt__U493":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_pt__U492":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_control_vars_pt__U506":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_pt__U504":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U553":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_pt__U551":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_control_vars_pt__U550":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_pt__U549":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_control_vars_pt__U563":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_pt__U561":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U272":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U271":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U270":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U269":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U274":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U273":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U49":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U48":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U47":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U46":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U51":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U50":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U75":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U74":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U73":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U72":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U77":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U76":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U101":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U100":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U99":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U103":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U102":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U127":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U126":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U125":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U124":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U129":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U153":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U152":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U151":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U150":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U155":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U154":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U179":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U177":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U181":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U180":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U205":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U204":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U203":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U202":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U207":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U206":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U23":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U21":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U25":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U246":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U245":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U244":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U243":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U248":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U247":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U975":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U973":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U972":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U971":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U983":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U981":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U1013":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U1011":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U1010":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U1009":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U1021":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U1019":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1051":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U1049":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1048":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U1047":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1059":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U1057":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1089":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_pt__U1087":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1086":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_pt__U1085":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1097":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_pt__U1095":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1127":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_pt__U1125":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1124":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_pt__U1123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1135":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_pt__U1133":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1165":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_pt__U1163":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1162":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_pt__U1161":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1173":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_pt__U1171":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1203":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_pt__U1201":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1200":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_pt__U1199":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1211":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_pt__U1209":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U937":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U935":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U934":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U933":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U945":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U943":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U1014":{
            "modref":"global.array_delay_U1015"
          },
          "arr__U1022":{
            "modref":"global.array_delay_U1023"
          },
          "arr__U1052":{
            "modref":"global.array_delay_U1053"
          },
          "arr__U1060":{
            "modref":"global.array_delay_U1061"
          },
          "arr__U1090":{
            "modref":"global.array_delay_U1091"
          },
          "arr__U1098":{
            "modref":"global.array_delay_U1099"
          },
          "arr__U1128":{
            "modref":"global.array_delay_U1129"
          },
          "arr__U1136":{
            "modref":"global.array_delay_U1137"
          },
          "arr__U1166":{
            "modref":"global.array_delay_U1167"
          },
          "arr__U1174":{
            "modref":"global.array_delay_U1175"
          },
          "arr__U1204":{
            "modref":"global.array_delay_U1205"
          },
          "arr__U1212":{
            "modref":"global.array_delay_U1213"
          },
          "arr__U497":{
            "modref":"global.array_delay_U498"
          },
          "arr__U507":{
            "modref":"global.array_delay_U508"
          },
          "arr__U554":{
            "modref":"global.array_delay_U555"
          },
          "arr__U564":{
            "modref":"global.array_delay_U565"
          },
          "arr__U611":{
            "modref":"global.array_delay_U612"
          },
          "arr__U621":{
            "modref":"global.array_delay_U622"
          },
          "arr__U668":{
            "modref":"global.array_delay_U669"
          },
          "arr__U678":{
            "modref":"global.array_delay_U679"
          },
          "arr__U725":{
            "modref":"global.array_delay_U726"
          },
          "arr__U735":{
            "modref":"global.array_delay_U736"
          },
          "arr__U782":{
            "modref":"global.array_delay_U783"
          },
          "arr__U792":{
            "modref":"global.array_delay_U793"
          },
          "arr__U839":{
            "modref":"global.array_delay_U840"
          },
          "arr__U849":{
            "modref":"global.array_delay_U850"
          },
          "arr__U896":{
            "modref":"global.array_delay_U897"
          },
          "arr__U906":{
            "modref":"global.array_delay_U907"
          },
          "arr__U938":{
            "modref":"global.array_delay_U939"
          },
          "arr__U946":{
            "modref":"global.array_delay_U947"
          },
          "arr__U976":{
            "modref":"global.array_delay_U977"
          },
          "arr__U984":{
            "modref":"global.array_delay_U985"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U1012":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1020":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1050":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1058":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1088":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1096":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1126":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1134":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1164":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1172":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1202":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1210":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U495":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U505":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U552":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U562":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U609":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U619":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U666":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U676":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U723":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U733":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U780":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U790":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U837":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U847":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U894":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U904":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U936":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U944":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U974":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U982":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_10":{
            "modref":"global.cu_op_hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_pt__U608"
          },
          "op_hcompute_conv_stencil_10_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U610"
          },
          "op_hcompute_conv_stencil_10_port_controller":{
            "modref":"global.affine_controller__U571"
          },
          "op_hcompute_conv_stencil_10_read_start":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_pt__U606"
          },
          "op_hcompute_conv_stencil_10_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_control_vars_pt__U607"
          },
          "op_hcompute_conv_stencil_10_write_start":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_pt__U618"
          },
          "op_hcompute_conv_stencil_10_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_control_vars_pt__U620"
          },
          "op_hcompute_conv_stencil_11":{
            "modref":"global.cu_op_hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_pt__U665"
          },
          "op_hcompute_conv_stencil_11_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U667"
          },
          "op_hcompute_conv_stencil_11_port_controller":{
            "modref":"global.affine_controller__U628"
          },
          "op_hcompute_conv_stencil_11_read_start":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_pt__U663"
          },
          "op_hcompute_conv_stencil_11_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_control_vars_pt__U664"
          },
          "op_hcompute_conv_stencil_11_write_start":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_pt__U675"
          },
          "op_hcompute_conv_stencil_11_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_control_vars_pt__U677"
          },
          "op_hcompute_conv_stencil_12":{
            "modref":"global.cu_op_hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_pt__U722"
          },
          "op_hcompute_conv_stencil_12_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U724"
          },
          "op_hcompute_conv_stencil_12_port_controller":{
            "modref":"global.affine_controller__U685"
          },
          "op_hcompute_conv_stencil_12_read_start":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_pt__U720"
          },
          "op_hcompute_conv_stencil_12_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_control_vars_pt__U721"
          },
          "op_hcompute_conv_stencil_12_write_start":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_pt__U732"
          },
          "op_hcompute_conv_stencil_12_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_control_vars_pt__U734"
          },
          "op_hcompute_conv_stencil_13":{
            "modref":"global.cu_op_hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_pt__U779"
          },
          "op_hcompute_conv_stencil_13_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U781"
          },
          "op_hcompute_conv_stencil_13_port_controller":{
            "modref":"global.affine_controller__U742"
          },
          "op_hcompute_conv_stencil_13_read_start":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_pt__U777"
          },
          "op_hcompute_conv_stencil_13_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_control_vars_pt__U778"
          },
          "op_hcompute_conv_stencil_13_write_start":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_pt__U789"
          },
          "op_hcompute_conv_stencil_13_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_control_vars_pt__U791"
          },
          "op_hcompute_conv_stencil_14":{
            "modref":"global.cu_op_hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_pt__U836"
          },
          "op_hcompute_conv_stencil_14_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U838"
          },
          "op_hcompute_conv_stencil_14_port_controller":{
            "modref":"global.affine_controller__U799"
          },
          "op_hcompute_conv_stencil_14_read_start":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_pt__U834"
          },
          "op_hcompute_conv_stencil_14_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_control_vars_pt__U835"
          },
          "op_hcompute_conv_stencil_14_write_start":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_pt__U846"
          },
          "op_hcompute_conv_stencil_14_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_control_vars_pt__U848"
          },
          "op_hcompute_conv_stencil_15":{
            "modref":"global.cu_op_hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_pt__U893"
          },
          "op_hcompute_conv_stencil_15_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U895"
          },
          "op_hcompute_conv_stencil_15_port_controller":{
            "modref":"global.affine_controller__U856"
          },
          "op_hcompute_conv_stencil_15_read_start":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_pt__U891"
          },
          "op_hcompute_conv_stencil_15_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_control_vars_pt__U892"
          },
          "op_hcompute_conv_stencil_15_write_start":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_pt__U903"
          },
          "op_hcompute_conv_stencil_15_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_control_vars_pt__U905"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U297"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U298"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U275"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U295"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U296"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U299"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U300"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U323"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U324"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U301"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U321"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U322"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U325"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U326"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U349"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U350"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U327"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U347"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U348"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U351"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U352"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U375"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U376"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U353"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U373"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U374"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U377"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U378"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U401"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U402"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U379"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U399"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U400"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U403"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U404"
          },
          "op_hcompute_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_pt__U427"
          },
          "op_hcompute_conv_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U428"
          },
          "op_hcompute_conv_stencil_6_port_controller":{
            "modref":"global.affine_controller__U405"
          },
          "op_hcompute_conv_stencil_6_read_start":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_pt__U425"
          },
          "op_hcompute_conv_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_control_vars_pt__U426"
          },
          "op_hcompute_conv_stencil_6_write_start":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_pt__U429"
          },
          "op_hcompute_conv_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_control_vars_pt__U430"
          },
          "op_hcompute_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_pt__U453"
          },
          "op_hcompute_conv_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U454"
          },
          "op_hcompute_conv_stencil_7_port_controller":{
            "modref":"global.affine_controller__U431"
          },
          "op_hcompute_conv_stencil_7_read_start":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_pt__U451"
          },
          "op_hcompute_conv_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_control_vars_pt__U452"
          },
          "op_hcompute_conv_stencil_7_write_start":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_pt__U455"
          },
          "op_hcompute_conv_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_control_vars_pt__U456"
          },
          "op_hcompute_conv_stencil_8":{
            "modref":"global.cu_op_hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_pt__U494"
          },
          "op_hcompute_conv_stencil_8_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U496"
          },
          "op_hcompute_conv_stencil_8_port_controller":{
            "modref":"global.affine_controller__U457"
          },
          "op_hcompute_conv_stencil_8_read_start":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_pt__U492"
          },
          "op_hcompute_conv_stencil_8_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_control_vars_pt__U493"
          },
          "op_hcompute_conv_stencil_8_write_start":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_pt__U504"
          },
          "op_hcompute_conv_stencil_8_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_control_vars_pt__U506"
          },
          "op_hcompute_conv_stencil_9":{
            "modref":"global.cu_op_hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_pt__U551"
          },
          "op_hcompute_conv_stencil_9_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U553"
          },
          "op_hcompute_conv_stencil_9_port_controller":{
            "modref":"global.affine_controller__U514"
          },
          "op_hcompute_conv_stencil_9_read_start":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_pt__U549"
          },
          "op_hcompute_conv_stencil_9_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_control_vars_pt__U550"
          },
          "op_hcompute_conv_stencil_9_write_start":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_pt__U561"
          },
          "op_hcompute_conv_stencil_9_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_control_vars_pt__U563"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U271"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U272"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U249"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U269"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U270"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U273"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U274"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U48"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U49"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "modref":"global.affine_controller__U26"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U46"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U47"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U50"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U51"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U74"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U75"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "modref":"global.affine_controller__U52"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U72"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U73"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U76"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U77"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U100"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U101"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "modref":"global.affine_controller__U78"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U98"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U99"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U102"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U103"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U126"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U127"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_port_controller":{
            "modref":"global.affine_controller__U104"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U124"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U125"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U128"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U129"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U152"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U153"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_port_controller":{
            "modref":"global.affine_controller__U130"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U150"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U151"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U154"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U155"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U178"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U179"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_port_controller":{
            "modref":"global.affine_controller__U156"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U176"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U177"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U180"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U181"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U204"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U205"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_port_controller":{
            "modref":"global.affine_controller__U182"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U202"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U203"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U206"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U207"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U22"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U23"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U20"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U21"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U24"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U25"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U245"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U246"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U208"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U243"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U244"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U247"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U248"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U973"
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U975"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U951"
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U971"
          },
          "op_hcompute_hw_output_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U972"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U981"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U983"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U1011"
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U1013"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U989"
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U1009"
          },
          "op_hcompute_hw_output_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U1010"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U1019"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U1021"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U1049"
          },
          "op_hcompute_hw_output_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1051"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "modref":"global.affine_controller__U1027"
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U1047"
          },
          "op_hcompute_hw_output_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1048"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U1057"
          },
          "op_hcompute_hw_output_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1059"
          },
          "op_hcompute_hw_output_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_pt__U1087"
          },
          "op_hcompute_hw_output_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1089"
          },
          "op_hcompute_hw_output_stencil_4_port_controller":{
            "modref":"global.affine_controller__U1065"
          },
          "op_hcompute_hw_output_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_pt__U1085"
          },
          "op_hcompute_hw_output_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1086"
          },
          "op_hcompute_hw_output_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_pt__U1095"
          },
          "op_hcompute_hw_output_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1097"
          },
          "op_hcompute_hw_output_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_pt__U1125"
          },
          "op_hcompute_hw_output_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1127"
          },
          "op_hcompute_hw_output_stencil_5_port_controller":{
            "modref":"global.affine_controller__U1103"
          },
          "op_hcompute_hw_output_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_pt__U1123"
          },
          "op_hcompute_hw_output_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1124"
          },
          "op_hcompute_hw_output_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_pt__U1133"
          },
          "op_hcompute_hw_output_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1135"
          },
          "op_hcompute_hw_output_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_pt__U1163"
          },
          "op_hcompute_hw_output_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1165"
          },
          "op_hcompute_hw_output_stencil_6_port_controller":{
            "modref":"global.affine_controller__U1141"
          },
          "op_hcompute_hw_output_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_pt__U1161"
          },
          "op_hcompute_hw_output_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1162"
          },
          "op_hcompute_hw_output_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_pt__U1171"
          },
          "op_hcompute_hw_output_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1173"
          },
          "op_hcompute_hw_output_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_pt__U1201"
          },
          "op_hcompute_hw_output_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1203"
          },
          "op_hcompute_hw_output_stencil_7_port_controller":{
            "modref":"global.affine_controller__U1179"
          },
          "op_hcompute_hw_output_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_pt__U1199"
          },
          "op_hcompute_hw_output_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1200"
          },
          "op_hcompute_hw_output_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_pt__U1209"
          },
          "op_hcompute_hw_output_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1211"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U935"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U937"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U913"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U933"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U934"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U943"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U945"
          }
        },
        "connections":[
          ["op_hcompute_hw_output_stencil_2_port_controller.d","arr__U1014.in"],
          ["op_hcompute_hw_output_stencil_2_exe_start_control_vars.in","arr__U1014.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","arr__U1022.in"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","arr__U1022.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","arr__U1052.in"],
          ["op_hcompute_hw_output_stencil_3_exe_start_control_vars.in","arr__U1052.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","arr__U1060.in"],
          ["op_hcompute_hw_output_stencil_3_write_start_control_vars.in","arr__U1060.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","arr__U1090.in"],
          ["op_hcompute_hw_output_stencil_4_exe_start_control_vars.in","arr__U1090.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","arr__U1098.in"],
          ["op_hcompute_hw_output_stencil_4_write_start_control_vars.in","arr__U1098.out"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","arr__U1128.in"],
          ["op_hcompute_hw_output_stencil_5_exe_start_control_vars.in","arr__U1128.out"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","arr__U1136.in"],
          ["op_hcompute_hw_output_stencil_5_write_start_control_vars.in","arr__U1136.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","arr__U1166.in"],
          ["op_hcompute_hw_output_stencil_6_exe_start_control_vars.in","arr__U1166.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","arr__U1174.in"],
          ["op_hcompute_hw_output_stencil_6_write_start_control_vars.in","arr__U1174.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","arr__U1204.in"],
          ["op_hcompute_hw_output_stencil_7_exe_start_control_vars.in","arr__U1204.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","arr__U1212.in"],
          ["op_hcompute_hw_output_stencil_7_write_start_control_vars.in","arr__U1212.out"],
          ["op_hcompute_conv_stencil_8_port_controller.d","arr__U497.in"],
          ["op_hcompute_conv_stencil_8_exe_start_control_vars.in","arr__U497.out"],
          ["op_hcompute_conv_stencil_8_port_controller.d","arr__U507.in"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.in","arr__U507.out"],
          ["op_hcompute_conv_stencil_9_port_controller.d","arr__U554.in"],
          ["op_hcompute_conv_stencil_9_exe_start_control_vars.in","arr__U554.out"],
          ["op_hcompute_conv_stencil_9_port_controller.d","arr__U564.in"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.in","arr__U564.out"],
          ["op_hcompute_conv_stencil_10_port_controller.d","arr__U611.in"],
          ["op_hcompute_conv_stencil_10_exe_start_control_vars.in","arr__U611.out"],
          ["op_hcompute_conv_stencil_10_port_controller.d","arr__U621.in"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.in","arr__U621.out"],
          ["op_hcompute_conv_stencil_11_port_controller.d","arr__U668.in"],
          ["op_hcompute_conv_stencil_11_exe_start_control_vars.in","arr__U668.out"],
          ["op_hcompute_conv_stencil_11_port_controller.d","arr__U678.in"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.in","arr__U678.out"],
          ["op_hcompute_conv_stencil_12_port_controller.d","arr__U725.in"],
          ["op_hcompute_conv_stencil_12_exe_start_control_vars.in","arr__U725.out"],
          ["op_hcompute_conv_stencil_12_port_controller.d","arr__U735.in"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.in","arr__U735.out"],
          ["op_hcompute_conv_stencil_13_port_controller.d","arr__U782.in"],
          ["op_hcompute_conv_stencil_13_exe_start_control_vars.in","arr__U782.out"],
          ["op_hcompute_conv_stencil_13_port_controller.d","arr__U792.in"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.in","arr__U792.out"],
          ["op_hcompute_conv_stencil_14_port_controller.d","arr__U839.in"],
          ["op_hcompute_conv_stencil_14_exe_start_control_vars.in","arr__U839.out"],
          ["op_hcompute_conv_stencil_14_port_controller.d","arr__U849.in"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.in","arr__U849.out"],
          ["op_hcompute_conv_stencil_15_port_controller.d","arr__U896.in"],
          ["op_hcompute_conv_stencil_15_exe_start_control_vars.in","arr__U896.out"],
          ["op_hcompute_conv_stencil_15_port_controller.d","arr__U906.in"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.in","arr__U906.out"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U938.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U938.out"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U946.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U946.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","arr__U976.in"],
          ["op_hcompute_hw_output_stencil_1_exe_start_control_vars.in","arr__U976.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","arr__U984.in"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","arr__U984.out"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read","conv_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","conv_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_read_start.out","conv_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write","conv_stencil.op_hcompute_conv_stencil_10_write"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_10_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_write_start.out","conv_stencil.op_hcompute_conv_stencil_10_write_wen"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read","conv_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","conv_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_read_start.out","conv_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write","conv_stencil.op_hcompute_conv_stencil_11_write"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_11_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_write_start.out","conv_stencil.op_hcompute_conv_stencil_11_write_wen"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read","conv_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","conv_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_read_start.out","conv_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write","conv_stencil.op_hcompute_conv_stencil_12_write"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_12_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_write_start.out","conv_stencil.op_hcompute_conv_stencil_12_write_wen"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read","conv_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","conv_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_read_start.out","conv_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write","conv_stencil.op_hcompute_conv_stencil_13_write"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_13_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_write_start.out","conv_stencil.op_hcompute_conv_stencil_13_write_wen"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read","conv_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","conv_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_read_start.out","conv_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write","conv_stencil.op_hcompute_conv_stencil_14_write"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_14_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_write_start.out","conv_stencil.op_hcompute_conv_stencil_14_write_wen"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read","conv_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","conv_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_read_start.out","conv_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write","conv_stencil.op_hcompute_conv_stencil_15_write"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_15_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_write_start.out","conv_stencil.op_hcompute_conv_stencil_15_write_wen"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write","conv_stencil.op_hcompute_conv_stencil_6_write"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_6_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_6_write_start.out","conv_stencil.op_hcompute_conv_stencil_6_write_wen"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write","conv_stencil.op_hcompute_conv_stencil_7_write"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_7_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_7_write_start.out","conv_stencil.op_hcompute_conv_stencil_7_write_wen"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read","conv_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","conv_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_read_start.out","conv_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write","conv_stencil.op_hcompute_conv_stencil_8_write"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_8_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_write_start.out","conv_stencil.op_hcompute_conv_stencil_8_write_wen"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read","conv_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","conv_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_read_start.out","conv_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write","conv_stencil.op_hcompute_conv_stencil_9_write"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_9_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_write_start.out","conv_stencil.op_hcompute_conv_stencil_9_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read","conv_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_1_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_1_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_1_read_ren"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read","conv_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_2_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_2_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_2_read_ren"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read","conv_stencil.op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_3_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_3_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_3_read_ren"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read","conv_stencil.op_hcompute_hw_output_stencil_4_read"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_4_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_4_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_4_read_ren"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read","conv_stencil.op_hcompute_hw_output_stencil_5_read"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_5_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_5_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_5_read_ren"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read","conv_stencil.op_hcompute_hw_output_stencil_6_read"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_6_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_6_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_6_read_ren"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read","conv_stencil.op_hcompute_hw_output_stencil_7_read"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_7_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_7_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_7_read_ren"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","delay_reg__U1012.in"],
          ["op_hcompute_hw_output_stencil_2_exe_start.in","delay_reg__U1012.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","delay_reg__U1020.in"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","delay_reg__U1020.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","delay_reg__U1050.in"],
          ["op_hcompute_hw_output_stencil_3_exe_start.in","delay_reg__U1050.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","delay_reg__U1058.in"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","delay_reg__U1058.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.valid","delay_reg__U1088.in"],
          ["op_hcompute_hw_output_stencil_4_exe_start.in","delay_reg__U1088.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.valid","delay_reg__U1096.in"],
          ["op_hcompute_hw_output_stencil_4_write_start.in","delay_reg__U1096.out"],
          ["op_hcompute_hw_output_stencil_5_port_controller.valid","delay_reg__U1126.in"],
          ["op_hcompute_hw_output_stencil_5_exe_start.in","delay_reg__U1126.out"],
          ["op_hcompute_hw_output_stencil_5_port_controller.valid","delay_reg__U1134.in"],
          ["op_hcompute_hw_output_stencil_5_write_start.in","delay_reg__U1134.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.valid","delay_reg__U1164.in"],
          ["op_hcompute_hw_output_stencil_6_exe_start.in","delay_reg__U1164.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.valid","delay_reg__U1172.in"],
          ["op_hcompute_hw_output_stencil_6_write_start.in","delay_reg__U1172.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.valid","delay_reg__U1202.in"],
          ["op_hcompute_hw_output_stencil_7_exe_start.in","delay_reg__U1202.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.valid","delay_reg__U1210.in"],
          ["op_hcompute_hw_output_stencil_7_write_start.in","delay_reg__U1210.out"],
          ["op_hcompute_conv_stencil_8_port_controller.valid","delay_reg__U495.in"],
          ["op_hcompute_conv_stencil_8_exe_start.in","delay_reg__U495.out"],
          ["op_hcompute_conv_stencil_8_port_controller.valid","delay_reg__U505.in"],
          ["op_hcompute_conv_stencil_8_write_start.in","delay_reg__U505.out"],
          ["op_hcompute_conv_stencil_9_port_controller.valid","delay_reg__U552.in"],
          ["op_hcompute_conv_stencil_9_exe_start.in","delay_reg__U552.out"],
          ["op_hcompute_conv_stencil_9_port_controller.valid","delay_reg__U562.in"],
          ["op_hcompute_conv_stencil_9_write_start.in","delay_reg__U562.out"],
          ["op_hcompute_conv_stencil_10_port_controller.valid","delay_reg__U609.in"],
          ["op_hcompute_conv_stencil_10_exe_start.in","delay_reg__U609.out"],
          ["op_hcompute_conv_stencil_10_port_controller.valid","delay_reg__U619.in"],
          ["op_hcompute_conv_stencil_10_write_start.in","delay_reg__U619.out"],
          ["op_hcompute_conv_stencil_11_port_controller.valid","delay_reg__U666.in"],
          ["op_hcompute_conv_stencil_11_exe_start.in","delay_reg__U666.out"],
          ["op_hcompute_conv_stencil_11_port_controller.valid","delay_reg__U676.in"],
          ["op_hcompute_conv_stencil_11_write_start.in","delay_reg__U676.out"],
          ["op_hcompute_conv_stencil_12_port_controller.valid","delay_reg__U723.in"],
          ["op_hcompute_conv_stencil_12_exe_start.in","delay_reg__U723.out"],
          ["op_hcompute_conv_stencil_12_port_controller.valid","delay_reg__U733.in"],
          ["op_hcompute_conv_stencil_12_write_start.in","delay_reg__U733.out"],
          ["op_hcompute_conv_stencil_13_port_controller.valid","delay_reg__U780.in"],
          ["op_hcompute_conv_stencil_13_exe_start.in","delay_reg__U780.out"],
          ["op_hcompute_conv_stencil_13_port_controller.valid","delay_reg__U790.in"],
          ["op_hcompute_conv_stencil_13_write_start.in","delay_reg__U790.out"],
          ["op_hcompute_conv_stencil_14_port_controller.valid","delay_reg__U837.in"],
          ["op_hcompute_conv_stencil_14_exe_start.in","delay_reg__U837.out"],
          ["op_hcompute_conv_stencil_14_port_controller.valid","delay_reg__U847.in"],
          ["op_hcompute_conv_stencil_14_write_start.in","delay_reg__U847.out"],
          ["op_hcompute_conv_stencil_15_port_controller.valid","delay_reg__U894.in"],
          ["op_hcompute_conv_stencil_15_exe_start.in","delay_reg__U894.out"],
          ["op_hcompute_conv_stencil_15_port_controller.valid","delay_reg__U904.in"],
          ["op_hcompute_conv_stencil_15_write_start.in","delay_reg__U904.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U936.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U936.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U944.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U944.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","delay_reg__U974.in"],
          ["op_hcompute_hw_output_stencil_1_exe_start.in","delay_reg__U974.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","delay_reg__U982.in"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","delay_reg__U982.out"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_10_read_start_control_vars.in","op_hcompute_conv_stencil_10_port_controller.d"],
          ["op_hcompute_conv_stencil_10_read_start.in","op_hcompute_conv_stencil_10_port_controller.valid"],
          ["op_hcompute_conv_stencil_11_read_start_control_vars.in","op_hcompute_conv_stencil_11_port_controller.d"],
          ["op_hcompute_conv_stencil_11_read_start.in","op_hcompute_conv_stencil_11_port_controller.valid"],
          ["op_hcompute_conv_stencil_12_read_start_control_vars.in","op_hcompute_conv_stencil_12_port_controller.d"],
          ["op_hcompute_conv_stencil_12_read_start.in","op_hcompute_conv_stencil_12_port_controller.valid"],
          ["op_hcompute_conv_stencil_13_read_start_control_vars.in","op_hcompute_conv_stencil_13_port_controller.d"],
          ["op_hcompute_conv_stencil_13_read_start.in","op_hcompute_conv_stencil_13_port_controller.valid"],
          ["op_hcompute_conv_stencil_14_read_start_control_vars.in","op_hcompute_conv_stencil_14_port_controller.d"],
          ["op_hcompute_conv_stencil_14_read_start.in","op_hcompute_conv_stencil_14_port_controller.valid"],
          ["op_hcompute_conv_stencil_15_read_start_control_vars.in","op_hcompute_conv_stencil_15_port_controller.d"],
          ["op_hcompute_conv_stencil_15_read_start.in","op_hcompute_conv_stencil_15_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","op_hcompute_conv_stencil_3_exe_start.in"],
          ["op_hcompute_conv_stencil_3_port_controller.d","op_hcompute_conv_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_write_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","op_hcompute_conv_stencil_4_exe_start.in"],
          ["op_hcompute_conv_stencil_4_port_controller.d","op_hcompute_conv_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_write_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","op_hcompute_conv_stencil_5_exe_start.in"],
          ["op_hcompute_conv_stencil_5_port_controller.d","op_hcompute_conv_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_write_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_port_controller.valid","op_hcompute_conv_stencil_6_exe_start.in"],
          ["op_hcompute_conv_stencil_6_port_controller.d","op_hcompute_conv_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_6_read_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_read_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_write_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_port_controller.valid","op_hcompute_conv_stencil_7_exe_start.in"],
          ["op_hcompute_conv_stencil_7_port_controller.d","op_hcompute_conv_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_7_read_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_read_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_write_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_8_read_start_control_vars.in","op_hcompute_conv_stencil_8_port_controller.d"],
          ["op_hcompute_conv_stencil_8_read_start.in","op_hcompute_conv_stencil_8_port_controller.valid"],
          ["op_hcompute_conv_stencil_9_read_start_control_vars.in","op_hcompute_conv_stencil_9_port_controller.d"],
          ["op_hcompute_conv_stencil_9_read_start.in","op_hcompute_conv_stencil_9_port_controller.valid"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","op_hcompute_hw_input_global_wrapper_stencil_4_read_start.out"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","op_hcompute_hw_input_global_wrapper_stencil_5_read_start.out"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","op_hcompute_hw_input_global_wrapper_stencil_6_read_start.out"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","op_hcompute_hw_input_global_wrapper_stencil_7_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["op_hcompute_hw_output_stencil_1_read_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["op_hcompute_hw_output_stencil_2_read_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write"],
          ["op_hcompute_hw_output_stencil_3_read_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_write_start.out"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write"],
          ["op_hcompute_hw_output_stencil_4_read_start_control_vars.in","op_hcompute_hw_output_stencil_4_port_controller.d"],
          ["op_hcompute_hw_output_stencil_4_read_start.in","op_hcompute_hw_output_stencil_4_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4_write_start.out"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write"],
          ["op_hcompute_hw_output_stencil_5_read_start_control_vars.in","op_hcompute_hw_output_stencil_5_port_controller.d"],
          ["op_hcompute_hw_output_stencil_5_read_start.in","op_hcompute_hw_output_stencil_5_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5_write_start.out"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write"],
          ["op_hcompute_hw_output_stencil_6_read_start_control_vars.in","op_hcompute_hw_output_stencil_6_port_controller.d"],
          ["op_hcompute_hw_output_stencil_6_read_start.in","op_hcompute_hw_output_stencil_6_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6_write_start.out"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write"],
          ["op_hcompute_hw_output_stencil_7_read_start_control_vars.in","op_hcompute_hw_output_stencil_7_port_controller.d"],
          ["op_hcompute_hw_output_stencil_7_read_start.in","op_hcompute_hw_output_stencil_7_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7_write_start.out"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "sr_end_U1835_pt__U1836":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1839_pt__U1840":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1843_pt__U1844":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1847_pt__U1848":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1851_pt__U1852":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1855_pt__U1856":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1859_pt__U1860":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1863_pt__U1864":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1867_pt__U1868":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1871_pt__U1872":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1875_pt__U1876":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1879_pt__U1880":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1883_pt__U1884":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1887_pt__U1888":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1891_pt__U1892":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1895_pt__U1896":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1899_pt__U1900":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1903_pt__U1904":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1907_pt__U1908":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1911_pt__U1912":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1915_pt__U1916":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1919_pt__U1920":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1923_pt__U1924":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1927_pt__U1928":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1931_pt__U1932":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1935_pt__U1936":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1939_pt__U1940":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1943_pt__U1944":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1947_pt__U1948":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1951_pt__U1952":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1955_pt__U1956":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1959_pt__U1960":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1963_pt__U1964":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1967_pt__U1968":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1971_pt__U1972":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1975_pt__U1976":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1979_pt__U1980":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1983_pt__U1984":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1987_pt__U1988":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1991_pt__U1992":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1995_pt__U1996":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1999_pt__U2000":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2003_pt__U2004":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2007_pt__U2008":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2011_pt__U2012":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2015_pt__U2016":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2019_pt__U2020":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2023_pt__U2024":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2027_pt__U2028":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2031_pt__U2032":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2035_pt__U2036":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2039_pt__U2040":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2043_pt__U2044":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2047_pt__U2048":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2051_pt__U2052":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U2055_pt__U2056":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
