0.6
2016.4
Jan 23 2017
19:37:30
D:/code/courses/lab1/project/project.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/code/courses/lab1/project/project.srcs/sources_1/imports/rtl/fused_signed_mac_32p8t8_2x24p8t4.v,1702022371,verilog,,,,fused_signed_mac_32p8t8_2x24p8t4,,,,,,,,
D:/code/courses/lab1/project/project.srcs/sources_1/imports/rtl/subckt.v,1702009006,verilog,,,,adder_24bit;adder_32bit;adder_9bit_unit;basic_unit_fa_and;basic_unit_fa_nand;basic_unit_first_line;basic_unit_ha_and;basic_unit_ha_nand;basic_unit_last_line;basic_unit_line;fa;ha,,,,,,,,
D:/code/courses/lab1/project/project.srcs/sources_1/imports/rtl/top_tb.v,1702021538,verilog,,,,top_tb,,,,,,,,
