// Seed: 578045192
module module_0 (
    input supply0 id_0,
    output tri1 id_1
);
  always @(id_0 or negedge 1'b0) begin
    assert (id_0);
    disable id_3;
  end
  logic [7:0] id_4;
  always @(posedge 1) id_4[1-1'b0 : 1===1] = 1 + "";
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    output supply1 id_2,
    input wand id_3
);
  always @(1'b0 == "" or posedge id_3) id_1 = id_3;
  module_0(
      id_3, id_2
  );
endmodule
