structural/gate level:
code:

module structural(output y, input a, b);

  and (y, a, b); 
  
endmodule

tb:
// Code your testbench here
// or browse Examples
`timescale 1ns/1ps

module tbstructural;
  reg a, b;
  wire y;

  structural uut (y, a, b);

  initial begin
    $dumpfile("structural.vcd");
    $dumpvars(0, tbstructural);

    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
    a = 1; b = 0; #10;
    a = 1; b = 1; #10;

    $finish;
  end
endmodule
