
**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "Clock_CPU.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "C:/Cadence/SPB_16.6/tools/pspice/library/eval.lib" 
.LIB "C:/Cadence/SPB_16.6/tools/pspice/library/tex_inst.lib" 
* From [PSPICE NETLIST] section of C:\Users\manel\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 500ms 0 100us 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source CLOCK_CPU
V_V1         N00080 0 5Vdc
R_R2         N00337 N00511  14.4k TC=0,0 
R_R3         0 N00568  1k TC=0,0 
C_C1         0 N00337  1u  TC=0,0 
C_C2         0 N00547  100n  TC=0,0 
X_X1         0 N00337 N00568 N00080 N00547 N00337 N00511 N00080 555D PARAMS:
+  MAXFREQ=3E6
R_R4         N00511 N00080  1k TC=0,0 

**** RESUMING Clock_CPU.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node N00080
*
* Moving X_X1.u1:CLRBAR from analog node N00080 to new digital node N00080$AtoD
X$N00080_AtoD1
+ N00080
+ N00080$AtoD
+ N00080
+ 0
+ atod_555
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N00568
*
* Moving X_X1.u1:Q1 from analog node N00568 to new digital node N00568$DtoA
X$N00568_DtoA1
+ N00568$DtoA
+ N00568
+ N00080
+ 0
+ dtoa_555
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node X_X1.qb
*
* Moving X_X1.u1:QBAR1 from analog node X_X1.qb to new digital node X_X1.qb$DtoA
X$X_X1.qb_DtoA1
+ X_X1.qb$DtoA
+ X_X1.qb
+ N00080
+ 0
+ dtoa_555
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               X_X1.nchan      
               NMOS            
       LEVEL    1            
           L  100.000000E-06 
           W  100.000000E-06 
         VTO    0            
          KP   20.000000E-06 
       GAMMA    0            
         PHI     .6          
      LAMBDA    0            
          IS   10.000000E-15 
          JS    0            
          PB     .8          
        PBSW     .8          
          CJ    0            
        CJSW    0            
        CGSO    1.000000E-12 
        CGDO    1.000000E-12 
        CGBO    1.000000E-12 
         TOX    0            
          XJ    0            
       UCRIT   10.000000E+03 
      DIOMOD    1            
         VFB    0            
        LETA    0            
        WETA    0            
          U0    0            
        TEMP    0            
         VDD    5            
       XPART    0            


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               din555          
      S0NAME 0               
       S0TSW  700.000000E-12 
       S0RLO  100            
       S0RHI    1.000000E+06 
      S1NAME 1               
       S1TSW  700.000000E-12 
       S1RLO    1.000000E+06 
       S1RHI  300            
      S2NAME x               
       S2TSW  700.000000E-12 
       S2RLO  200            
       S2RHI  200            
      S3NAME r               
       S3TSW  700.000000E-12 
       S3RLO  200            
       S3RHI  200            
      S4NAME f               
       S4TSW  700.000000E-12 
       S4RLO  200            
       S4RHI  200            
      S5NAME z               
       S5TSW  700.000000E-12 
       S5RLO  200.000000E+03 
       S5RHI  200.000000E+03 


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               X_X1.cmp        do555           
    TIMESTEP  100.000000E-12  100.000000E-12 
      S0NAME 0               X               
       S0VHI                    2            
       S0VLO -500                .8          
      S1NAME 1               0               
       S1VHI  500                .8          
       S1VLO                   -1.5          
      S2NAME                 R               
       S2VHI                    1.4          
       S2VLO                     .8          
      S3NAME                 R               
       S3VHI                    2            
       S3VLO                    1.3          
      S4NAME                 X               
       S4VHI                    2            
       S4VLO                     .8          
      S5NAME                 1               
       S5VHI                   50            
       S5VLO                    2            
      S6NAME                 F               
       S6VHI                    2            
       S6VLO                    1.3          
      S7NAME                 F               
       S7VHI                    1.4          
       S7VLO                     .8          


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     Digital Gated FF MODEL PARAMETERS


******************************************************************************




               X_X1.t_srff     
    TPDQLHMN    0            
    TPDQLHTY    0            
    TPDQLHMX    0            
    TPDQHLMN    0            
    TPDQHLTY    0            
    TPDQHLMX    0            
    TPGQLHMN    0            
    TPGQLHTY    0            
    TPGQLHMX    0            
    TPGQHLMN    0            
    TPGQHLTY    0            
    TPGQHLMX    0            
   TPPCQLHMN   48.000000E-09 
   TPPCQLHTY  120.000000E-09 
   TPPCQLHMX  192.000000E-09 
   TPPCQHLMN    0            
   TPPCQHLTY    0            
   TPPCQHLMX    0            
      TWGHMN    0            
      TWGHTY    0            
      TWGHMX    0            
     TWPCLMN    0            
     TWPCLTY    0            
     TWPCLMX    0            
     TSUDGMN    0            
     TSUDGTY    0            
     TSUDGMX    0            
   TSUPCGHMN    0            
   TSUPCGHTY    0            
   TSUPCGHMX    0            
      THDGMN    0            
      THDGTY    0            
      THDGMX    0            


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     Digital Delay Line MODEL PARAMETERS


******************************************************************************




               X_X1.dlymod     
       DLYMN  166.666700E-09 
       DLYTY  166.666700E-09 
       DLYMX  166.666700E-09 


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               X_X1.io_555     io_std          io_stm          
        DRVL  104             104               0            
        DRVH   96.4            96.4             0            
       AtoD1 atod_555        AtoD_STD                        
       AtoD2 atod_555        AtoD_STD_NX                     
       AtoD3 atod_555        AtoD_STD                        
       AtoD4 atod_555        AtoD_STD_NX                     
       DtoA1 dtoa_555        DtoA_STD        DtoA_STM        
       DtoA2 dtoa_555        DtoA_STD        DtoA_STM        
       DtoA3 dtoa_555        DtoA_STD        DtoA_STM        
       DtoA4 dtoa_555        DtoA_STD        DtoA_STM        
      TSWHL1                    1.373000E-09                 
      TSWHL2                    1.346000E-09                 
      TSWHL3                    1.511000E-09                 
      TSWHL4                    1.487000E-09                 
      TSWLH1                    3.382000E-09                 
      TSWLH2                    3.424000E-09                 
      TSWLH3                    3.517000E-09                 
      TSWLH4                    3.564000E-09                 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03 


**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(N00080)    5.0000 (N00337)    5.0000 (N00511)    5.0000 (N00547)    3.3333     

(N00568)    3.8453 ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(X_X1.qb) 500.0E-06                   (X_X1.botm)    1.6667                 



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(  X_X1.r) : 1     ( X_X1.sd) : 0     (N00080$AtoD) : 1  ( X_X1.rd) : 1         

(X_X1.strt) : 0    (  X_X1.s) : 0     ( X_X1.hi) : 1     (N00568$DtoA) : 1      

(X_X1.qb$DtoA) : 0                    




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -3.982E-03
    X$DIGIFPWR.VDPWR  -5.000E-06
    X$DIGIFPWR.VDGND  -5.000E-06

    TOTAL POWER DISSIPATION   1.99E-02  WATTS



          JOB CONCLUDED

**** 06/14/24 16:13:24 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-Clock_CPU"  [ C:\Users\manel\OneDrive\Escritorio\TRASTITOS\8 BIT CPU\Clock_CPU-20220926T153936Z-001\CLK_simu


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .23
