Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_init_behav xil_defaultlib.test_bench_init xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3353] formal port 'control_lock_threshold' has no actual or default value [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:19]
ERROR: [VRFC 10-3353] formal port 'integrator_reset' has no actual or default value [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
