$date
	Sun Oct 23 02:18:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#810450
b1010 &
b1010 %
1$
b1010 !
1"
#810451
0"
#810454
b101 &
b101 %
#810458
b10000 &
b10000 %
#810462
b1000 &
b1000 %
#810466
b100 &
b100 %
#810470
b10 &
b10 %
#810474
b1 &
b1 %
1#
#810478
b0 &
0#
b0 %
0$
#1776877
b10001 !
1"
#1776878
b10001 &
b10001 %
1$
#1776879
0"
#1776882
b110100 &
b110100 %
#1776886
b11010 &
b11010 %
#1776890
b1101 &
b1101 %
#1776894
b101000 &
b101000 %
#1776898
b10100 &
b10100 %
#1776902
b1010 &
b1010 %
#1776906
b101 &
b101 %
#1776910
b10000 &
b10000 %
#1776914
b1000 &
b1000 %
#1776918
b100 &
b100 %
#1776922
b10 &
b10 %
#1776926
b1 &
1#
b1 %
#1776930
b0 &
b0 %
0#
0$
#2765098
b11000 &
b11000 %
1$
b11000 !
1"
#2765099
0"
#2765102
b1100 &
b1100 %
#2765106
b110 &
b110 %
#2765110
b11 &
b11 %
#2765114
b1010 &
b1010 %
#2765118
b101 &
b101 %
#2765122
b10000 &
b10000 %
#2765126
b1000 &
b1000 %
#2765130
b100 &
b100 %
#2765134
b10 &
b10 %
#2765138
b1 &
b1 %
1#
#2765142
b0 &
0#
b0 %
0$
#4500012
