Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 17 19:11:57 2024
| Host         : BigBox running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_echo_timing_summary_routed.rpt -pb uart_echo_timing_summary_routed.pb -rpx uart_echo_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_echo
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.170        0.000                      0                  196        0.155        0.000                      0                  196        3.000        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
sys_con/clk_wizard/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                            8.689        0.000                      0                   31        0.168        0.000                      0                   31        4.500        0.000                       0                    33  
sys_con/clk_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   6.780        0.000                      0                  115        0.155        0.000                      0                  115        4.500        0.000                       0                    73  
  clkfbout_clk_wiz_0                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        4.170        0.000                      0                   29        0.836        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        4.242        0.000                      0                   42        0.992        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.456ns (38.552%)  route 0.727ns (61.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.456     5.010 r  sys_con/reset_counter_reg[17]/Q
                         net (fo=1, routed)           0.727     5.737    sys_con/reset_counter[17]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[18]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X3Y7           FDPE (Setup_fdpe_C_D)       -0.093    14.426    sys_con/reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.380%)  route 0.619ns (59.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.419     4.973 r  sys_con/reset_counter_reg[20]/Q
                         net (fo=1, routed)           0.619     5.592    sys_con/reset_counter[20]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[21]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X3Y7           FDPE (Setup_fdpe_C_D)       -0.237    14.282    sys_con/reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.293%)  route 0.533ns (52.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 r  sys_con/reset_counter_reg[28]/Q
                         net (fo=1, routed)           0.533     5.565    sys_con/reset_counter[28]
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.286    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[29]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X2Y7           FDPE (Setup_fdpe_C_D)       -0.201    14.318    sys_con/reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     4.551    sys_con/XCLK
    SLICE_X4Y8           FDPE                                         r  sys_con/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDPE (Prop_fdpe_C_Q)         0.456     5.007 r  sys_con/reset_counter_reg[0]/Q
                         net (fo=1, routed)           0.626     5.634    sys_con/reset_counter[0]
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.284    sys_con/XCLK
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[1]/C
                         clock pessimism              0.246    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X5Y8           FDPE (Setup_fdpe_C_D)       -0.067    14.427    sys_con/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.699%)  route 0.498ns (54.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.419     4.973 r  sys_con/reset_counter_reg[23]/Q
                         net (fo=1, routed)           0.498     5.471    sys_con/reset_counter[23]
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.286    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[24]/C
                         clock pessimism              0.247    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X2Y7           FDPE (Setup_fdpe_C_D)       -0.222    14.275    sys_con/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.401%)  route 0.525ns (55.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.419     4.973 r  sys_con/reset_counter_reg[22]/Q
                         net (fo=1, routed)           0.525     5.498    sys_con/reset_counter[22]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[23]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X3Y7           FDPE (Setup_fdpe_C_D)       -0.213    14.306    sys_con/reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     4.551    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.456     5.007 r  sys_con/reset_counter_reg[12]/Q
                         net (fo=1, routed)           0.641     5.648    sys_con/reset_counter[12]
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.284    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[13]/C
                         clock pessimism              0.268    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X5Y7           FDPE (Setup_fdpe_C_D)       -0.058    14.458    sys_con/reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     4.551    sys_con/XCLK
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.456     5.007 r  sys_con/reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.641     5.648    sys_con/reset_counter[3]
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.284    sys_con/XCLK
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[4]/C
                         clock pessimism              0.268    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X5Y8           FDPE (Setup_fdpe_C_D)       -0.058    14.458    sys_con/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.474%)  route 0.618ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.634     4.551    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDPE (Prop_fdpe_C_Q)         0.456     5.007 r  sys_con/reset_counter_reg[14]/Q
                         net (fo=1, routed)           0.618     5.625    sys_con/reset_counter[14]
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.284    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[15]/C
                         clock pessimism              0.268    14.551    
                         clock uncertainty           -0.035    14.516    
    SLICE_X4Y7           FDPE (Setup_fdpe_C_D)       -0.081    14.435    sys_con/reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.785%)  route 0.589ns (53.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.518     5.072 r  sys_con/reset_counter_reg[25]/Q
                         net (fo=1, routed)           0.589     5.661    sys_con/reset_counter[25]
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  XCLK (IN)
                         net (fo=0)                   0.000    10.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518    14.286    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[26]/C
                         clock pessimism              0.269    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X2Y7           FDPE (Setup_fdpe_C_D)       -0.045    14.474    sys_con/reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  8.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.568    sys_con/XCLK
    SLICE_X4Y8           FDPE                                         r  sys_con/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.709 r  sys_con/reset_counter_reg[7]/Q
                         net (fo=1, routed)           0.113     1.822    sys_con/reset_counter[7]
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[8]/C
                         clock pessimism             -0.342     1.584    
    SLICE_X4Y7           FDPE (Hold_fdpe_C_D)         0.070     1.654    sys_con/reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.568    sys_con/XCLK
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.141     1.709 r  sys_con/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.118     1.827    sys_con/reset_counter[4]
    SLICE_X4Y8           FDPE                                         r  sys_con/reset_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y8           FDPE                                         r  sys_con/reset_counter_reg[5]/C
                         clock pessimism             -0.345     1.581    
    SLICE_X4Y8           FDPE (Hold_fdpe_C_D)         0.075     1.656    sys_con/reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.568    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.709 r  sys_con/reset_counter_reg[13]/Q
                         net (fo=1, routed)           0.118     1.827    sys_con/reset_counter[13]
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[14]/C
                         clock pessimism             -0.345     1.581    
    SLICE_X4Y7           FDPE (Hold_fdpe_C_D)         0.070     1.651    sys_con/reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.711 r  sys_con/reset_counter_reg[16]/Q
                         net (fo=1, routed)           0.104     1.815    sys_con/reset_counter[16]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[17]/C
                         clock pessimism             -0.358     1.570    
    SLICE_X3Y7           FDPE (Hold_fdpe_C_D)         0.047     1.617    sys_con/reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.164     1.734 r  sys_con/reset_counter_reg[26]/Q
                         net (fo=1, routed)           0.112     1.847    sys_con/reset_counter[26]
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[27]/C
                         clock pessimism             -0.358     1.570    
    SLICE_X2Y7           FDPE (Hold_fdpe_C_D)         0.076     1.646    sys_con/reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.711 r  sys_con/reset_counter_reg[18]/Q
                         net (fo=1, routed)           0.112     1.824    sys_con/reset_counter[18]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[19]/C
                         clock pessimism             -0.358     1.570    
    SLICE_X3Y7           FDPE (Hold_fdpe_C_D)         0.047     1.617    sys_con/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.711 r  sys_con/reset_counter_reg[19]/Q
                         net (fo=1, routed)           0.145     1.856    sys_con/reset_counter[19]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[20]/C
                         clock pessimism             -0.358     1.570    
    SLICE_X3Y7           FDPE (Hold_fdpe_C_D)         0.075     1.645    sys_con/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.164     1.734 r  sys_con/reset_counter_reg[27]/Q
                         net (fo=1, routed)           0.112     1.846    sys_con/reset_counter[27]
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[28]/C
                         clock pessimism             -0.358     1.570    
    SLICE_X2Y7           FDPE (Hold_fdpe_C_D)         0.060     1.630    sys_con/reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.668%)  route 0.161ns (53.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.568    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.709 r  sys_con/reset_counter_reg[15]/Q
                         net (fo=1, routed)           0.161     1.870    sys_con/reset_counter[15]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[16]/C
                         clock pessimism             -0.321     1.607    
    SLICE_X3Y7           FDPE (Hold_fdpe_C_D)         0.046     1.653    sys_con/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/reset_counter_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDPE (Prop_fdpe_C_Q)         0.128     1.698 r  sys_con/reset_counter_reg[21]/Q
                         net (fo=1, routed)           0.120     1.818    sys_con/reset_counter[21]
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.928    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[22]/C
                         clock pessimism             -0.358     1.570    
    SLICE_X3Y7           FDPE (Hold_fdpe_C_D)         0.023     1.593    sys_con/reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { XCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  XCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y8     sys_con/reset_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     sys_con/reset_counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     sys_con/reset_counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     sys_con/reset_counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     sys_con/reset_counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     sys_con/reset_counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     sys_con/reset_counter_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     sys_con/reset_counter_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     sys_con/reset_counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     sys_con/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     sys_con/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     sys_con/reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     sys_con/reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     sys_con/reset_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_con/clk_wizard/inst/clk_in1
  To Clock:  sys_con/clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_con/clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_con/clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/os_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.835ns (30.562%)  route 1.897ns (69.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 f  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 f  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.437     3.677    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.117     3.794 r  uart_inst/os_count[3]_i_1/O
                         net (fo=4, routed)           0.574     4.368    uart_inst/os_count0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[0]/C
                         clock pessimism              0.118    11.635    
                         clock uncertainty           -0.074    11.561    
    SLICE_X4Y4           FDCE (Setup_fdce_C_CE)      -0.413    11.148    uart_inst/os_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/os_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.835ns (30.562%)  route 1.897ns (69.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 f  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 f  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.437     3.677    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.117     3.794 r  uart_inst/os_count[3]_i_1/O
                         net (fo=4, routed)           0.574     4.368    uart_inst/os_count0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
                         clock pessimism              0.118    11.635    
                         clock uncertainty           -0.074    11.561    
    SLICE_X4Y4           FDCE (Setup_fdce_C_CE)      -0.413    11.148    uart_inst/os_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/os_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.835ns (30.562%)  route 1.897ns (69.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 f  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 f  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.437     3.677    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.117     3.794 r  uart_inst/os_count[3]_i_1/O
                         net (fo=4, routed)           0.574     4.368    uart_inst/os_count0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[2]/C
                         clock pessimism              0.118    11.635    
                         clock uncertainty           -0.074    11.561    
    SLICE_X4Y4           FDCE (Setup_fdce_C_CE)      -0.413    11.148    uart_inst/os_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/os_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.835ns (30.562%)  route 1.897ns (69.438%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 f  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 f  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.437     3.677    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.117     3.794 r  uart_inst/os_count[3]_i_1/O
                         net (fo=4, routed)           0.574     4.368    uart_inst/os_count0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[3]/C
                         clock pessimism              0.118    11.635    
                         clock uncertainty           -0.074    11.561    
    SLICE_X4Y4           FDCE (Setup_fdce_C_CE)      -0.413    11.148    uart_inst/os_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.842ns (29.863%)  route 1.978ns (70.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 r  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 r  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.612     3.852    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  uart_inst/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.479     4.455    uart_inst/rx_count0
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[0]/C
                         clock pessimism              0.080    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    11.320    uart_inst/rx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.842ns (29.863%)  route 1.978ns (70.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 r  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 r  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.612     3.852    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  uart_inst/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.479     4.455    uart_inst/rx_count0
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[1]/C
                         clock pessimism              0.080    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    11.320    uart_inst/rx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.842ns (29.863%)  route 1.978ns (70.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 r  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 r  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.612     3.852    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  uart_inst/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.479     4.455    uart_inst/rx_count0
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[2]/C
                         clock pessimism              0.080    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    11.320    uart_inst/rx_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.842ns (29.863%)  route 1.978ns (70.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 r  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 r  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.612     3.852    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  uart_inst/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.479     4.455    uart_inst/rx_count0
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[3]/C
                         clock pessimism              0.080    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X3Y4           FDCE (Setup_fdce_C_CE)      -0.205    11.320    uart_inst/rx_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 uart_inst/count_baud_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.842ns (28.047%)  route 2.160ns (71.953%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X5Y6           FDCE                                         r  uart_inst/count_baud_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.419     2.054 r  uart_inst/count_baud_reg[2]/Q
                         net (fo=6, routed)           1.023     3.077    uart_inst/count_baud_reg[2]
    SLICE_X6Y6           LUT5 (Prop_lut5_I2_O)        0.299     3.376 r  uart_inst/count_baud[9]_i_2/O
                         net (fo=5, routed)           1.137     4.514    uart_inst/count_baud[9]_i_2_n_0
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.124     4.638 r  uart_inst/count_baud[5]_i_1/O
                         net (fo=1, routed)           0.000     4.638    uart_inst/p_0_in__0[5]
    SLICE_X7Y5           FDCE                                         r  uart_inst/count_baud_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X7Y5           FDCE                                         r  uart_inst/count_baud_reg[5]/C
                         clock pessimism              0.093    11.610    
                         clock uncertainty           -0.074    11.536    
    SLICE_X7Y5           FDCE (Setup_fdce_C_D)        0.029    11.565    uart_inst/count_baud_reg[5]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 uart_inst/os_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.842ns (30.614%)  route 1.908ns (69.385%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.635     1.635    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.419     2.054 r  uart_inst/os_count_reg[1]/Q
                         net (fo=5, routed)           0.886     2.941    uart_inst/os_count_reg_n_0_[1]
    SLICE_X4Y5           LUT4 (Prop_lut4_I2_O)        0.299     3.240 r  uart_inst/os_count[3]_i_3/O
                         net (fo=5, routed)           0.679     3.919    uart_inst/os_count[3]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.124     4.043 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     4.386    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[1]/C
                         clock pessimism              0.080    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X1Y5           FDRE (Setup_fdre_C_CE)      -0.205    11.320    uart_inst/rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  6.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_data_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  uart_data_tx_reg[0]/Q
                         net (fo=1, routed)           0.086     0.821    uart_inst/tx_buffer_reg[9]_0[0]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.048     0.869 r  uart_inst/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.869    uart_inst/tx_buffer[2]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[2]/C
                         clock pessimism             -0.258     0.608    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.107     0.715    uart_inst/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_inst/rx_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  uart_inst/rx_buffer_reg[8]/Q
                         net (fo=2, routed)           0.113     0.849    uart_inst/p_0_in1_in[7]
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[7]/C
                         clock pessimism             -0.258     0.608    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.078     0.686    uart_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_data_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  uart_data_tx_reg[3]/Q
                         net (fo=1, routed)           0.085     0.821    uart_inst/tx_buffer_reg[9]_0[3]
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.045     0.866 r  uart_inst/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.866    uart_inst/tx_buffer[5]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[5]/C
                         clock pessimism             -0.258     0.608    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.092     0.700    uart_inst/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_inst/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.594     0.594    uart_inst/clk_out1
    SLICE_X1Y7           FDRE                                         r  uart_inst/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  uart_inst/tx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.134     0.868    uart_inst/tx_buffer_reg_n_0_[0]
    SLICE_X0Y7           FDPE                                         r  uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.865     0.865    uart_inst/clk_out1
    SLICE_X0Y7           FDPE                                         r  uart_inst/tx_reg/C
                         clock pessimism             -0.258     0.607    
    SLICE_X0Y7           FDPE (Hold_fdpe_C_D)         0.070     0.677    uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_inst/count_os_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_os_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.509%)  route 0.143ns (43.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.593     0.593    uart_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  uart_inst/count_os_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.734 f  uart_inst/count_os_reg[4]/Q
                         net (fo=7, routed)           0.143     0.877    uart_inst/count_os_reg_n_0_[4]
    SLICE_X6Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.922 r  uart_inst/count_os[2]_i_1/O
                         net (fo=1, routed)           0.000     0.922    uart_inst/count_os[2]_i_1_n_0
    SLICE_X6Y5           FDCE                                         r  uart_inst/count_os_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X6Y5           FDCE                                         r  uart_inst/count_os_reg[2]/C
                         clock pessimism             -0.255     0.609    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.120     0.729    uart_inst/count_os_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     0.736 r  uart_inst/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.116     0.852    rx_data[3]
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[3]/C
                         clock pessimism             -0.255     0.611    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.047     0.658    uart_data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_inst/rx_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.405%)  route 0.150ns (44.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     0.736 f  uart_inst/rx_count_reg[3]/Q
                         net (fo=7, routed)           0.150     0.885    uart_inst/rx_count_reg[3]
    SLICE_X4Y3           LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  uart_inst/rx_state_i_1/O
                         net (fo=1, routed)           0.000     0.930    uart_inst/rx_state_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  uart_inst/rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y3           FDCE                                         r  uart_inst/rx_state_reg/C
                         clock pessimism             -0.234     0.630    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.091     0.721    uart_inst/rx_state_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.128     0.723 r  uart_inst/rx_data_reg[4]/Q
                         net (fo=1, routed)           0.119     0.842    rx_data[4]
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[4]/C
                         clock pessimism             -0.255     0.611    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.021     0.632    uart_data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_inst/tx_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.593     0.593    uart_inst/clk_out1
    SLICE_X4Y6           FDCE                                         r  uart_inst/tx_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     0.734 r  uart_inst/tx_count_reg[3]/Q
                         net (fo=2, routed)           0.155     0.888    uart_inst/tx_count_reg[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.045     0.933 r  uart_inst/tx_state_i_1/O
                         net (fo=1, routed)           0.000     0.933    uart_inst/tx_state_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  uart_inst/tx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X3Y6           FDCE                                         r  uart_inst/tx_state_reg/C
                         clock pessimism             -0.234     0.632    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.091     0.723    uart_inst/tx_state_reg
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_inst/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.833%)  route 0.131ns (48.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595     0.595    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  uart_inst/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.131     0.867    uart_inst/p_0_in1_in[3]
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[3]/C
                         clock pessimism             -0.258     0.608    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.047     0.655    uart_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    sys_con/clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y6       tx_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       uart_data_tx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6       tx_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6       tx_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6       tx_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6       tx_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       uart_data_tx_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    sys_con/clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[1]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[2]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[3]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[4]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[5]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[6]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[7]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.804ns (36.392%)  route 1.405ns (63.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.888     5.921    uart_inst/Q[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.326     6.247 r  uart_inst/tx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.517     6.764    uart_inst/tx_buffer0
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y6           FDRE                                         r  uart_inst/tx_buffer_reg[8]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    10.933    uart_inst/tx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.804ns (39.679%)  route 1.222ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.886     5.919    edge/Q[0]
    SLICE_X2Y6           LUT3 (Prop_lut3_I2_O)        0.326     6.245 r  edge/tx_start_i_1/O
                         net (fo=1, routed)           0.336     6.581    edge_n_0
    SLICE_X2Y6           FDRE                                         r  tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    clk
    SLICE_X2Y6           FDRE                                         r  tx_start_reg/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X2Y6           FDRE (Setup_fdre_C_D)       -0.240    11.106    tx_start_reg
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.776ns (39.875%)  route 1.170ns (60.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.827     5.859    uart_inst/Q[0]
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.298     6.157 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     6.500    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519    11.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[1]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X1Y5           FDRE (Setup_fdre_C_CE)      -0.205    11.141    uart_inst/rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  4.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.321%)  route 0.149ns (37.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.149     1.867    uart_inst/Q[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.098     1.965 r  uart_inst/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.965    uart_inst/tx_buffer[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  uart_inst/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.865     0.865    uart_inst/clk_out1
    SLICE_X1Y7           FDRE                                         r  uart_inst/tx_buffer_reg[0]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.173     1.038    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.091     1.129    uart_inst/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge/synch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.127%)  route 0.200ns (44.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.200     1.918    uart_inst/Q[0]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.098     2.016 r  uart_inst/synch_i_1/O
                         net (fo=1, routed)           0.000     2.016    edge/synch_reg_1
    SLICE_X2Y6           FDRE                                         r  edge/synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    edge/CLK
    SLICE_X2Y6           FDRE                                         r  edge/synch_reg/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.121     1.160    edge/synch_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge/edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.246ns (46.220%)  route 0.286ns (53.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.286     2.004    edge/Q[0]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.098     2.102 r  edge/edge_i_1/O
                         net (fo=1, routed)           0.000     2.102    edge/edge_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  edge/edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    edge/CLK
    SLICE_X2Y6           FDRE                                         r  edge/edge_reg/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.120     1.159    edge/edge_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.246ns (45.077%)  route 0.300ns (54.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.300     2.018    uart_inst/Q[0]
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.098     2.116 r  uart_inst/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     2.116    uart_inst/tx_buffer[9]_i_1_n_0
    SLICE_X2Y6           FDRE                                         r  uart_inst/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X2Y6           FDRE                                         r  uart_inst/tx_buffer_reg[9]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.121     1.160    uart_inst/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.493%)  route 0.217ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.217     1.936    reset
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[0]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.071     0.968    uart_data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.493%)  route 0.217ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.217     1.936    reset
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[1]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.071     0.968    uart_data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.493%)  route 0.217ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.217     1.936    reset
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[2]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.071     0.968    uart_data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.493%)  route 0.217ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.217     1.936    reset
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[3]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.071     0.968    uart_data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.493%)  route 0.217ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.217     1.936    reset
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[4]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.071     0.968    uart_data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_tx_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.493%)  route 0.217ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 r  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.217     1.936    reset
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    clk
    SLICE_X0Y6           FDRE                                         r  uart_data_tx_reg[5]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y6           FDRE (Hold_fdre_C_R)        -0.071     0.968    uart_data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.968    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.478ns (24.276%)  route 1.491ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.491     6.523    uart_inst/Q[0]
    SLICE_X7Y6           FDCE                                         f  uart_inst/count_baud_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X7Y6           FDCE                                         r  uart_inst/count_baud_reg[7]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X7Y6           FDCE (Recov_fdce_C_CLR)     -0.579    10.765    uart_inst/count_baud_reg[7]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.478ns (24.276%)  route 1.491ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.491     6.523    uart_inst/Q[0]
    SLICE_X7Y6           FDCE                                         f  uart_inst/count_baud_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X7Y6           FDCE                                         r  uart_inst/count_baud_reg[8]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X7Y6           FDCE (Recov_fdce_C_CLR)     -0.579    10.765    uart_inst/count_baud_reg[8]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.478ns (24.276%)  route 1.491ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.491     6.523    uart_inst/Q[0]
    SLICE_X7Y6           FDCE                                         f  uart_inst/count_baud_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X7Y6           FDCE                                         r  uart_inst/count_baud_reg[9]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X7Y6           FDCE (Recov_fdce_C_CLR)     -0.579    10.765    uart_inst/count_baud_reg[9]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.478ns (24.276%)  route 1.491ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.491     6.523    uart_inst/Q[0]
    SLICE_X6Y6           FDCE                                         f  uart_inst/count_baud_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  uart_inst/count_baud_reg[4]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X6Y6           FDCE (Recov_fdce_C_CLR)     -0.535    10.809    uart_inst/count_baud_reg[4]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.478ns (24.276%)  route 1.491ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.491     6.523    uart_inst/Q[0]
    SLICE_X6Y6           FDCE                                         f  uart_inst/baud_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  uart_inst/baud_pulse_reg/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X6Y6           FDCE (Recov_fdce_C_CLR)     -0.493    10.851    uart_inst/baud_pulse_reg
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.478ns (24.276%)  route 1.491ns (75.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.491     6.523    uart_inst/Q[0]
    SLICE_X6Y6           FDCE                                         f  uart_inst/count_baud_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X6Y6           FDCE                                         r  uart_inst/count_baud_reg[3]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X6Y6           FDCE (Recov_fdce_C_CLR)     -0.493    10.851    uart_inst/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.478ns (26.218%)  route 1.345ns (73.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.345     6.377    uart_inst/Q[0]
    SLICE_X7Y5           FDCE                                         f  uart_inst/count_baud_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X7Y5           FDCE                                         r  uart_inst/count_baud_reg[5]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.579    10.765    uart_inst/count_baud_reg[5]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_baud_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.478ns (26.218%)  route 1.345ns (73.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.345     6.377    uart_inst/Q[0]
    SLICE_X7Y5           FDCE                                         f  uart_inst/count_baud_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X7Y5           FDCE                                         r  uart_inst/count_baud_reg[6]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.579    10.765    uart_inst/count_baud_reg[6]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_os_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.478ns (26.218%)  route 1.345ns (73.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.345     6.377    uart_inst/Q[0]
    SLICE_X6Y5           FDCE                                         f  uart_inst/count_os_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X6Y5           FDCE                                         r  uart_inst/count_os_reg[2]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X6Y5           FDCE (Recov_fdce_C_CLR)     -0.493    10.851    uart_inst/count_os_reg[2]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/count_os_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.478ns (26.218%)  route 1.345ns (73.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.637     4.554    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.478     5.032 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          1.345     6.377    uart_inst/Q[0]
    SLICE_X6Y5           FDCE                                         f  uart_inst/count_os_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    11.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.517    11.517    uart_inst/clk_out1
    SLICE_X6Y5           FDCE                                         r  uart_inst/count_os_reg[3]/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.173    11.344    
    SLICE_X6Y5           FDCE (Recov_fdce_C_CLR)     -0.493    10.851    uart_inst/count_os_reg[3]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  4.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.163     1.881    uart_inst/Q[0]
    SLICE_X0Y7           FDPE                                         f  uart_inst/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.865     0.865    uart_inst/clk_out1
    SLICE_X0Y7           FDPE                                         r  uart_inst/tx_reg/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.173     1.038    
    SLICE_X0Y7           FDPE (Remov_fdpe_C_PRE)     -0.148     0.890    uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/tx_state_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.434%)  route 0.171ns (53.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.171     1.889    uart_inst/Q[0]
    SLICE_X3Y6           FDCE                                         f  uart_inst/tx_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X3Y6           FDCE                                         r  uart_inst/tx_state_reg/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/tx_state_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[1]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[2]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[3]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[4]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[5]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[6]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 sys_con/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.123%)  route 0.273ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.570    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDPE (Prop_fdpe_C_Q)         0.148     1.718 f  sys_con/reset_counter_reg[31]/Q
                         net (fo=57, routed)          0.273     1.992    uart_inst/Q[0]
    SLICE_X0Y5           FDCE                                         f  uart_inst/rx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X0Y5           FDCE                                         r  uart_inst/rx_data_reg[7]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.173     1.039    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     0.894    uart_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.098    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XTX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 3.932ns (67.668%)  route 1.879ns (32.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.637     1.637    uart_inst/clk_out1
    SLICE_X0Y7           FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.456     2.093 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.879     3.972    XTX_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     7.448 r  XTX_OBUF_inst/O
                         net (fo=0)                   0.000     7.448    XTX
    R12                                                               r  XTX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XTX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.318ns (75.591%)  route 0.426ns (24.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.594     0.594    uart_inst/clk_out1
    SLICE_X0Y7           FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.141     0.735 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.426     1.160    XTX_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     2.338 r  XTX_OBUF_inst/O
                         net (fo=0)                   0.000     2.338    XTX
    R12                                                               r  XTX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     6.575    sys_con/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    sys_con/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  sys_con/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    sys_con/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    sys_con/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    sys_con/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_con/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    sys_con/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[1]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[2]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[3]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[4]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[5]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[6]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[7]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.890ns (51.905%)  route 1.752ns (48.095%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.082     2.529    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I2_O)        0.118     2.647 r  uart_inst/rx_buffer[8]_i_3/O
                         net (fo=1, routed)           0.326     2.973    uart_inst/rx_buffer[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.299 r  uart_inst/rx_buffer[8]_i_1/O
                         net (fo=8, routed)           0.343     3.642    uart_inst/rx_buffer0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[8]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 1.570ns (45.744%)  route 1.863ns (54.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.384     2.830    uart_inst/XRX_IBUF
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.954 r  uart_inst/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.479     3.433    uart_inst/rx_count0
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[0]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 1.570ns (45.744%)  route 1.863ns (54.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          1.384     2.830    uart_inst/XRX_IBUF
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.124     2.954 r  uart_inst/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.479     3.433    uart_inst/rx_count0
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457     1.457    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          1.519     1.519    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.260ns (36.730%)  route 0.447ns (63.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.447     0.662    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT3 (Prop_lut3_I0_O)        0.045     0.707 r  uart_inst/rx_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.707    uart_inst/p_0_in__1[0]
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[0]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.260ns (36.678%)  route 0.448ns (63.322%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.448     0.663    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT4 (Prop_lut4_I3_O)        0.045     0.708 r  uart_inst/rx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.708    uart_inst/p_0_in__1[1]
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[1]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.264ns (37.034%)  route 0.448ns (62.966%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.448     0.663    uart_inst/XRX_IBUF
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.049     0.712 r  uart_inst/rx_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.712    uart_inst/p_0_in__1[2]
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X3Y4           FDCE                                         r  uart_inst/rx_count_reg[2]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/os_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.260ns (35.965%)  route 0.462ns (64.035%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.462     0.677    uart_inst/XRX_IBUF
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  uart_inst/os_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.722    uart_inst/os_count[3]_i_2_n_0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[3]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.260ns (35.553%)  route 0.471ns (64.447%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.471     0.685    uart_inst/XRX_IBUF
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.730 r  uart_inst/rx_busy_i_1/O
                         net (fo=1, routed)           0.000     0.730    uart_inst/rx_busy_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  uart_inst/rx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y5           FDCE                                         r  uart_inst/rx_busy_reg/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.260ns (32.912%)  route 0.529ns (67.088%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.529     0.744    uart_inst/XRX_IBUF
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.789 r  uart_inst/rx_buffer[8]_i_2/O
                         net (fo=1, routed)           0.000     0.789    uart_inst/rx_buffer[8]_i_2_n_0
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.866     0.866    uart_inst/clk_out1
    SLICE_X1Y5           FDRE                                         r  uart_inst/rx_buffer_reg[8]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/os_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.260ns (32.137%)  route 0.548ns (67.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.548     0.763    uart_inst/XRX_IBUF
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.045     0.808 r  uart_inst/os_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.808    uart_inst/os_count[2]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[2]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/os_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.260ns (31.254%)  route 0.571ns (68.746%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.571     0.786    uart_inst/XRX_IBUF
    SLICE_X4Y4           LUT4 (Prop_lut4_I0_O)        0.045     0.831 r  uart_inst/os_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.831    uart_inst/os_count[0]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[0]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/os_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.261ns (31.337%)  route 0.571ns (68.663%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.571     0.786    uart_inst/XRX_IBUF
    SLICE_X4Y4           LUT5 (Prop_lut5_I0_O)        0.046     0.832 r  uart_inst/os_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.832    uart_inst/os_count[1]_i_1_n_0
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y4           FDCE                                         r  uart_inst/os_count_reg[1]/C

Slack:                    inf
  Source:                 XRX
                            (input port)
  Destination:            uart_inst/rx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.260ns (30.682%)  route 0.587ns (69.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  XRX (IN)
                         net (fo=0)                   0.000     0.000    XRX
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  XRX_IBUF_inst/O
                         net (fo=13, routed)          0.587     0.801    uart_inst/XRX_IBUF
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.045     0.846 r  uart_inst/rx_state_i_1/O
                         net (fo=1, routed)           0.000     0.846    uart_inst/rx_state_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  uart_inst/rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    sys_con/clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_con/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_con/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_con/clk_wizard/inst/clkout1_buf/O
                         net (fo=71, routed)          0.864     0.864    uart_inst/clk_out1
    SLICE_X4Y3           FDCE                                         r  uart_inst/rx_state_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[16]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[17]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[17]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[18]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[18]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[19]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[19]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[20]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[20]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[21]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[21]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[22]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[22]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[23]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X3Y7           FDPE                                         f  sys_con/reset_counter_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X3Y7           FDPE                                         r  sys_con/reset_counter_reg[23]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[24]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X2Y7           FDPE                                         f  sys_con/reset_counter_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[24]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[25]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.466ns (30.032%)  route 3.415ns (69.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          3.415     4.880    sys_con/AS[0]
    SLICE_X2Y7           FDPE                                         f  sys_con/reset_counter_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.767 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.518     4.286    sys_con/XCLK
    SLICE_X2Y7           FDPE                                         r  sys_con/reset_counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_con/clk_wizard/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sys_con/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.045ns (3.049%)  route 1.431ns (96.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  sys_con/clk_wizard/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.431     1.431    sys_con/locked
    SLICE_X4Y8           LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  sys_con/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.476    sys_con/p_1_out[0]
    SLICE_X4Y8           FDPE                                         r  sys_con/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y8           FDPE                                         r  sys_con/reset_counter_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[10]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.234ns (15.782%)  route 1.247ns (84.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.247     1.480    sys_con/AS[0]
    SLICE_X5Y7           FDPE                                         f  sys_con/reset_counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[10]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[11]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.234ns (15.782%)  route 1.247ns (84.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.247     1.480    sys_con/AS[0]
    SLICE_X5Y7           FDPE                                         f  sys_con/reset_counter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[11]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[12]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.234ns (15.782%)  route 1.247ns (84.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.247     1.480    sys_con/AS[0]
    SLICE_X5Y7           FDPE                                         f  sys_con/reset_counter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[12]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[13]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.234ns (15.782%)  route 1.247ns (84.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.247     1.480    sys_con/AS[0]
    SLICE_X5Y7           FDPE                                         f  sys_con/reset_counter_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X5Y7           FDPE                                         r  sys_con/reset_counter_reg[13]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[14]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.234ns (15.736%)  route 1.251ns (84.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.251     1.485    sys_con/AS[0]
    SLICE_X4Y7           FDPE                                         f  sys_con/reset_counter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[14]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[15]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.234ns (15.736%)  route 1.251ns (84.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.251     1.485    sys_con/AS[0]
    SLICE_X4Y7           FDPE                                         f  sys_con/reset_counter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[15]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.234ns (15.736%)  route 1.251ns (84.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.251     1.485    sys_con/AS[0]
    SLICE_X4Y7           FDPE                                         f  sys_con/reset_counter_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[8]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[9]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.234ns (15.736%)  route 1.251ns (84.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.251     1.485    sys_con/AS[0]
    SLICE_X4Y7           FDPE                                         f  sys_con/reset_counter_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X4Y7           FDPE                                         r  sys_con/reset_counter_reg[9]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            sys_con/reset_counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.234ns (14.509%)  route 1.376ns (85.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  XRESET_IBUF_inst/O
                         net (fo=33, routed)          1.376     1.610    sys_con/AS[0]
    SLICE_X5Y8           FDPE                                         f  sys_con/reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    XCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.926    sys_con/XCLK
    SLICE_X5Y8           FDPE                                         r  sys_con/reset_counter_reg[1]/C





