Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Dec 15 08:42:18 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_Project_control_sets_placed.rpt
| Design       : Final_Project
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           33 |
| No           | No                    | Yes                    |              45 |           12 |
| No           | Yes                   | No                     |              39 |           16 |
| Yes          | No                    | No                     |              48 |           16 |
| Yes          | No                    | Yes                    |               8 |            6 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------+------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |          Enable Signal         |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    | U_Debounce/d_btn/E[0]          | U_Debounce/c_btn/center                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG    | U_SegDisplay/sel               | U_Debounce/c_btn/center                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG    | U_Game/score_write[15]_i_1_n_0 |                                          |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG    | U_Game/score[15]_i_1_n_0       | U_Debounce/c_btn/center                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG    | U_Game/we                      |                                          |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG    |                                | U_Game/timer_pulse_inst/count[0]_i_1_n_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG    | U_Game/timer_pulse_inst/E[0]   |                                          |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG    |                                |                                          |               10 |             38 |         3.80 |
|  clk_IBUF_BUFG    |                                | U_Debounce/c_btn/center                  |               21 |             57 |         2.71 |
|  div1/cnt_reg[15] |                                |                                          |               23 |            100 |         4.35 |
+-------------------+--------------------------------+------------------------------------------+------------------+----------------+--------------+


