{"vcs1":{"timestamp_begin":1730430906.418921605, "rt":1.45, "ut":0.46, "st":0.33}}
{"vcselab":{"timestamp_begin":1730430907.964225296, "rt":1.72, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1730430909.780262311, "rt":0.39, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730430905.552402819}
{"VCS_COMP_START_TIME": 1730430905.552402819}
{"VCS_COMP_END_TIME": 1730430911.378574805}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331028}}
{"stitch_vcselab": {"peak_mem": 223360}}
