[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of 74HCT595PW,118 production of NEXPERIA from the text:74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output\nlatches; 3-state\nRev. 11 — 10 September 2021 Product data sheet\n1.  General description\nThe 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage\nregister and 3-state outputs. Both the shift and storage register have separate clocks. The device\nfeatures a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous\nreset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH\ntransitions of the SHCP input. The data in the shift register is transferred to the storage register\non a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift\nregister will always be one clock pulse ahead of the storage register. Data in the storage register\nappears at the output whenever the output enable input ( OE) is LOW. A HIGH on OE causes the\noutputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the\nstate of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors\nto interface inputs to voltages in excess of V CC.\n2.  Features and benefits\n•Wide supply voltage range from 2.0 to 6.0 V\n•CMOS low power dissipation\n•High noise immunity\n•8-bit serial input\n•8-bit serial or parallel output\n•Storage register with 3-state outputs\n•Shift register with direct clear\n•100 MHz (typical) shift out frequency\n•Latch-up performance exceeds 100 mA per JESD 78 Class II Level B\n•Complies with JEDEC standards:\n•JESD8C (2.7 V to 3.6 V)\n•JESD7A (2.0 V to 6.0 V)\n•Input levels:\n•For 74HC595: CMOS level\n•For 74HCT595: TTL level\n•ESD protection:\n•HBM JESD22-A114F exceeds 2000 V\n•MM JESD22-A115-A exceeds 200 V\n•Multiple package options\n•Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n3.  Applications\n•Serial-to-parallel data conversion\n•Remote control holding register\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n4.  Ordering information\nTable 1. Ordering information\nPackage Type number\nTemperature rangeName Description Version\n74HC595D\n74HCT595D-40 °C to +125 °C SO16 plastic small outline package; 16 leads;\nbody width 3.9 mmSOT109-1\n74HC595PW\n74HCT595PW-40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads;\nbody width 4.4 mmSOT403-1\n74HC595BQ\n74HCT595BQ-40 °C to +125 °C DHVQFN16 plastic dual in-line compatible thermal enhanced\nvery thin quad flat package; no leads; 16 terminals;\nbody 2.5 × 3.5 × 0.85 mmSOT763-1\n74HC595BZ -40 °C to +125 °C DHXQFN16 plastic, leadless dual in-line compatible thermal\nenhanced extreme thin quad flat package;\nno leads; 16 terminals; 0.4 mm pitch;\nbody 2 mm × 2.4 mm × 0.48 mmSOT8016-1\n5.  Functional diagram\nmna5543-STATE OUTPUTS8-BIT STORAGE REGISTER8-STAGE SHIFT REGISTER\nQ0Q1 Q2 Q3 Q4 Q5 Q6 Q7Q7S 14\n15 1 2 3 4 5 6 7 9DS \nSHCP \nSTCP \nOE 11\n10\n12\n13 MR \nFig. 1. Functional diagram\nOE MR9\n15\n1\n2\n3\n4\n5\n6\n7\n13 101411 12\nmna552Q1Q0\nQ2\nQ3\nQ4\nQ5\nQ6\nQ7Q7S\nDSSTCP SHCP\nFig. 2. Logic symbolmna55315\n91\n2\n3\n4\n5\n6\n71D 2DC1/10\n11\n14C21213EN3\nSRG8 R\n3\nFig. 3. IEC logic symbol\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 2 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nSTAGE 0 STAGES 1 TO 6 STAGE 7\nFF0D\nCPQ\nR\nLATCHD\nCPQFF7D\nCPQ\nR\nLATCHD\nCPQ\nmna555D Q\nQ1Q2Q3Q4Q5Q6 Q7Q7S\nQ0DS\nSTCPSHCP\nOEMR\nFig. 4. Logic diagram\n6.  Pinning information\n6.1.  Pinning\n74HC595\n74HCT595\nQ1 VCC\nQ2 Q0\nQ3 DS\nQ4 OE\nQ5 STCP\nQ6 SHCP\nQ7 MR\nGND Q7S\n001aao2421\n2\n3\n4\n5\n6\n7\n810\n912\n1114\n1316\n15\nFig. 5. Pin configuration for SOT109-1 (SO16) and\nSOT403-1 (TSSOP16)001aao24374HC595\n74HCT595\nQ7 MRQ6 SHCPQ5 STCPQ4 OEQ3 DSQ2 Q0GND\nQ7SQ1\nVCC\nTransparent top view7 106 115 124 133 142 158\n91\n16terminal 1\nindex area\nGND(1)\n(1) This is not a ground pin. There is no electrical or\nmechanical requirement to solder the pad. In case\nsoldered, the solder land should remain floating or\nconnected to GND.\nFig. 6. Pin configuration for SOT763-1 (DHVQFN16)\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 3 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n74HC595\naaa-032839\nTransparent top viewGND(1)Q22\nGND8\nVCC 16terminal 1\nindex area\nQ7S9Q1 1\nQ3 DS 3 14\nQ55\nQ66\nQ77Q0 15\nSTCP12Q44 OE 13\nSHCP11\nMR 10\n(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered,\nthe solder land should remain floating or connected to GND.\nFig. 7. Pin configuration SOT8016-1 (DHXQFN16)\n6.2.  Pin description\nTable 2. Pin description\nSymbol Pin Description\nQ0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 15, 1, 2, 3, 4, 5, 6, 7 parallel data output\nGND 8 ground (0 V)\nQ7S 9 serial data output\nMR 10 master reset (active LOW)\nSHCP 11 shift register clock input\nSTCP 12 storage register clock input\nOE 13 output enable input (active LOW)\nDS 14 serial data input\nQ0 15 parallel data output 0\nVCC 16 supply voltage\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 4 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n7.  Functional description\nTable 3. Function table\nH = HIGH voltage state; L = LOW voltage state; ↑ = LOW-to-HIGH transition;\nX = don’t care; NC = no change; Z = high-impedance OFF-state.\nControl Input Output\nSHCP STCP OE MR DS Q7S QnFunction\nX X L L X L NC a LOW-level on MR only affects the shift registers\nX ↑ L L X L L empty shift register loaded into storage register\nX X H L X L Z shift register clear; parallel outputs in high-impedance OFF-state\n↑ X L H H Q6S NC logic HIGH-level shifted into shift register stage 0. Contents of all\nshift register stages shifted through, e.g. previous state of stage 6\n(internal Q6S) appears on the serial output (Q7S).\nX ↑ L H X NC QnS contents of shift register stages (internal QnS) are transferred to the\nstorage register and parallel output stages\n↑ ↑ L H X Q6S QnS contents of shift register shifted through; previous contents of the\nshift register is transferred to the storage register and the parallel\noutput stages\nSHCP\nDS\nSTCP\nMR\nOE\nQ0\nQ1\nQ6\nQ7\nQ7SZ-state\nZ-state\nZ-state\nZ-state\nmna556\nFig. 8. Timing diagram\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 5 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n8.  Limiting values\nTable 4. Limiting values\nIn accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).\nSymbol Parameter Conditions Min Max Unit\nVCC supply voltage -0.5 +7 V\nIIK input clamping current VI < -0.5 V or V I > V CC + 0.5 V - ±20 mA\nIOK output clamping current VO < -0.5 V or V O > V CC + 0.5 V - ±20 mA\nVO = -0.5 V to (V CC + 0.5 V)\npin Q7S - ±25 mAIO output current\npins Qn - ±35 mA\nICC supply current - 70 mA\nIGND ground current -70 - mA\nTstg storage temperature -65 +150 °C\nSOT109-1; SOT403-1; SOT763-1 [1] - 500 mW Ptot total power dissipation\nSOT8016-1 - 250 mW\n[1] For SOT109-1 (SO16) package: P tot derates linearly with 12.4 mW/K above 110 °C.\nFor SOT403-1 (TSSOP16) package: P tot derates linearly with 8.5 mW/K above 91 °C.\nFor SOT763-1 (DHVQFN16) package: P tot derates linearly with 11.2 mW/K above 106 °C.\n9.  Recommended operating conditions\nTable 5. Recommended operating conditions\n74HC595 74HCT595 Symbol Parameter Conditions\nMin Typ Max Min Typ MaxUnit\nVCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V\nVI input voltage 0 - VCC 0 - VCC V\nVO output voltage 0 - VCC 0 - VCC V\nVCC = 2.0 V - - 625 - - - ns/V\nVCC = 4.5 V - 1.67 139 - 1.67 139 ns/VΔt/ΔV input transition rise and fall\nrate\nVCC = 6.0 V - - 83 - - - ns/V\nTamb ambient temperature -40 +25 +125 -40 +25 +125 °C\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 6 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n10.  Static characteristics\nTable 6. Static characteristics\nAt recommended operating conditions; voltages are referenced to GND (ground = 0 V).\n-40 °C to +85 °C -40 °C to +125 °C Symbol Parameter Conditions\nMin Typ Max Min MaxUnit\n74HC595\nVCC = 2.0 V 1.5 1.2 - 1.5 - V\nVCC = 4.5 V 3.15 2.4 - 3.15 - VVIH HIGH-level\ninput voltage\nVCC = 6.0 V 4.2 3.2 - 4.2 - V\nVCC = 2.0 V - 0.8 0.5 - 0.5 V\nVCC = 4.5 V - 2.1 1.35 - 1.35 VVIL LOW-level\ninput voltage\nVCC = 6.0 V - 2.8 1.8 - 1.8 V\nVI = V IH or V IL\nall outputs\nIO = -20 μA; V CC = 2.0 V 1.9 2.0 - 1.9 - V\nIO = -20 μA; V CC = 4.5 V 4.4 4.5 - 4.4 - V\nIO = -20 μA; V CC = 6.0 V 5.9 6.0 - 5.9 - V\nQ7S output\nIO = -4 mA; V CC = 4.5 V 3.84 4.32 - 3.7 - V\nIO = -5.2 mA; V CC = 6.0 V 5.34 5.81 - 5.2 - V\nQn bus driver outputs\nIO = -6 mA; V CC = 4.5 V 3.84 4.32 - 3.7 - VVOH HIGH-level\noutput voltage\nIO = -7.8 mA; V CC = 6.0 V 5.34 5.81 - 5.2 - V\nVI = V IH or V IL\nall outputs\nIO = 20 μA; V CC = 2.0 V - 0 0.1 - 0.1 V\nIO = 20 μA; V CC = 4.5 V - 0 0.1 - 0.1 V\nIO = 20 μA; V CC = 6.0 V - 0 0.1 - 0.1 V\nQ7S output\nIO = 4 mA; V CC = 4.5 V - 0.15 0.33 - 0.4 V\nIO = 5.2 mA; V CC = 6.0 V - 0.16 0.33 - 0.4 V\nQn bus driver outputs\nIO = 6 mA; V CC = 4.5 V - 0.15 0.33 - 0.4 VVOL LOW-level\noutput voltage\nIO = 7.8 mA; V CC = 6.0 V - 0.16 0.33 - 0.4 V\nII input leakage\ncurrentVI = V CC or GND; V CC = 6.0 V - - ±1.0 - ±1.0 μA\nIOZ OFF-state\noutput currentVI = V IH or V IL; VCC = 6.0 V;\nVO = V CC or GND- - ±5.0 - ±10 μA\nICC supply current VI = V CC or GND; I O = 0 A;\nVCC = 6.0 V- - 80 - 160 μA\nCI input\ncapacitance- 3.5 - - - pF\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 7 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n-40 °C to +85 °C -40 °C to +125 °C Symbol Parameter Conditions\nMin Typ Max Min MaxUnit\n74HCT595\nVIH HIGH-level\ninput voltageVCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - V\nVIL LOW-level\ninput voltageVCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 V\nVI = V IH or V IL; VCC = 4.5 V\nall outputs\nIO = -20 μA 4.4 4.5 - 4.4 - V\nQ7S output\nIO = -4 mA 3.84 4.32 - 3.7 - V\nQn bus driver outputsVOH HIGH-level\noutput voltage\nIO = -6 mA 3.7 4.32 - 3.7 - V\nVI = V IH or V IL; VCC = 4.5 V\nall outputs\nIO = 20 μA - 0 0.1 - 0.1 V\nQ7S output\nIO = 4.0 mA - 0.15 0.33 - 0.4 V\nQn bus driver outputsVOL LOW-level\noutput voltage\nIO = 6.0 mA - 0.16 0.33 - 0.4 V\nII input leakage\ncurrentVI = V CC or GND; V CC = 5.5 V - - ±1.0 - ±1.0 μA\nIOZ OFF-state\noutput currentVI = V IH or V IL; VCC = 5.5 V;\nVO = V CC or GND- - ±5.0 - ±10 μA\nICC supply current VI = V CC or GND; I O = 0 A;\nVCC = 5.5 V- - 80 - 160 μA\nper input pin;\nother inputs at V CC or GND;\nIO = 0 A; V I = V CC - 2.1 V;\nVCC = 4.5 V to 5.5 V\npins MR, SHCP, STCP, OE - 150 675 - 735 μAΔICC additional\nsupply current\npin DS - 25 113 - 123 μA\nCI input\ncapacitance- 3.5 - - - pF\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 8 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n11.  Dynamic characteristics\nTable 7. Dynamic characteristics\nVoltages are referenced to GND (ground = 0 V); for test circuit see Fig. 14 .\n25 °C -40 °C to\n+85 °C-40 °C to\n+125 °CSymbol Parameter Conditions\nMin Typ[1] Max Min Max Min MaxUnit\n74HC595\nSHCP to Q7S; see Fig. 9 [2]\nVCC = 2 V - 52 160 - 200 - 240 ns\nVCC = 4.5 V - 19 32 - 40 - 48 ns\nVCC = 6 V - 15 27 - 34 - 41 ns\nSTCP to Qn; see Fig. 10 [2]\nVCC = 2 V - 55 175 - 220 - 265 ns\nVCC = 4.5 V - 20 35 - 44 - 53 nstpd propagation\ndelay\nVCC = 6 V - 16 30 - 37 - 45 ns\nMR to Q7S; see Fig. 12\nVCC = 2 V - 47 175 - 220 - 265 ns\nVCC = 4.5 V - 17 35 - 44 - 53 nstPHL HIGH to LOW\npropagation\ndelay\nVCC = 6 V - 14 30 - 37 - 45 ns\nOE to Qn; see Fig. 13 [3]\nVCC = 2 V - 47 150 - 190 - 225 ns\nVCC = 4.5 V - 17 30 - 38 - 45 nsten enable time\nVCC = 6 V - 14 26 - 33 - 38 ns\nOE to Qn; see Fig. 13 [4]\nVCC = 2 V - 41 150 - 190 - 225 ns\nVCC = 4.5 V - 15 30 - 38 - 45 nstdis disable time\nVCC = 6 V - 12 27 - 33 - 38 ns\nSHCP HIGH or LOW; see Fig. 9\nVCC = 2 V 75 17 - 95 - 110 - ns\nVCC = 4.5 V 15 6 - 19 - 22 - ns\nVCC = 6 V 13 5 - 16 - 19 - ns\nSTCP HIGH or LOW;\nsee Fig. 10\nVCC = 2 V 75 11 - 95 - 110 - ns\nVCC = 4.5 V 15 4 - 19 - 22 - ns\nVCC = 6 V 13 3 - 16 - 19 - ns\nMR LOW; see Fig. 12\nVCC = 2 V 75 17 - 95 - 110 - ns\nVCC = 4.5 V 15 6 - 19 - 22 - nstW pulse width\nVCC = 6 V 13 5 - 16 - 19 - ns\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 9 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n25 °C -40 °C to\n+85 °C-40 °C to\n+125 °CSymbol Parameter Conditions\nMinTyp[1] Max Min Max Min MaxUnit\nDS to SHCP; see Fig. 11\nVCC = 2 V 50 11 - 65 - 75 - ns\nVCC = 4.5 V 10 4 - 13 - 15 - ns\nVCC = 6 V 9 3 - 11 - 13 - ns\nSHCP to STCP; see Fig. 11\nVCC = 2 V 75 22 - 95 - 110 - ns\nVCC = 4.5 V 15 8 - 19 - 22 - nstsu set-up time\nVCC = 6 V 13 7 - 16 - 19 - ns\nDS to SHCP; see Fig. 11\nVCC = 2 V 3 -6 - 3 - 3 - ns\nVCC = 4.5 V 3 -2 - 3 - 3 - nsth hold time\nVCC = 6 V 3 -2 - 3 - 3 - ns\nMR to SHCP; see Fig. 12\nVCC = 2 V 50 -19 - 65 - 75 - ns\nVCC = 4.5 V 10 -7 - 13 - 15 - nstrec recovery time\nVCC = 6 V 9 -6 - 11 - 13 - ns\nSHCP or STCP;\nsee Fig. 9  and Fig. 10\nVCC = 2 V 9 30 - 4.8 - 4 - MHz\nVCC = 4.5 V 30 91 - 24 - 20 - MHzfmax maximum\nfrequency\nVCC = 6 V 35 108 - 28 - 24 - MHz\nCPD power\ndissipation\ncapacitancefi = 1 MHz; V I = GND to V CC [5]\n[6]- 115 - - - - - pF\n74HCT595; V CC = 4.5 V to 5.5 V\nSHCP to Q7S; see Fig. 9 [2] - 25 42 - 53 - 63 ns tpd propagation\ndelaySTCP to Qn; see Fig. 10 [2] - 24 40 - 50 - 60 ns\ntPHL HIGH to LOW\npropagation\ndelayMR to Q7S; see Fig. 12 - 23 40 - 50 - 60 ns\nten enable time OE to Qn; see Fig. 13 [3] - 21 35 - 44 - 53 ns\ntdis disable time OE to Qn; see Fig. 13 [4] - 18 30 - 38 - 45 ns\nSHCP HIGH or LOW; see Fig. 9 16 6 - 20 - 24 - ns\nSTCP HIGH or LOW;\nsee Fig. 1016 5 - 20 - 24 - nstW pulse width\nMR LOW; see Fig. 12 20 8 - 25 - 30 - ns\nDS to SHCP; see Fig. 11 16 5 - 20 - 24 - ns tsu set-up time\nSHCP to STCP; see Fig. 11 16 8 - 20 - 24 - ns\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 10 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n25 °C -40 °C to\n+85 °C-40 °C to\n+125 °CSymbol Parameter Conditions\nMinTyp[1] Max Min Max Min MaxUnit\nth hold time DS to SHCP; see Fig. 11 3 -2 - 3 - 3 - ns\ntrec recovery time MR to SHCP; see Fig. 12 10 -7 - 13 - 15 - ns\nfmax maximum\nfrequencySHCP and STCP;\nsee Fig. 9  and Fig. 1030 52 - 24 - 20 - MHz\nCPD power\ndissipation\ncapacitancefi = 1 MHz;\nVI = GND to V CC - 1.5 V[5]\n[6]- 130 - - - - - pF\n[1] Typical values are measured at nominal supply voltage.\n[2] tpd is the same as t PHL and t PLH.\n[3] ten is the same as t PZL and t PZH.\n[4] tdis is the same as t PLZ and t PHZ.\n[5] CPD is used to determine the dynamic power dissipation (P D in μW).\nPD = C PD × V CC 2 × fi + Σ(C L × V CC 2 × fo) where:\nfi = input frequency in MHz;\nfo = output frequency in MHz;\nΣ(C L × V CC 2 × fo) = sum of outputs;\nCL = output load capacitance in pF;\nVCC = supply voltage in V.\n[6] All 9 outputs switching.\n11.1.  Waveforms and test circuit\nmna557SHCP  input\nQ7S output \n tPLH tPHLtW1/fmax\nVMVOHVI\nGND\nVOLVM\nMeasurement points are given in Table 8.\nVOL and V OH are typical output voltage levels that occur with the output load.\nFig. 9. Shift clock pulse, maximum frequency and input to output propagation delays\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 11 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nmna558STCP  input\nQn output \n tPLH tPHLtWtsu 1/fmax\nVMVOHVI\nGND\nVOLVMSHCP  inputVI\nGNDVM\nMeasurement points are given in Table 8.\nVOL and V OH are typical output voltage levels that occur with the output load.\nFig. 10. Storage clock to output propagation delays\nmna560GND\nGNDthtsu\nthtsuVM\nVM\nVMVI\nVOH\nVOLVI\nQ7S outputSHCP input\nDS input\nMeasurement points are given in Table 8.\nThe shaded areas indicate when the input is permitted to change for predictable output performance.\nVOL and V OH are typical output voltage levels that occur with the output load.\nFig. 11.Data set-up and hold times\nmna561MR input \n \nSHCP input \n \nQ7S outputtPHLtW trec\nVMVOH\nVOLVI\nGND\nVI\nGNDVM\nVM\nMeasurement points are given in Table 8.\nVOL and V OH are typical output voltage levels that occur with the output load.\nFig. 12. Master reset to output propagation delays\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 12 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nmsa697tPLZ\ntPHZ\noutputs \ndisabledoutputs \nenabled90 %10 %\noutputs \nenabledOE input VM\ntPZL\ntPZHVM\nVMQn output \nLOW-to-OFF \nOFF-to-LOW\nQn output \nHIGH-to-OFF \nOFF-to-HIGHtr tf\n90 %\n10 %\nMeasurement points are given in Table 8.\nVOL and V OH are typical output voltage levels that occur with the output load.\nFig. 13. Enable and disable times\nTable 8. Measurement points\nInput Output Type\nVM VM\n74HC595 0.5V CC 0.5V CC\n74HCT595 1.3 V 1.3 V\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 13 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nVM VMtW\ntW10 %90 %\n0 VVI\nVInegative \npulse\npositive \npulse\n0 VVM VM90 %\n10 %tftr\ntrtf\n001aad983DUTVCC VCC\nVI VO\nRT RL S1\nCLopenG\nTest data is given in Table 9.\nDefinitions for test circuit:\nCL = load capacitance including jig and probe capacitance.\nRL = load resistance.\nRT = termination resistance should be equal to the output impedance Z o of the pulse generator.\nS1 = test selection switch.\nFig. 14. Test circuit for measuring switching times\nTable 9. Test data\nInput Load S1 position Type\nVI tr, tf CL RL tPHL, tPLH tPZH, tPHZ tPZL, tPLZ\n74HC595 VCC 6 ns 50 pF 1 kΩ open GND VCC\n74HCT595 3 V 6 ns 50 pF 1 kΩ open GND VCC\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 14 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n12.  Package outline\nX \nw M θ A A 1 A 2 \nb p D \nH E \nL p Q \ndetail X E \nZ \ne c \nL v M A \n(A  ) 3 A \n8 9 \n1 16 y \npin 1 index \nUNIT A \nmax. A 1 A 2 A 3 b p c D (1) E (1) (1) e H E L L p Q Z y w v θ \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm \ninches 1.75 0.25 \n0.10 1.45 \n1.25 0.25 0.49 \n0.36 0.25 \n0.19 10.0 \n9.8 4.0 \n3.8 1.27 6.2 \n5.8  0.7 \n0.6 0.7 \n0.3 8 \n0 o \no 0.25 0.1  DIMENSIONS (inch dimensions are derived from the original mm dimensions) \nNote \n1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  1.0 \n0.4 \n SOT109-1 99-12-27 \n03-02-19  076E07  MS-012 0.069 0.010 \n0.004 0.057 \n0.049 0.01 0.019 \n0.014 0.0100 \n0.0075 0.39 \n0.38 0.16 \n0.15 0.05 1.05 \n0.041 0.244 \n0.228 0.028 \n0.020 0.028 \n0.012 0.01 0.25 \n0.01 0.004 0.039 \n0.016 0 2.5 5 mm \nscale SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 \nFig. 15. Package outline SOT109-1 (SO16)\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 15 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nUNIT A 1 A 2 A 3 b p c D (1) E (2) (1) e H E L L p Q Z y w v θ \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm 0.15 \n0.05 0.95 \n0.80 0.30 \n0.19 0.2 \n0.1 5.1 \n4.9 4.5 \n4.3 0.65 6.6 \n6.2 0.4 \n0.3 0.40 \n0.06 8 \n0 o \no 0.13 0.1 0.2 1 DIMENSIONS (mm are the original dimensions) \nNotes \n1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. \n2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. 0.75 \n0.50 \n SOT403-1  MO-153 99-12-27 \n03-02-18 w M b p D \nZ \ne \n0.25 1 8 16 9 \nθ A A 1 A 2 \nL p Q \ndetail X L (A  ) 3 H E E \nc \nv M A X A \ny \n0 2.5 5 mm \nscale TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 \nA \nmax. \n1.1 pin 1 index \nFig. 16. Package outline SOT403-1 (TSSOP16)\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 16 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nterminal 1 \nindex area \n0.5 1 A1 Eh b UNIT y e \n0.2 c \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm 3.6 \n3.4 Dh \n2.15 \n1.85 y1 \n2.6 \n2.4 1.15 \n0.85 e1 \n2.5 0.30 \n0.18 0.05 \n0.00 0.05 0.1 DIMENSIONS (mm are the original dimensions) \n SOT763-1 MO-241 - - - - - - 0.5 \n0.3 L \n0.1 v \n0.05 w 0 2.5 5 mm \nscale SOT763-1 DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; \n16 terminals; body 2.5 x 3.5 x 0.85 mm \nA(1) \nmax. A \nA1 \nc \ndetail X \ny y1 C e \nL \nEh \nDh e e1 \nb \n2 7 \n15 10 9 8 1 \n16 \nX D \nE \nC B A \nterminal 1 \nindex area \nA C \nC B v M \nw M \nE (1) \nNote \n1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.  D (1) \n02-10-17 \n03-01-27 \n \nFig. 17. Package outline SOT763-1 (DHVQFN16)\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 17 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDECJEITA\nSOT8016-1sot8016-1_poDimensions (mm are the original dimensions)DHXQFN16: plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package;\nno leads; 16 terminals; 0.4 mm pitch; body 2 mm x 2.4 mm x 0.48 mm SOT8016-1\npin1 I.D.\n2 mm 0\nscale1\n20-09-18\n20-09-22pin 1\nindex area\n15 102 7\n1\n1698D1 AC B wM\nE1\nAC B uM\nC vMe\n(12x)\nL\n(16x)A D B\nE pin 1\nindex area\nC\n2xC\n2xz\nz\nXA\nA1A3\nC\nCy1 Cdetail Xseating\nplane\ny\nUnit\nmmmax\nnom\nmin0.48\n0.45\n0.420.23\n0.18\n0.132.41.40\n1.35\n1.300.40.35\n0.30\n0.25 0.2A\n0.05\n0.02\n0.00A1 A3 b D D1\n0.1w\n0.05v\n0.1u\n0.15\n(typ)k e E\n2.0E1\n1.00\n0.95\n0.90L y1\n0.05y\n0.05z\n0.05b\n(16x)\nFig. 18. Package outline SOT8016-1 (DHXQFN16)\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 18 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n13.  Abbreviations\nTable 10. Abbreviations\nAcronym Description\nCMOS Complementary Metal-Oxide Semiconductor\nDUT Device Under Test\nESD ElectroStatic Discharge\nHBM Human Body Model\nMM Machine Model\nTTL Transistor-Transistor Logic\n14.  Revision history\nTable 11. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\n74HC_HCT595 v.11 20210910 Product data sheet - 74HC_HCT595 v.10\nModifications: •Type numbers 74HC595DB and 74HCT595DB (SOT338-1/SSOP16) removed.\n•Section 2updated.\n74HC_HCT595 v.10 20210429 Product data sheet - 74HC_HCT595 v.9\nModifications: •Type number 74HC595BZ (SOT8016-1 / DHXQFN16) added.\n•Table 4: Derating values for P tot total power dissipation updated.\n74HC_HCT595 v.9 20170228 Product data sheet - 74HC_HCT595 v.8\nModifications: •The format of this data sheet has been redesigned to comply with the identity\nguidelines of Nexperia.\n•Legal texts have been adapted to the new company name where appropriate.\n74HC_HCT595 v.8 20160225 Product data sheet - 74HC_HCT595 v.7\nModifications: •Type numbers 74HC595N and 74HCT595N (SOT38-4) removed.\n74HC_HCT595 v.7 20150126 Product data sheet - 74HC_HCT595 v.6\nModifications: •Table 7: Power dissipation capacitance condition for 74HCT595 is corrected.\n74HC_HCT595 v.6 20111212 Product data sheet - 74HC_HCT595 v.5\nModifications: •Legal pages updated.\n74HC_HCT595 v.5 20110628 Product data sheet - 74HC_HCT595 v.4\n74HC_HCT595 v.4 20030604 Product specification - 74HC_HCT595_CNV v.3\n74HC_HCT595_CNV v.3 19980604 Product specification - -\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 19 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\n15.  Legal information\nData sheet status\nDocument status\n[1][2]Product\nstatus [3]Definition\nObjective [short]\ndata sheetDevelopment This document contains data from\nthe objective specification for\nproduct development.\nPreliminary [short]\ndata sheetQualification This document contains data from\nthe preliminary specification.\nProduct [short]\ndata sheetProduction This document contains the product\nspecification.\n[1] Please consult the most recently issued document before initiating or\ncompleting a design.\n[2] The term \'short data sheet\' is explained in section "Definitions".\n[3] The product status of device(s) described in this document may have\nchanged since this document was published and may differ in case of\nmultiple devices. The latest product status information is available on\nthe internet at https://www.nexperia.com.\nDefinitions\nDraft  — The document is a draft version only. The content is still under\ninternal review and subject to formal approval, which may result in\nmodifications or additions. Nexperia does not give any representations or\nwarranties as to the accuracy or completeness of information included herein\nand shall have no liability for the consequences of use of such information.\nShort data sheet  — A short data sheet is an extract from a full data sheet\nwith the same product type number(s) and title. A short data sheet is\nintended for quick reference only and should not be relied upon to contain\ndetailed and full information. For detailed and full information see the relevant\nfull data sheet, which is available on request via the local Nexperia sales\noffice. In case of any inconsistency or conflict with the short data sheet, the\nfull data sheet shall prevail.\nProduct specification  — The information and data provided in a Product\ndata sheet shall define the specification of the product as agreed between\nNexperia and its customer, unless Nexperia and customer have explicitly\nagreed otherwise in writing. In no event however, shall an agreement be\nvalid in which the Nexperia product is deemed to offer functions and qualities\nbeyond those described in the Product data sheet.\nDisclaimers\nLimited warranty and liability  — Information in this document is believed\nto be accurate and reliable. However, Nexperia does not give any\nrepresentations or warranties, expressed or implied, as to the accuracy\nor completeness of such information and shall have no liability for the\nconsequences of use of such information. Nexperia takes no responsibility\nfor the content in this document if provided by an information source outside\nof Nexperia.\nIn no event shall Nexperia be liable for any indirect, incidental, punitive,\nspecial or consequential damages (including - without limitation - lost\nprofits, lost savings, business interruption, costs related to the removal\nor replacement of any products or rework charges) whether or not such\ndamages are based on tort (including negligence), warranty, breach of\ncontract or any other legal theory.\nNotwithstanding any damages that customer might incur for any reason\nwhatsoever, Nexperia’s aggregate and cumulative liability towards customer\nfor the products described herein shall be limited in accordance with the\nTerms and conditions of commercial sale of Nexperia.\nRight to make changes  — Nexperia reserves the right to make changes\nto information published in this document, including without limitation\nspecifications and product descriptions, at any time and without notice. This\ndocument supersedes and replaces all information supplied prior to the\npublication hereof.\nSuitability for use  — Nexperia products are not designed, authorized or\nwarranted to be suitable for use in life support, life-critical or safety-critical\nsystems or equipment, nor in applications where failure or malfunction\nof an Nexperia product can reasonably be expected to result in personalinjury, death or severe property or environmental damage. Nexperia and its\nsuppliers accept no liability for inclusion and/or use of Nexperia products in\nsuch equipment or applications and therefore such inclusion and/or use is at\nthe customer’s own risk.\nQuick reference data  — The Quick reference data is an extract of the\nproduct data given in the Limiting values and Characteristics sections of this\ndocument, and as such is not complete, exhaustive or legally binding.\nApplications  — Applications that are described herein for any of these\nproducts are for illustrative purposes only. Nexperia makes no representation\nor warranty that such applications will be suitable for the specified use\nwithout further testing or modification.\nCustomers are responsible for the design and operation of their applications\nand products using Nexperia products, and Nexperia accepts no liability for\nany assistance with applications or customer product design. It is customer’s\nsole responsibility to determine whether the Nexperia product is suitable\nand fit for the customer’s applications and products planned, as well as\nfor the planned application and use of customer’s third party customer(s).\nCustomers should provide appropriate design and operating safeguards to\nminimize the risks associated with their applications and products.\nNexperia does not accept any liability related to any default, damage, costs\nor problem which is based on any weakness or default in the customer’s\napplications or products, or the application or use by customer’s third party\ncustomer(s). Customer is responsible for doing all necessary testing for the\ncustomer’s applications and products using Nexperia products in order to\navoid a default of the applications and the products or of the application or\nuse by customer’s third party customer(s). Nexperia does not accept any\nliability in this respect.\nLimiting values  — Stress above one or more limiting values (as defined in\nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent\ndamage to the device. Limiting values are stress ratings only and (proper)\noperation of the device at these or any other conditions above those\ngiven in the Recommended operating conditions section (if present) or the\nCharacteristics sections of this document is not warranted. Constant or\nrepeated exposure to limiting values will permanently and irreversibly affect\nthe quality and reliability of the device.\nTerms and conditions of commercial sale — Nexperia products are\nsold subject to the general terms and conditions of commercial sale, as\npublished at http://www.nexperia.com/profile/terms, unless otherwise agreed\nin a valid written individual agreement. In case an individual agreement is\nconcluded only the terms and conditions of the respective agreement shall\napply. Nexperia hereby expressly objects to applying the customer’s general\nterms and conditions with regard to the purchase of Nexperia products by\ncustomer.\nNo offer to sell or license  — Nothing in this document may be interpreted\nor construed as an offer to sell products that is open for acceptance or the\ngrant, conveyance or implication of any license under any copyrights, patents\nor other industrial or intellectual property rights.\nExport control  — This document as well as the item(s) described herein\nmay be subject to export control regulations. Export might require a prior\nauthorization from competent authorities.\nNon-automotive qualified products  — Unless this data sheet expressly\nstates that this specific Nexperia product is automotive qualified, the\nproduct is not suitable for automotive use. It is neither qualified nor tested in\naccordance with automotive testing or application requirements. Nexperia\naccepts no liability for inclusion and/or use of non-automotive qualified\nproducts in automotive equipment or applications.\nIn the event that customer uses the product for design-in and use in\nautomotive applications to automotive specifications and standards,\ncustomer (a) shall use the product without Nexperia’s warranty of the\nproduct for such automotive applications, use and specifications, and (b)\nwhenever customer uses the product for automotive applications beyond\nNexperia’s specifications such use shall be solely at customer’s own risk,\nand (c) customer fully indemnifies Nexperia for any liability, damages or failed\nproduct claims resulting from customer design and use of the product for\nautomotive applications beyond Nexperia’s standard warranty and Nexperia’s\nproduct specifications.\nTranslations — A non-English (translated) version of a document is for\nreference only. The English version shall prevail in case of any discrepancy\nbetween the translated and English versions.\nTrademarks\nNotice: All referenced brands, product names, service names and\ntrademarks are the property of their respective owners.\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 20 / 21\nNexperia 74HC595; 74HCT595\n8-bit serial-in, serial or parallel-out shift register with output latches; 3-state\nContents\n1.  General description ......................................................1\n2.  Features and benefits ..................................................1\n3.  Applications ..................................................................1\n4.  Ordering information ....................................................2\n5.  Functional diagram .......................................................2\n6.  Pinning information ......................................................3\n6.1.  Pinning .........................................................................3\n6.2.  Pin description .............................................................4\n7.  Functional description .................................................5\n8.  Limiting values .............................................................6\n9.  Recommended operating conditions ..........................6\n10.  Static characteristics ..................................................7\n11.  Dynamic characteristics .............................................9\n11.1.  Waveforms and test circuit.......................................11\n12.  Package outline ........................................................15\n13.  Abbreviations ............................................................19\n14.  Revision history ........................................................19\n15.  Legal information ......................................................20\n© Nexperia B.V. 2021. All rights reserved\nFor more information, please visit: http://www.nexperia.com\nFor sales office addresses, please send an email to: salesaddresses@nexperia.com\nDate of release: 10 September 2021\n74HC_HCT595 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved\nProduct data sheet Rev. 11 — 10 September 2021 21 / 21\n'}]
!==============================================================================!
### Component Summary: 74HCT595PW,118

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 2.0 V to 6.0 V
- **Current Ratings**: 
  - Output Current (IO): 
    - Qn pins: ±35 mA
    - Q7S pin: ±25 mA
  - Supply Current (ICC): 70 mA
- **Power Consumption**: 
  - Total Power Dissipation: 
    - SOT403-1 (TSSOP16): 250 mW
- **Operating Temperature Range**: 
  - -40 °C to +125 °C
- **Package Type**: 
  - TSSOP16 (Thin Shrink Small Outline Package)
- **Special Features or Notes**: 
  - 8-bit serial-in, serial or parallel-out shift register with output latches
  - 3-state outputs
  - High noise immunity
  - ESD protection: HBM exceeds 2000 V, MM exceeds 200 V
  - Complies with JEDEC standards
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **74HCT595** is an 8-bit serial-in, serial or parallel-out shift register with output latches and 3-state outputs. It features separate clocks for the shift and storage registers, allowing for flexible data handling. The device includes a serial input (DS) and a serial output (Q7S) for cascading multiple devices, along with an asynchronous reset (MR) input. The shift register captures data on the LOW-to-HIGH transitions of the SHCP input, while the storage register transfers data on the LOW-to-HIGH transitions of the STCP input.

#### Typical Applications:
The **74HCT595** is commonly used in:
- **Serial-to-parallel data conversion**: It allows for efficient data handling in applications where data is received serially and needs to be output in parallel.
- **Remote control holding registers**: It can store data for remote control applications, enabling the control of multiple outputs from a single input source.
- **LED driving**: Often used in LED displays where multiple outputs are required from a single data line.
- **Data storage**: Useful in applications requiring temporary data storage before processing or output.

This component is ideal for applications in consumer electronics, automotive systems, and industrial control systems where reliable data handling and output management are essential.