/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [2:0] _03_;
  wire [8:0] _04_;
  reg [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [23:0] celloutsig_0_33z;
  wire [21:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_51z;
  wire [8:0] celloutsig_0_52z;
  wire [25:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z[11] ? celloutsig_0_5z[3] : in_data[91];
  assign celloutsig_0_23z = ~(celloutsig_0_21z[3] | celloutsig_0_22z);
  assign celloutsig_0_15z = ~celloutsig_0_5z[24];
  assign celloutsig_0_20z = ~celloutsig_0_8z[2];
  assign celloutsig_0_0z = ~((in_data[50] | in_data[52]) & in_data[17]);
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_6z) & celloutsig_0_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_6z | celloutsig_0_3z[1]) & in_data[87]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[11] | celloutsig_1_3z[3]) & (celloutsig_1_3z[3] | celloutsig_1_3z[4]));
  assign celloutsig_1_12z = ~((in_data[119] | celloutsig_1_4z[26]) & (celloutsig_1_5z | in_data[119]));
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_24z[0], celloutsig_0_15z, celloutsig_0_11z };
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[2], _01_, _03_[0] } = _16_;
  reg [8:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 9'h000;
    else _17_ <= { celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_2z };
  assign { _04_[8:1], _00_ } = _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_8z[5:3];
  assign celloutsig_1_8z = { _04_[6:1], _00_, celloutsig_1_0z } & { celloutsig_1_7z[7:1], celloutsig_1_2z };
  assign celloutsig_0_33z = { celloutsig_0_29z[9:6], celloutsig_0_24z, celloutsig_0_22z, _05_, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z } / { 1'h1, celloutsig_0_25z[6:4], celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_9z, _05_, _03_[2], _01_, _03_[0], _05_, _05_, celloutsig_0_22z };
  assign celloutsig_1_10z = { celloutsig_1_7z[6:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z } > { celloutsig_1_8z[5:2], celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_8z };
  assign celloutsig_0_51z = { celloutsig_0_30z[10:8], celloutsig_0_42z } <= _02_[4:1];
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } <= { in_data[25:15], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_42z = celloutsig_0_37z[14] & ~(celloutsig_0_7z);
  assign celloutsig_1_2z = in_data[190] & ~(celloutsig_1_0z);
  assign celloutsig_1_19z = celloutsig_1_12z & ~(celloutsig_1_2z);
  assign { celloutsig_1_3z[4:3], celloutsig_1_3z[1] } = celloutsig_1_2z ? { celloutsig_1_0z, 1'h1, celloutsig_1_1z } : { celloutsig_1_1z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_11z = celloutsig_0_10z ? { celloutsig_0_5z[22], celloutsig_0_3z } : { in_data[74:70], celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_12z ? celloutsig_0_8z[7:3] : celloutsig_0_8z[4:0];
  assign celloutsig_0_16z = celloutsig_0_5z[18:7] != { in_data[88:79], celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[84:61], celloutsig_0_0z } != { in_data[76:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_52z = in_data[13:5] | { _03_[2], _01_, _03_[0], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_8z = celloutsig_0_5z[14:5] | { celloutsig_0_5z[11:7], _03_[2], _01_, _03_[0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_5z[24:11] | { celloutsig_0_6z, _05_, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_29z = in_data[75:64] | { celloutsig_0_5z[11:1], celloutsig_0_22z };
  assign celloutsig_1_0z = | in_data[115:113];
  assign celloutsig_0_14z = | in_data[15:13];
  assign celloutsig_0_22z = | { celloutsig_0_16z, celloutsig_0_15z, _05_[2:1], celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_10z = ~^ in_data[75:59];
  assign celloutsig_1_18z = ^ { celloutsig_1_11z[5], celloutsig_1_12z, _04_[8:1], _00_ };
  assign celloutsig_0_17z = { celloutsig_0_5z[20:13], celloutsig_0_9z } >> { in_data[50], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_24z = { celloutsig_0_11z[3:1], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_12z } >> { celloutsig_0_10z, _03_[2], _01_, _03_[0], celloutsig_0_21z };
  assign celloutsig_0_30z = { celloutsig_0_8z[2:0], celloutsig_0_17z, celloutsig_0_23z } >> celloutsig_0_5z[13:1];
  assign celloutsig_0_3z = { in_data[61:60], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } <<< { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_33z[19:2], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_10z } <<< { celloutsig_0_24z[10:1], celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_1_7z = { _04_[7:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <<< { _04_[7:1], _00_ };
  assign celloutsig_0_5z = { in_data[72:63], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, _03_[2], _01_, _03_[0], celloutsig_0_2z, celloutsig_0_3z } <<< { in_data[51:29], _03_[2], _01_, _03_[0] };
  assign celloutsig_1_11z = celloutsig_1_8z[6:1] <<< { celloutsig_1_7z[4:1], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_21z = { _03_[2], _03_[2], _01_, _03_[0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_10z } <<< { in_data[69:64], celloutsig_0_10z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[178]);
  assign celloutsig_0_1z = ~((in_data[88] & in_data[81]) | celloutsig_0_0z);
  assign { celloutsig_1_4z[1], celloutsig_1_4z[26:2] } = { celloutsig_1_1z, in_data[163:139] } & { celloutsig_1_3z[1], in_data[170:156], celloutsig_1_2z, celloutsig_1_3z[4:3], celloutsig_1_1z, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_3z[4:3], celloutsig_1_1z };
  assign _03_[1] = _01_;
  assign _04_[0] = _00_;
  assign { celloutsig_1_3z[2], celloutsig_1_3z[0] } = { celloutsig_1_1z, celloutsig_1_3z[1] };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
