Info Session started: Sat Nov 11 20:07:02 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32I
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         I
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:02 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003404 0x00000000 0x00000000 0x0000001e 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000cb0 0x00000cb0 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800022c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002010 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800022c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002010 bytes 4 0x54f4ac23
Info (ICV_FN) Finishing coverage at 0x80000c70
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/I/ANDI-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : I
Info   Threshold             : 1
Info   Instructions counted  : 703
Info   Unique instructions   : 6/39 :  15.38%
Info   Coverage points hit   : 216/2540 :   8.50%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
54f4ac23
e1b11811
00000000
f2700864
0c848402
00000000
fd7b98e0
00000291
413f2c60
00000080
00000032
91dd5886
00000000
00000000
4d2368d8
983b9b61
1fbe38a4
00000401
66268a08
28ac5003
dc371180
74674291
6bdd9800
00000084
7bf4e90c
00000012
00000094
00000408
f52a509c
00000002
00000000
80000000
ffffffff
00000000
00000000
80000000
ffffffff
00000000
00000000
80000000
00000001
00000002
00000004
00000008
00000010
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00001000
00002000
00004000
00008000
00010000
00020000
00040000
00080000
00100000
00200000
00400000
00000000
01000000
02000000
04000000
08000000
10000000
20000000
40000000
80000000
fffffefe
fffffdfd
fffffbfb
000007f7
ffffffee
ffffffdd
ffffffbb
ffffff77
fffffeef
fffffddf
fffffbbf
fffff77f
ffffeeff
ffffddff
ffffbbff
000007ff
fffefffe
fffdfffd
fffbfffb
fff7fff7
ffefffef
ffdfffdf
ffbfffbf
ff7fff7f
fefffeff
fdfffdff
fbfffbff
000007ff
effffffe
dffffffd
bffffffb
7ffffff7
00000001
00000002
00000004
00000008
00000010
00000020
00000040
00000080
00000100
00000200
00000400
00000800
00001000
00002000
00004000
00008000
00010000
00020000
00040000
00080000
00100000
00200000
00400000
00000000
01000000
02000000
04000000
08000000
10000000
20000000
40000000
80000000
fffffefe
fffffdfd
fffffbfb
000007f7
ffffffee
ffffffdd
ffffffbb
ffffff77
fffffeef
fffffddf
fffffbbf
fffff77f
ffffeeff
ffffddff
ffffbbff
000007ff
fffefffe
fffdfffd
fffbfffb
fff7fff7
ffefffef
ffdfffdf
ffbfffbf
ff7fff7f
fefffeff
fdfffdff
fbfffbff
000007ff
effffffe
dffffffd
bffffffb
7ffffff7
00000000
00000000
deadbeef
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32I)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 786
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.03 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:03 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:03 2023

