{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 11:07:52 2012 " "Info: Processing started: Wed May 23 11:07:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Prewitt_VHDL_Sintese -c MainController --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Prewitt_VHDL_Sintese -c MainController --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[13\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[15\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[15\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[14\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[12\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[9\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[8\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[11\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[10\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|sig_s\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:3:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:4:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:2:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[0\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[1\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[2\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[3\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[4\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[5\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[6\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\] " "Warning: Node \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:1:con\|pixel_out\[7\]\" is a latch" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88\" as buffer" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89 " "Info: Detected gated clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89\" as buffer" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 94 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]\" as buffer" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]\" as buffer" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]\" as buffer" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\] " "Info: Detected ripple clock \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]\" as buffer" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 81 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] register ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\] 168.1 MHz 5.949 ns Internal " "Info: Clock \"clk\" has Internal fmax of 168.1 MHz between source register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]\" and destination register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\]\" (period= 5.949 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.736 ns + Longest register register " "Info: + Longest register to register delay is 5.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] 1 REG LCFF_X76_Y30_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y30_N3; Fanout = 6; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.150 ns) 1.372 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030\|out_bit\[0\]~21 2 COMB LCCOMB_X75_Y30_N2 2 " "Info: 2: + IC(1.222 ns) + CELL(0.150 ns) = 1.372 ns; Loc. = LCCOMB_X75_Y30_N2; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030\|out_bit\[0\]~21'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030|out_bit[0]~21 } "NODE_NAME" } } { "mul_lfrg.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/mul_lfrg.tdf" 53 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.393 ns) 2.691 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~28 3 COMB LCCOMB_X76_Y29_N6 2 " "Info: 3: + IC(0.926 ns) + CELL(0.393 ns) = 2.691 ns; Loc. = LCCOMB_X76_Y29_N6; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030|out_bit[0]~21 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.762 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~30 4 COMB LCCOMB_X76_Y29_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.762 ns; Loc. = LCCOMB_X76_Y29_N8; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~30'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~28 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.833 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~32 5 COMB LCCOMB_X76_Y29_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.833 ns; Loc. = LCCOMB_X76_Y29_N10; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~30 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.904 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~34 6 COMB LCCOMB_X76_Y29_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.904 ns; Loc. = LCCOMB_X76_Y29_N12; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~32 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.063 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~36 7 COMB LCCOMB_X76_Y29_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 3.063 ns; Loc. = LCCOMB_X76_Y29_N14; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~36'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~34 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.134 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~38 8 COMB LCCOMB_X76_Y29_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.134 ns; Loc. = LCCOMB_X76_Y29_N16; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~36 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.205 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~40 9 COMB LCCOMB_X76_Y29_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.205 ns; Loc. = LCCOMB_X76_Y29_N18; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~40'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~38 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.276 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~42 10 COMB LCCOMB_X76_Y29_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.276 ns; Loc. = LCCOMB_X76_Y29_N20; Fanout = 1; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~42'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~40 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.686 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~43 11 COMB LCCOMB_X76_Y29_N22 15 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.686 ns; Loc. = LCCOMB_X76_Y29_N22; Fanout = 15; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|lpm_mult:Mult0\|mult_kj01:auto_generated\|alt_mac_mult:mac_mult1\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~43'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~42 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.393 ns) 4.816 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[8\]~113 12 COMB LCCOMB_X75_Y29_N16 2 " "Info: 12: + IC(0.737 ns) + CELL(0.393 ns) = 4.816 ns; Loc. = LCCOMB_X75_Y29_N16; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[8\]~113'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~43 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[8]~113 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.887 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[9\]~115 13 COMB LCCOMB_X75_Y29_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.887 ns; Loc. = LCCOMB_X75_Y29_N18; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[9\]~115'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[8]~113 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[9]~115 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.958 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[10\]~117 14 COMB LCCOMB_X75_Y29_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.958 ns; Loc. = LCCOMB_X75_Y29_N20; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[10\]~117'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[9]~115 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[10]~117 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.029 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[11\]~119 15 COMB LCCOMB_X75_Y29_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.029 ns; Loc. = LCCOMB_X75_Y29_N22; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[11\]~119'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[10]~117 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[11]~119 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.100 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[12\]~121 16 COMB LCCOMB_X75_Y29_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.100 ns; Loc. = LCCOMB_X75_Y29_N24; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[12\]~121'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[11]~119 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[12]~121 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.171 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[13\]~123 17 COMB LCCOMB_X75_Y29_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.171 ns; Loc. = LCCOMB_X75_Y29_N26; Fanout = 2; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[13\]~123'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[12]~121 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[13]~123 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.242 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[14\]~125 18 COMB LCCOMB_X75_Y29_N28 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.242 ns; Loc. = LCCOMB_X75_Y29_N28; Fanout = 1; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[14\]~125'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[13]~123 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[14]~125 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.652 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\]~126 19 COMB LCCOMB_X75_Y29_N30 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.652 ns; Loc. = LCCOMB_X75_Y29_N30; Fanout = 1; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\]~126'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[14]~125 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15]~126 } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.736 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\] 20 REG LCFF_X75_Y29_N31 2 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 5.736 ns; Loc. = LCFF_X75_Y29_N31; Fanout = 2; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15]~126 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.851 ns ( 49.70 % ) " "Info: Total cell delay = 2.851 ns ( 49.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.885 ns ( 50.30 % ) " "Info: Total interconnect delay = 2.885 ns ( 50.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030|out_bit[0]~21 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~28 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~30 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~32 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~34 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~36 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~38 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~40 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~42 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~43 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[8]~113 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[9]~115 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[10]~117 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[11]~119 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[12]~121 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[13]~123 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[14]~125 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15]~126 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.736 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030|out_bit[0]~21 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~28 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~30 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~32 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~34 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~36 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~38 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~40 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~42 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~43 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[8]~113 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[9]~115 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[10]~117 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[11]~119 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[12]~121 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[13]~123 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[14]~125 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15]~126 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] {} } { 0.000ns 1.222ns 0.926ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.880 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 796 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 796; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.537 ns) 2.880 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\] 3 REG LCFF_X75_Y29_N31 2 " "Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.880 ns; Loc. = LCFF_X75_Y29_N31; Fanout = 2; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:1:gen_col:3:con\|MAC_signed:macV\|adder_out\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.99 % ) " "Info: Total cell delay = 1.526 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.354 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.354 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] {} } { 0.000ns 0.000ns 0.114ns 1.240ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.879 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 796 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 796; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 2.879 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\] 3 REG LCFF_X76_Y30_N3 6 " "Info: 3: + IC(1.239 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X76_Y30_N3; Fanout = 6; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:3:con\|MAC_signed:macV\|a_reg\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.00 % ) " "Info: Total cell delay = 1.526 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.353 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] {} } { 0.000ns 0.000ns 0.114ns 1.239ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] {} } { 0.000ns 0.000ns 0.114ns 1.240ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] {} } { 0.000ns 0.000ns 0.114ns 1.239ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030|out_bit[0]~21 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~28 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~30 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~32 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~34 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~36 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~38 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~40 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~42 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~43 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[8]~113 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[9]~115 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[10]~117 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[11]~119 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[12]~121 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[13]~123 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[14]~125 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15]~126 ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.736 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030|out_bit[0]~21 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~28 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~30 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~32 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~34 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~36 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~38 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~40 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~42 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|lpm_mult:Mult0|mult_kj01:auto_generated|alt_mac_mult:mac_mult1|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~43 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[8]~113 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[9]~115 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[10]~117 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[11]~119 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[12]~121 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[13]~123 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[14]~125 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15]~126 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] {} } { 0.000ns 1.222ns 0.926ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|MAC_signed:macV|adder_out[15] {} } { 0.000ns 0.000ns 0.114ns 1.240ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|MAC_signed:macV|a_reg[3] {} } { 0.000ns 0.000ns 0.114ns 1.239ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|adder_out\[5\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] clk 3.487 ns " "Info: Found hold time violation between source  pin or register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|adder_out\[5\]\" and destination pin or register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]\" for clock \"clk\" (Hold time is 3.487 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.373 ns + Largest " "Info: + Largest clock skew is 5.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.181 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.787 ns) 4.056 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] 2 REG LCFF_X74_Y27_N7 67 " "Info: 2: + IC(2.280 ns) + CELL(0.787 ns) = 4.056 ns; Loc. = LCFF_X74_Y27_N7; Fanout = 67; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.437 ns) 4.916 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89 3 COMB LCCOMB_X74_Y27_N16 1 " "Info: 3: + IC(0.423 ns) + CELL(0.437 ns) = 4.916 ns; Loc. = LCCOMB_X74_Y27_N16; Fanout = 1; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.000 ns) 6.525 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89clkctrl 4 COMB CLKCTRL_G5 255 " "Info: 4: + IC(1.609 ns) + CELL(0.000 ns) = 6.525 ns; Loc. = CLKCTRL_G5; Fanout = 255; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~89clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.150 ns) 8.181 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] 5 REG LCCOMB_X70_Y37_N0 1 " "Info: 5: + IC(1.506 ns) + CELL(0.150 ns) = 8.181 ns; Loc. = LCCOMB_X70_Y37_N0; Fanout = 1; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.363 ns ( 28.88 % ) " "Info: Total cell delay = 2.363 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.818 ns ( 71.12 % ) " "Info: Total interconnect delay = 5.818 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] {} } { 0.000ns 0.000ns 2.280ns 0.423ns 1.609ns 1.506ns } { 0.000ns 0.989ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.808 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 796 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 796; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|adder_out\[5\] 3 REG LCFF_X72_Y37_N11 4 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X72_Y37_N11; Fanout = 4; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|adder_out\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] {} } { 0.000ns 0.000ns 2.280ns 0.423ns 1.609ns 1.506ns } { 0.000ns 0.989ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.636 ns - Shortest register register " "Info: - Shortest register to register delay is 1.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|adder_out\[5\] 1 REG LCFF_X72_Y37_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X72_Y37_N11; Fanout = 4; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|MAC_signed:macV\|adder_out\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] } "NODE_NAME" } } { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.416 ns) 0.918 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|Add1~202 2 COMB LCCOMB_X71_Y37_N10 1 " "Info: 2: + IC(0.502 ns) + CELL(0.416 ns) = 0.918 ns; Loc. = LCCOMB_X71_Y37_N10; Fanout = 1; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|Add1~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Add1~202 } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.271 ns) 1.636 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\] 3 REG LCCOMB_X70_Y37_N0 1 " "Info: 3: + IC(0.447 ns) + CELL(0.271 ns) = 1.636 ns; Loc. = LCCOMB_X70_Y37_N0; Fanout = 1; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:2:gen_col:1:con\|sig_s\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Add1~202 ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.687 ns ( 41.99 % ) " "Info: Total cell delay = 0.687 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.949 ns ( 58.01 % ) " "Info: Total interconnect delay = 0.949 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Add1~202 ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.636 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Add1~202 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] {} } { 0.000ns 0.502ns 0.447ns } { 0.000ns 0.416ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MAC_signed.vhd" 40 -1 0 } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 186 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.181 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.181 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~89clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] {} } { 0.000ns 0.000ns 2.280ns 0.423ns 1.609ns 1.506ns } { 0.000ns 0.989ns 0.787ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { clk clk~clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { clk {} clk~combout {} clk~clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Add1~202 ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.636 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|adder_out[5] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Add1~202 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_s[5] {} } { 0.000ns 0.502ns 0.447ns } { 0.000ns 0.416ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk o\[4\]\[3\]\[7\] ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\] 14.120 ns register " "Info: tco from clock \"clk\" to destination pin \"o\[4\]\[3\]\[7\]\" through register \"ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\]\" is 14.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.079 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.787 ns) 4.056 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\] 2 REG LCFF_X74_Y27_N7 67 " "Info: 2: + IC(2.280 ns) + CELL(0.787 ns) = 4.056 ns; Loc. = LCFF_X74_Y27_N7; Fanout = 67; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|reg_counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.067 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.398 ns) 4.874 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88 3 COMB LCCOMB_X74_Y27_N28 1 " "Info: 3: + IC(0.420 ns) + CELL(0.398 ns) = 4.874 ns; Loc. = LCCOMB_X74_Y27_N28; Fanout = 1; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88 } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.000 ns) 6.400 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88clkctrl 4 COMB CLKCTRL_G7 128 " "Info: 4: + IC(1.526 ns) + CELL(0.000 ns) = 6.400 ns; Loc. = CLKCTRL_G7; Fanout = 128; COMB Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:4:con\|Equal0~88clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88clkctrl } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.150 ns) 8.079 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\] 5 REG LCCOMB_X49_Y21_N0 1 " "Info: 5: + IC(1.529 ns) + CELL(0.150 ns) = 8.079 ns; Loc. = LCCOMB_X49_Y21_N0; Fanout = 1; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 28.77 % ) " "Info: Total cell delay = 2.324 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.755 ns ( 71.23 % ) " "Info: Total interconnect delay = 5.755 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.079 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.079 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] {} } { 0.000ns 0.000ns 2.280ns 0.420ns 1.526ns 1.529ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.041 ns + Longest register pin " "Info: + Longest register to pin delay is 6.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\] 1 REG LCCOMB_X49_Y21_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y21_N0; Fanout = 1; REG Node = 'ConvolutionN:convN\|ConvolutionHV:\\gen_lin:4:gen_col:3:con\|pixel_out\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] } "NODE_NAME" } } { "ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.253 ns) + CELL(2.788 ns) 6.041 ns o\[4\]\[3\]\[7\] 2 PIN PIN_AH15 0 " "Info: 2: + IC(3.253 ns) + CELL(2.788 ns) = 6.041 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'o\[4\]\[3\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] o[4][3][7] } "NODE_NAME" } } { "MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/MainController.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 46.15 % ) " "Info: Total cell delay = 2.788 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.253 ns ( 53.85 % ) " "Info: Total interconnect delay = 3.253 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] o[4][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.041 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] {} o[4][3][7] {} } { 0.000ns 3.253ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.079 ns" { clk ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88 ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88clkctrl ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.079 ns" { clk {} clk~combout {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|reg_counter[2] {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88 {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|Equal0~88clkctrl {} ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] {} } { 0.000ns 0.000ns 2.280ns 0.420ns 1.526ns 1.529ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.000ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.041 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] o[4][3][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.041 ns" { ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|pixel_out[7] {} o[4][3][7] {} } { 0.000ns 3.253ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 387 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 387 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 11:07:55 2012 " "Info: Processing ended: Wed May 23 11:07:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
