0.7
2020.2
Oct 13 2023
20:47:58
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.sim/testBench.v,1712993441,verilog,,,,testBench,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ALU.v,1711961860,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/AddrEx.v,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,ALU,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/BranchDecision.v,1711814328,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/CSR/CSR_EX.v,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,BranchDecision,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/CSR/CSR_EX.v,1711959683,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/CSR/CSR_Regfile.v,,CSR_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/CSR/CSR_Regfile.v,1711960115,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ControllerDecoder.v,,CSR_Regfile,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Cache/DataCache.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/DataExtend.v,,DataCache,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Cache/InstructionCache.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/NPCGenerator.v,,InstructionCache,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ControllerDecoder.v,1711962899,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/CtrlEx.v,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,ControllerDecoder,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/DataExtend.v,1711872690,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/GeneralRegister.v,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,DataExtend,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/AddrMem.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/CtrlMem.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/Reg2Mem.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/Result.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/GeneralRegister.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Hazard.v,,RegisterFile,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Hazard.v,1711885134,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IfIdSegReg/IR.v,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,HarzardUnit,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/AddrEx.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/BrTarget.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/BranchDecision.v,,BR_Target_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/CtrlEx.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/Imm.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ImmExtend.v,,Imm_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/Op1.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/PC.v,,Op1_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/PcEx.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/Reg2Ex.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IfIdSegReg/IR.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/Imm.v,,IR_ID,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IfIdSegReg/PcId.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/RV32ICore.v,,PC_ID,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/ImmExtend.v,1711813201,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Cache/InstructionCache.v,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,ImmExtend,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/MemWbSegReg/AddrWb.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/MemWbSegReg/CtrlWb.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Cache/DataCache.v,,Ctrl_WB,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/MemWbSegReg/WbData.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.sim/testBench.v,,WB_Data_WB,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/NPCGenerator.v,1711801554,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/PC.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/Parameters.v,1711799621,verilog,,,,,,,,,,,,
D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/RV32ICore.v,1711799621,verilog,,D:/USTC_CS_Work/CompArch/labs/lab2/lab2.srcs/sources_1/new/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
