Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 18:06:38 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[7][28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 3.608ns (41.042%)  route 5.183ns (58.958%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3313, estimated)     1.543     5.051    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X30Y83         FDRE                                         r  main/distance_calc/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.478     5.529 r  main/distance_calc/i_reg[1]/Q
                         net (fo=96, estimated)       1.696     7.225    main/distance_calc/i[1]
    SLICE_X18Y102        LUT6 (Prop_lut6_I2_O)        0.295     7.520 f  main/distance_calc/intermediate_subs_out[7][11]_i_17/O
                         net (fo=1, routed)           0.000     7.520    main/distance_calc/intermediate_subs_out[7][11]_i_17_n_0
    SLICE_X18Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.737 f  main/distance_calc/intermediate_subs_out_reg[7][11]_i_10/O
                         net (fo=4, estimated)        1.343     9.080    main/distance_calc/intermediate_subs_out_reg[7][11]_i_10_n_0
    SLICE_X30Y90         LUT2 (Prop_lut2_I0_O)        0.299     9.379 r  main/distance_calc/intermediate_subs_out[7][31]_i_47/O
                         net (fo=1, routed)           0.000     9.379    main/distance_calc/intermediate_subs_out[7][31]_i_47_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.912 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_31/CO[3]
                         net (fo=1, estimated)        0.000     9.912    main/distance_calc/intermediate_subs_out_reg[7][31]_i_31_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_16/CO[3]
                         net (fo=1, estimated)        0.000    10.029    main/distance_calc/intermediate_subs_out_reg[7][31]_i_16_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_10/CO[3]
                         net (fo=31, estimated)       0.902    11.048    main/distance_calc/p_0_in
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.150    11.198 r  main/distance_calc/intermediate_subs_out[7][3]_i_5/O
                         net (fo=1, routed)           0.000    11.198    main/distance_calc/p_1_in[0]
    SLICE_X31Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.681 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.681    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.795    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  main/distance_calc/intermediate_subs_out_reg[7][11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.909    main/distance_calc/intermediate_subs_out_reg[7][11]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  main/distance_calc/intermediate_subs_out_reg[7][15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.023    main/distance_calc/intermediate_subs_out_reg[7][15]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  main/distance_calc/intermediate_subs_out_reg[7][19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.137    main/distance_calc/intermediate_subs_out_reg[7][19]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  main/distance_calc/intermediate_subs_out_reg[7][23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.251    main/distance_calc/intermediate_subs_out_reg[7][23]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  main/distance_calc/intermediate_subs_out_reg[7][27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.365    main/distance_calc/intermediate_subs_out_reg[7][27]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.600 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_2/O[0]
                         net (fo=8, estimated)        1.242    13.842    main/distance_calc/intermediate_subs_out0_in[28]
    SLICE_X52Y94         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3313, estimated)     1.438    14.773    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[7][28]/C
                         clock pessimism              0.182    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)       -0.203    14.716    main/distance_calc/intermediate_subs_out_reg[7][28]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                  0.874    




