{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:39:14 2019 " "Info: Processing started: Sat Dec 21 09:39:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myCPU -c myCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myCPU -c myCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[5\] " "Warning: Node \"General_REG:inst8\|oA\[5\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[5\] " "Warning: Node \"General_REG:inst8\|oB\[5\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[6\] " "Warning: Node \"General_REG:inst8\|oA\[6\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[6\] " "Warning: Node \"General_REG:inst8\|oB\[6\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[4\] " "Warning: Node \"General_REG:inst8\|oA\[4\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[4\] " "Warning: Node \"General_REG:inst8\|oB\[4\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[7\] " "Warning: Node \"General_REG:inst8\|oA\[7\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[1\] " "Warning: Node \"General_REG:inst8\|oA\[1\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[7\] " "Warning: Node \"General_REG:inst8\|oB\[7\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[0\] " "Warning: Node \"General_REG:inst8\|oA\[0\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[0\] " "Warning: Node \"General_REG:inst8\|oB\[0\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[2\] " "Warning: Node \"General_REG:inst8\|oA\[2\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[2\] " "Warning: Node \"General_REG:inst8\|oB\[2\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[1\] " "Warning: Node \"General_REG:inst8\|oB\[1\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oA\[3\] " "Warning: Node \"General_REG:inst8\|oA\[3\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "General_REG:inst8\|oB\[3\] " "Warning: Node \"General_REG:inst8\|oB\[3\]\" is a latch" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[5\] " "Warning: Node \"ALU:inst9\|tmp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[6\] " "Warning: Node \"ALU:inst9\|tmp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[7\] " "Warning: Node \"ALU:inst9\|tmp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[0\] " "Warning: Node \"ALU:inst9\|tmp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[2\] " "Warning: Node \"ALU:inst9\|tmp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[1\] " "Warning: Node \"ALU:inst9\|tmp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[3\] " "Warning: Node \"ALU:inst9\|tmp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[4\] " "Warning: Node \"ALU:inst9\|tmp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst9\|tmp\[8\] " "Warning: Node \"ALU:inst9\|tmp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst9\|tmp\[1\]~3 " "Info: Detected gated clock \"ALU:inst9\|tmp\[1\]~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|tmp\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|M~2 " "Info: Detected gated clock \"CLogic:inst16\|M~2\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|M~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Creg:inst4\|Equal1~0 " "Info: Detected gated clock \"Creg:inst4\|Equal1~0\" as buffer" {  } { { "Creg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Creg.vhd" 21 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "Creg:inst4\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~5 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~5\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~4 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~4\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~7 " "Info: Detected gated clock \"CLogic:inst16\|WE~7\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|Equal3~0 " "Info: Detected gated clock \"ALU:inst9\|Equal3~0\" as buffer" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "General_REG:inst8\|Equal2~0 " "Info: Detected gated clock \"General_REG:inst8\|Equal2~0\" as buffer" {  } { { "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "General_REG:inst8\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[3\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[3\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[2\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[2\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~6 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~6\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|OUT0~2 " "Info: Detected gated clock \"IDecoder:inst15\|OUT0~2\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|OUT0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst9\|Result\[0\]~61 " "Info: Detected gated clock \"ALU:inst9\|Result\[0\]~61\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst9\|Result\[0\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[1\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[1\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[0\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[0\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~8 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~8\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSL " "Info: Detected gated clock \"IDecoder:inst15\|RSL\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 17 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|MOVA~9 " "Info: Detected gated clock \"IDecoder:inst15\|MOVA~9\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|MOVA~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|RSR~7 " "Info: Detected gated clock \"IDecoder:inst15\|RSR~7\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 16 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|RSR~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[6\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[6\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[5\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[5\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|MOVA~8 " "Info: Detected gated clock \"IDecoder:inst15\|MOVA~8\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 11 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|MOVA~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[4\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[4\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~9 " "Info: Detected gated clock \"CLogic:inst16\|WE~9\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IDecoder:inst15\|IN0~3 " "Info: Detected gated clock \"IDecoder:inst15\|IN0~3\" as buffer" {  } { { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 21 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IDecoder:inst15\|IN0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst12\|pre " "Info: Detected ripple clock \"SM:inst12\|pre\" as buffer" {  } { { "SM.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/SM.vhd" 14 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst12\|pre" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IReg:inst7\|tmp\[7\] " "Info: Detected ripple clock \"IReg:inst7\|tmp\[7\]\" as buffer" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "IReg:inst7\|tmp\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CLogic:inst16\|WE~6 " "Info: Detected gated clock \"CLogic:inst16\|WE~6\" as buffer" {  } { { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLogic:inst16\|WE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Creg:inst4\|Equal0~0 " "Info: Detected gated clock \"Creg:inst4\|Equal0~0\" as buffer" {  } { { "Creg.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/Creg.vhd" 21 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "Creg:inst4\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register General_REG:inst8\|oB\[5\] register General_REG:inst8\|regB\[6\] 25.86 MHz 38.676 ns Internal " "Info: Clock \"clk\" has Internal fmax of 25.86 MHz between source register \"General_REG:inst8\|oB\[5\]\" and destination register \"General_REG:inst8\|regB\[6\]\" (period= 38.676 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.986 ns + Longest register register " "Info: + Longest register to register delay is 6.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[5\] 1 REG LC_X22_Y3_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y3_N3; Fanout = 7; REG Node = 'General_REG:inst8\|oB\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[5] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.292 ns) 1.592 ns ALU:inst9\|Result\[5\]~65 2 COMB LC_X21_Y5_N2 1 " "Info: 2: + IC(1.300 ns) + CELL(0.292 ns) = 1.592 ns; Loc. = LC_X21_Y5_N2; Fanout = 1; COMB Node = 'ALU:inst9\|Result\[5\]~65'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { General_REG:inst8|oB[5] ALU:inst9|Result[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.292 ns) 2.332 ns ALU:inst9\|Result\[5\]~66 3 COMB LC_X21_Y5_N4 3 " "Info: 3: + IC(0.448 ns) + CELL(0.292 ns) = 2.332 ns; Loc. = LC_X21_Y5_N4; Fanout = 3; COMB Node = 'ALU:inst9\|Result\[5\]~66'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { ALU:inst9|Result[5]~65 ALU:inst9|Result[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 3.186 ns Bus\[6\]~3 4 COMB LC_X21_Y5_N7 2 " "Info: 4: + IC(0.412 ns) + CELL(0.442 ns) = 3.186 ns; Loc. = LC_X21_Y5_N7; Fanout = 2; COMB Node = 'Bus\[6\]~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { ALU:inst9|Result[5]~66 Bus[6]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.114 ns) 4.433 ns Bus\[6\]~4 5 COMB LC_X19_Y5_N7 5 " "Info: 5: + IC(1.133 ns) + CELL(0.114 ns) = 4.433 ns; Loc. = LC_X19_Y5_N7; Fanout = 5; COMB Node = 'Bus\[6\]~4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { Bus[6]~3 Bus[6]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.115 ns) 6.986 ns General_REG:inst8\|regB\[6\] 6 REG LC_X20_Y6_N6 2 " "Info: 6: + IC(2.438 ns) + CELL(0.115 ns) = 6.986 ns; Loc. = LC_X20_Y6_N6; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { Bus[6]~4 General_REG:inst8|regB[6] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 17.96 % ) " "Info: Total cell delay = 1.255 ns ( 17.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 82.04 % ) " "Info: Total interconnect delay = 5.731 ns ( 82.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { General_REG:inst8|oB[5] ALU:inst9|Result[5]~65 ALU:inst9|Result[5]~66 Bus[6]~3 Bus[6]~4 General_REG:inst8|regB[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.986 ns" { General_REG:inst8|oB[5] {} ALU:inst9|Result[5]~65 {} ALU:inst9|Result[5]~66 {} Bus[6]~3 {} Bus[6]~4 {} General_REG:inst8|regB[6] {} } { 0.000ns 1.300ns 0.448ns 0.412ns 1.133ns 2.438ns } { 0.000ns 0.292ns 0.292ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.315 ns - Smallest " "Info: - Smallest clock skew is -12.315 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns General_REG:inst8\|regB\[6\] 2 REG LC_X20_Y6_N6 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y6_N6; Fanout = 2; REG Node = 'General_REG:inst8\|regB\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk General_REG:inst8|regB[6] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk General_REG:inst8|regB[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} General_REG:inst8|regB[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.097 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns IReg:inst7\|tmp\[6\] 2 REG LC_X19_Y5_N7 11 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X19_Y5_N7; Fanout = 11; REG Node = 'IReg:inst7\|tmp\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk IReg:inst7|tmp[6] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.065 ns) + CELL(0.590 ns) 5.622 ns IDecoder:inst15\|OUT0~2 3 COMB LC_X20_Y6_N2 3 " "Info: 3: + IC(2.065 ns) + CELL(0.590 ns) = 5.622 ns; Loc. = LC_X20_Y6_N2; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.442 ns) 7.249 ns CLogic:inst16\|WE~7 4 COMB LC_X20_Y7_N9 1 " "Info: 4: + IC(1.185 ns) + CELL(0.442 ns) = 7.249 ns; Loc. = LC_X20_Y7_N9; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.590 ns) 9.099 ns CLogic:inst16\|WE~8 5 COMB LC_X19_Y6_N6 1 " "Info: 5: + IC(1.260 ns) + CELL(0.590 ns) = 9.099 ns; Loc. = LC_X19_Y6_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.114 ns) 9.644 ns CLogic:inst16\|WE~9 6 COMB LC_X19_Y6_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.114 ns) = 9.644 ns; Loc. = LC_X19_Y6_N0; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.940 ns CLogic:inst16\|WE~6 7 COMB LC_X19_Y6_N1 19 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.940 ns; Loc. = LC_X19_Y6_N1; Fanout = 19; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.865 ns) + CELL(0.292 ns) 15.097 ns General_REG:inst8\|oB\[5\] 8 REG LC_X22_Y3_N3 7 " "Info: 8: + IC(4.865 ns) + CELL(0.292 ns) = 15.097 ns; Loc. = LC_X22_Y3_N3; Fanout = 7; REG Node = 'General_REG:inst8\|oB\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { CLogic:inst16|WE~6 General_REG:inst8|oB[5] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.546 ns ( 30.11 % ) " "Info: Total cell delay = 4.546 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.551 ns ( 69.89 % ) " "Info: Total interconnect delay = 10.551 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.097 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oB[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.097 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oB[5] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.865ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk General_REG:inst8|regB[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} General_REG:inst8|regB[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.097 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oB[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.097 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oB[5] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.865ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { General_REG:inst8|oB[5] ALU:inst9|Result[5]~65 ALU:inst9|Result[5]~66 Bus[6]~3 Bus[6]~4 General_REG:inst8|regB[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.986 ns" { General_REG:inst8|oB[5] {} ALU:inst9|Result[5]~65 {} ALU:inst9|Result[5]~66 {} Bus[6]~3 {} Bus[6]~4 {} General_REG:inst8|regB[6] {} } { 0.000ns 1.300ns 0.448ns 0.412ns 1.133ns 2.438ns } { 0.000ns 0.292ns 0.292ns 0.442ns 0.114ns 0.115ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk General_REG:inst8|regB[6] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} General_REG:inst8|regB[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.097 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oB[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.097 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oB[5] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.865ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 192 " "Warning: Circuit may not operate. Detected 192 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "General_REG:inst8\|regC\[7\] General_REG:inst8\|oA\[7\] clk 10.934 ns " "Info: Found hold time violation between source  pin or register \"General_REG:inst8\|regC\[7\]\" and destination pin or register \"General_REG:inst8\|oA\[7\]\" for clock \"clk\" (Hold time is 10.934 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.394 ns + Largest " "Info: + Largest clock skew is 12.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.137 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns IReg:inst7\|tmp\[6\] 2 REG LC_X19_Y5_N7 11 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X19_Y5_N7; Fanout = 11; REG Node = 'IReg:inst7\|tmp\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk IReg:inst7|tmp[6] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.065 ns) + CELL(0.590 ns) 5.622 ns IDecoder:inst15\|OUT0~2 3 COMB LC_X20_Y6_N2 3 " "Info: 3: + IC(2.065 ns) + CELL(0.590 ns) = 5.622 ns; Loc. = LC_X20_Y6_N2; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.442 ns) 7.249 ns CLogic:inst16\|WE~7 4 COMB LC_X20_Y7_N9 1 " "Info: 4: + IC(1.185 ns) + CELL(0.442 ns) = 7.249 ns; Loc. = LC_X20_Y7_N9; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.590 ns) 9.099 ns CLogic:inst16\|WE~8 5 COMB LC_X19_Y6_N6 1 " "Info: 5: + IC(1.260 ns) + CELL(0.590 ns) = 9.099 ns; Loc. = LC_X19_Y6_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.114 ns) 9.644 ns CLogic:inst16\|WE~9 6 COMB LC_X19_Y6_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.114 ns) = 9.644 ns; Loc. = LC_X19_Y6_N0; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.940 ns CLogic:inst16\|WE~6 7 COMB LC_X19_Y6_N1 19 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.940 ns; Loc. = LC_X19_Y6_N1; Fanout = 19; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.905 ns) + CELL(0.292 ns) 15.137 ns General_REG:inst8\|oA\[7\] 8 REG LC_X20_Y4_N0 5 " "Info: 8: + IC(4.905 ns) + CELL(0.292 ns) = 15.137 ns; Loc. = LC_X20_Y4_N0; Fanout = 5; REG Node = 'General_REG:inst8\|oA\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { CLogic:inst16|WE~6 General_REG:inst8|oA[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.546 ns ( 30.03 % ) " "Info: Total cell delay = 4.546 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.591 ns ( 69.97 % ) " "Info: Total interconnect delay = 10.591 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.137 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.137 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.905ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns General_REG:inst8\|regC\[7\] 2 REG LC_X20_Y4_N4 2 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X20_Y4_N4; Fanout = 2; REG Node = 'General_REG:inst8\|regC\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk General_REG:inst8|regC[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk General_REG:inst8|regC[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} General_REG:inst8|regC[7] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.137 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.137 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.905ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk General_REG:inst8|regC[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} General_REG:inst8|regC[7] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.236 ns - Shortest register register " "Info: - Shortest register to register delay is 1.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|regC\[7\] 1 REG LC_X20_Y4_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y4_N4; Fanout = 2; REG Node = 'General_REG:inst8\|regC\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|regC[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns General_REG:inst8\|oA~21 2 COMB LC_X20_Y4_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X20_Y4_N4; Fanout = 1; COMB Node = 'General_REG:inst8\|oA~21'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { General_REG:inst8|regC[7] General_REG:inst8|oA~21 } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.442 ns) 1.236 ns General_REG:inst8\|oA\[7\] 3 REG LC_X20_Y4_N0 5 " "Info: 3: + IC(0.416 ns) + CELL(0.442 ns) = 1.236 ns; Loc. = LC_X20_Y4_N0; Fanout = 5; REG Node = 'General_REG:inst8\|oA\[7\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { General_REG:inst8|oA~21 General_REG:inst8|oA[7] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.820 ns ( 66.34 % ) " "Info: Total cell delay = 0.820 ns ( 66.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.416 ns ( 33.66 % ) " "Info: Total interconnect delay = 0.416 ns ( 33.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { General_REG:inst8|regC[7] General_REG:inst8|oA~21 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.236 ns" { General_REG:inst8|regC[7] {} General_REG:inst8|oA~21 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.416ns } { 0.000ns 0.378ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 43 -1 0 } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.137 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.137 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.905ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk General_REG:inst8|regC[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} General_REG:inst8|regC[7] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { General_REG:inst8|regC[7] General_REG:inst8|oA~21 General_REG:inst8|oA[7] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.236 ns" { General_REG:inst8|regC[7] {} General_REG:inst8|oA~21 {} General_REG:inst8|oA[7] {} } { 0.000ns 0.000ns 0.416ns } { 0.000ns 0.378ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_id91:auto_generated\|ram_block1a6~porta_datain_reg3 IN_Addr\[3\] clk 8.956 ns memory " "Info: tsu for memory \"RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_id91:auto_generated\|ram_block1a6~porta_datain_reg3\" (data pin = \"IN_Addr\[3\]\", clock pin = \"clk\") is 8.956 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.617 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN_Addr\[3\] 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'IN_Addr\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[3] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.202 ns) + CELL(0.442 ns) 9.113 ns Bus\[3\]~13 2 COMB LC_X18_Y6_N6 5 " "Info: 2: + IC(7.202 ns) + CELL(0.442 ns) = 9.113 ns; Loc. = LC_X18_Y6_N6; Fanout = 5; COMB Node = 'Bus\[3\]~13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { IN_Addr[3] Bus[3]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.356 ns) 11.617 ns RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_id91:auto_generated\|ram_block1a6~porta_datain_reg3 3 MEM M4K_X13_Y5 1 " "Info: 3: + IC(2.148 ns) + CELL(0.356 ns) = 11.617 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_id91:auto_generated\|ram_block1a6~porta_datain_reg3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { Bus[3]~13 RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_id91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_id91.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 19.51 % ) " "Info: Total cell delay = 2.267 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.350 ns ( 80.49 % ) " "Info: Total interconnect delay = 9.350 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.617 ns" { IN_Addr[3] Bus[3]~13 RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.617 ns" { IN_Addr[3] {} IN_Addr[3]~out0 {} Bus[3]~13 {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 7.202ns 2.148ns } { 0.000ns 1.469ns 0.442ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_id91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_id91.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.754 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.722 ns) 2.754 ns RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_id91:auto_generated\|ram_block1a6~porta_datain_reg3 2 MEM M4K_X13_Y5 1 " "Info: 2: + IC(0.563 ns) + CELL(0.722 ns) = 2.754 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'RAM_IO:inst2\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_id91:auto_generated\|ram_block1a6~porta_datain_reg3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_id91.tdf" "" { Text "D:/quartas_workspace/CPU/myCPU/db/altsyncram_id91.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.56 % ) " "Info: Total cell delay = 2.191 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "11.617 ns" { IN_Addr[3] Bus[3]~13 RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "11.617 ns" { IN_Addr[3] {} IN_Addr[3]~out0 {} Bus[3]~13 {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 7.202ns 2.148ns } { 0.000ns 1.469ns 0.442ns 0.356ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~out0 {} RAM_IO:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_id91:auto_generated|ram_block1a6~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[4\] General_REG:inst8\|oB\[4\] 20.835 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[4\]\" through register \"General_REG:inst8\|oB\[4\]\" is 20.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 15.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns IReg:inst7\|tmp\[6\] 2 REG LC_X19_Y5_N7 11 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X19_Y5_N7; Fanout = 11; REG Node = 'IReg:inst7\|tmp\[6\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk IReg:inst7|tmp[6] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.065 ns) + CELL(0.590 ns) 5.622 ns IDecoder:inst15\|OUT0~2 3 COMB LC_X20_Y6_N2 3 " "Info: 3: + IC(2.065 ns) + CELL(0.590 ns) = 5.622 ns; Loc. = LC_X20_Y6_N2; Fanout = 3; COMB Node = 'IDecoder:inst15\|OUT0~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 } "NODE_NAME" } } { "IDecoder.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IDecoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.442 ns) 7.249 ns CLogic:inst16\|WE~7 4 COMB LC_X20_Y7_N9 1 " "Info: 4: + IC(1.185 ns) + CELL(0.442 ns) = 7.249 ns; Loc. = LC_X20_Y7_N9; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.590 ns) 9.099 ns CLogic:inst16\|WE~8 5 COMB LC_X19_Y6_N6 1 " "Info: 5: + IC(1.260 ns) + CELL(0.590 ns) = 9.099 ns; Loc. = LC_X19_Y6_N6; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { CLogic:inst16|WE~7 CLogic:inst16|WE~8 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.114 ns) 9.644 ns CLogic:inst16\|WE~9 6 COMB LC_X19_Y6_N0 1 " "Info: 6: + IC(0.431 ns) + CELL(0.114 ns) = 9.644 ns; Loc. = LC_X19_Y6_N0; Fanout = 1; COMB Node = 'CLogic:inst16\|WE~9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { CLogic:inst16|WE~8 CLogic:inst16|WE~9 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.940 ns CLogic:inst16\|WE~6 7 COMB LC_X19_Y6_N1 19 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 9.940 ns; Loc. = LC_X19_Y6_N1; Fanout = 19; COMB Node = 'CLogic:inst16\|WE~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { CLogic:inst16|WE~9 CLogic:inst16|WE~6 } "NODE_NAME" } } { "CLogic.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/CLogic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.884 ns) + CELL(0.292 ns) 15.116 ns General_REG:inst8\|oB\[4\] 8 REG LC_X21_Y4_N6 6 " "Info: 8: + IC(4.884 ns) + CELL(0.292 ns) = 15.116 ns; Loc. = LC_X21_Y4_N6; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { CLogic:inst16|WE~6 General_REG:inst8|oB[4] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.546 ns ( 30.07 % ) " "Info: Total cell delay = 4.546 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.570 ns ( 69.93 % ) " "Info: Total interconnect delay = 10.570 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.116 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oB[4] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.116 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oB[4] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.884ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.719 ns + Longest register pin " "Info: + Longest register to pin delay is 5.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns General_REG:inst8\|oB\[4\] 1 REG LC_X21_Y4_N6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y4_N6; Fanout = 6; REG Node = 'General_REG:inst8\|oB\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { General_REG:inst8|oB[4] } "NODE_NAME" } } { "General_REG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/General_REG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.595 ns) + CELL(2.124 ns) 5.719 ns LED\[4\] 2 PIN PIN_22 0 " "Info: 2: + IC(3.595 ns) + CELL(2.124 ns) = 5.719 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'LED\[4\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { General_REG:inst8|oB[4] LED[4] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 656 928 1104 672 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 37.14 % ) " "Info: Total cell delay = 2.124 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.595 ns ( 62.86 % ) " "Info: Total interconnect delay = 3.595 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { General_REG:inst8|oB[4] LED[4] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.719 ns" { General_REG:inst8|oB[4] {} LED[4] {} } { 0.000ns 3.595ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "15.116 ns" { clk IReg:inst7|tmp[6] IDecoder:inst15|OUT0~2 CLogic:inst16|WE~7 CLogic:inst16|WE~8 CLogic:inst16|WE~9 CLogic:inst16|WE~6 General_REG:inst8|oB[4] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "15.116 ns" { clk {} clk~out0 {} IReg:inst7|tmp[6] {} IDecoder:inst15|OUT0~2 {} CLogic:inst16|WE~7 {} CLogic:inst16|WE~8 {} CLogic:inst16|WE~9 {} CLogic:inst16|WE~6 {} General_REG:inst8|oB[4] {} } { 0.000ns 0.000ns 0.563ns 2.065ns 1.185ns 1.260ns 0.431ns 0.182ns 4.884ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.292ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { General_REG:inst8|oB[4] LED[4] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.719 ns" { General_REG:inst8|oB[4] {} LED[4] {} } { 0.000ns 3.595ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IReg:inst7\|tmp\[2\] IN_Addr\[2\] clk -4.469 ns register " "Info: th for register \"IReg:inst7\|tmp\[2\]\" (data pin = \"IN_Addr\[2\]\", clock pin = \"clk\") is -4.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 70 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 70; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 120 160 328 136 "clk" "" } { 488 488 520 504 "clk" "" } { 488 192 224 504 "clk" "" } { 152 770 832 184 "clk" "" } { 208 200 240 224 "clk" "" } { 304 794 824 320 "clk" "" } { 112 328 368 128 "clk" "" } { 400 832 880 416 "clk" "" } { 496 832 880 512 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns IReg:inst7\|tmp\[2\] 2 REG LC_X17_Y6_N2 15 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y6_N2; Fanout = 15; REG Node = 'IReg:inst7\|tmp\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk IReg:inst7|tmp[2] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk IReg:inst7|tmp[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} IReg:inst7|tmp[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.266 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN_Addr\[2\] 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'IN_Addr\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_Addr[2] } "NODE_NAME" } } { "myCPU.bdf" "" { Schematic "D:/quartas_workspace/CPU/myCPU/myCPU.bdf" { { 624 248 416 640 "IN_Addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.482 ns) + CELL(0.309 ns) 7.266 ns IReg:inst7\|tmp\[2\] 2 REG LC_X17_Y6_N2 15 " "Info: 2: + IC(5.482 ns) + CELL(0.309 ns) = 7.266 ns; Loc. = LC_X17_Y6_N2; Fanout = 15; REG Node = 'IReg:inst7\|tmp\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { IN_Addr[2] IReg:inst7|tmp[2] } "NODE_NAME" } } { "IREG.vhd" "" { Text "D:/quartas_workspace/CPU/myCPU/IREG.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 24.55 % ) " "Info: Total cell delay = 1.784 ns ( 24.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.482 ns ( 75.45 % ) " "Info: Total interconnect delay = 5.482 ns ( 75.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.266 ns" { IN_Addr[2] IReg:inst7|tmp[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.266 ns" { IN_Addr[2] {} IN_Addr[2]~out0 {} IReg:inst7|tmp[2] {} } { 0.000ns 0.000ns 5.482ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk IReg:inst7|tmp[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} IReg:inst7|tmp[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.266 ns" { IN_Addr[2] IReg:inst7|tmp[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.266 ns" { IN_Addr[2] {} IN_Addr[2]~out0 {} IReg:inst7|tmp[2] {} } { 0.000ns 0.000ns 5.482ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:39:15 2019 " "Info: Processing ended: Sat Dec 21 09:39:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
