DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I8"
duLibraryName "readout_card"
duName "frame_timing"
elements [
]
mwi 0
uid 23201,0
)
(Instance
name "I10"
duLibraryName "readout_card"
duName "wbs_frame_data"
elements [
]
mwi 0
uid 54493,0
)
(Instance
name "I1"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 72029,0
)
(Instance
name "I2"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 72210,0
)
(Instance
name "I3"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 72391,0
)
(Instance
name "I4"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 72572,0
)
(Instance
name "I5"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 72753,0
)
(Instance
name "I6"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 72934,0
)
(Instance
name "I7"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 73115,0
)
(Instance
name "I9"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 73296,0
)
(Instance
name "I11"
duLibraryName "readout_card"
duName "wbs_fb_data"
elements [
]
mwi 0
uid 77106,0
)
]
libraryRefs [
"ieee"
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop"
)
(vvPair
variable "date"
value "09/28/2004"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "flux_loop"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "flux_loop"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "project_name"
value "readout_card"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "15:48:55"
)
(vvPair
variable "unit"
value "flux_loop"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
uid 44,0
optionalChildren [
*1 (CommentText
uid 591,0
shape (Rectangle
uid 592,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "230500,8500,255000,16000"
)
oxt "80000,2500,104000,8500"
text (MLText
uid 593,0
va (VaSet
fg "0,0,32768"
)
xt "230700,8700,247400,12700"
st "
Mode
eng_data - 16bit coadded error signal 20KHz
raw_data  - 14bit ADC data NOPs 50Mz
low pass filter - 32 bit filtered data 200Hz
"
tm "CommentText"
wrapOption 3
visibleHeight 7500
visibleWidth 24500
)
)
*2 (CommentText
uid 604,0
shape (Rectangle
uid 605,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "234000,20500,253000,29500"
)
oxt "84000,51500,103000,60500"
text (MLText
uid 606,0
va (VaSet
fg "0,0,32768"
)
xt "234200,20700,247000,25700"
st "
- previous pixel value out
- measure error signal
- calc new pixel value (current)
- return current pixel value either in
eng mode or filtered mode
"
tm "CommentText"
wrapOption 3
visibleHeight 9000
visibleWidth 19000
)
)
*3 (Panel
uid 867,0
shape (RectFrame
uid 868,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-60000,500,269000,308500"
)
title (TextAssociate
uid 869,0
ps "TopLeftStrategy"
text (Text
uid 870,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "-415500,22500,-412100,23700"
st "Panel0"
blo "-415500,23500"
tm "PanelText"
)
)
)
*4 (Blk
uid 23201,0
shape (Rectangle
uid 23202,0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "100500,29000,113500,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23203,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*5 (Text
uid 23204,0
va (VaSet
font "Arial,12,1"
)
xt "103450,36750,112550,38250"
st "readout_card"
blo "103450,37950"
tm "BdLibraryNameMgr"
)
*6 (Text
uid 23205,0
va (VaSet
font "Arial,12,1"
)
xt "103450,38250,112450,39750"
st "frame_timing"
blo "103450,39450"
tm "BlkNameMgr"
)
*7 (Text
uid 23206,0
va (VaSet
font "Arial,12,1"
)
xt "103450,39750,104450,41250"
st "I8"
blo "103450,40950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23207,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23208,0
text (MLText
uid 23209,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100950,41750,100950,41750"
)
header ""
)
elements [
]
)
gi *8 (BdGenericInterface
uid 23210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23211,0
text (MLText
uid 23212,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "110500,29000,110500,29000"
)
header "Generic Declarations"
)
elements [
]
)
)
*9 (Net
uid 39721,0
name "coadded_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 329
declText (MLText
uid 39722,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*10 (Net
uid 39729,0
name "coadded_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 330
declText (MLText
uid 39730,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*11 (Net
uid 39737,0
name "coadded_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 331
declText (MLText
uid 39738,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*12 (Net
uid 39745,0
name "coadded_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 332
declText (MLText
uid 39746,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*13 (Net
uid 39753,0
name "coadded_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 333
declText (MLText
uid 39754,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*14 (Net
uid 39761,0
name "coadded_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 334
declText (MLText
uid 39762,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*15 (Net
uid 39769,0
name "coadded_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 335
declText (MLText
uid 39770,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*16 (Net
uid 39777,0
name "coadded_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 336
declText (MLText
uid 39778,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*17 (Net
uid 39785,0
name "filtered_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 337
declText (MLText
uid 39786,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*18 (Net
uid 39793,0
name "filtered_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 338
declText (MLText
uid 39794,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*19 (Net
uid 39801,0
name "filtered_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 339
declText (MLText
uid 39802,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*20 (Net
uid 39809,0
name "filtered_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 340
declText (MLText
uid 39810,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*21 (Net
uid 39817,0
name "filtered_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 341
declText (MLText
uid 39818,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*22 (Net
uid 39825,0
name "filtered_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 342
declText (MLText
uid 39826,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*23 (Net
uid 39833,0
name "filtered_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 343
declText (MLText
uid 39834,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*24 (Net
uid 39841,0
name "filtered_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 344
declText (MLText
uid 39842,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*25 (Net
uid 39849,0
name "fsfb_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 345
declText (MLText
uid 39850,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*26 (Net
uid 39857,0
name "fsfb_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 346
declText (MLText
uid 39858,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*27 (Net
uid 39865,0
name "fsfb_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 347
declText (MLText
uid 39866,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*28 (Net
uid 39873,0
name "fsfb_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 348
declText (MLText
uid 39874,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*29 (Net
uid 39881,0
name "fsfb_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 349
declText (MLText
uid 39882,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*30 (Net
uid 39889,0
name "fsfb_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 350
declText (MLText
uid 39890,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*31 (Net
uid 39897,0
name "fsfb_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 351
declText (MLText
uid 39898,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*32 (Net
uid 39905,0
name "fsfb_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 352
declText (MLText
uid 39906,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*33 (Net
uid 39913,0
name "raw_addr_ch1_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 353
declText (MLText
uid 39914,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*34 (Net
uid 39921,0
name "raw_addr_ch2_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 354
declText (MLText
uid 39922,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*35 (Net
uid 39929,0
name "raw_addr_ch3_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 355
declText (MLText
uid 39930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*36 (Net
uid 39937,0
name "raw_addr_ch4_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 356
declText (MLText
uid 39938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*37 (Net
uid 39945,0
name "raw_addr_ch5_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 357
declText (MLText
uid 39946,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*38 (Net
uid 39953,0
name "raw_addr_ch6_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 358
declText (MLText
uid 39954,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*39 (Net
uid 39961,0
name "raw_addr_ch7_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 359
declText (MLText
uid 39962,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*40 (Net
uid 39969,0
name "raw_addr_ch8_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 360
declText (MLText
uid 39970,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*41 (Net
uid 39977,0
name "raw_req_ch1_o"
type "std_logic"
orderNo 361
declText (MLText
uid 39978,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*42 (Net
uid 39985,0
name "raw_req_ch2_o"
type "std_logic"
orderNo 362
declText (MLText
uid 39986,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*43 (Net
uid 39993,0
name "raw_req_ch3_o"
type "std_logic"
orderNo 363
declText (MLText
uid 39994,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*44 (Net
uid 40001,0
name "raw_req_ch4_o"
type "std_logic"
orderNo 364
declText (MLText
uid 40002,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*45 (Net
uid 40009,0
name "raw_req_ch5_o"
type "std_logic"
orderNo 365
declText (MLText
uid 40010,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*46 (Net
uid 40017,0
name "raw_req_ch6_o"
type "std_logic"
orderNo 366
declText (MLText
uid 40018,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*47 (Net
uid 40025,0
name "raw_req_ch7_o"
type "std_logic"
orderNo 367
declText (MLText
uid 40026,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*48 (Net
uid 40033,0
name "raw_req_ch8_o"
type "std_logic"
orderNo 368
declText (MLText
uid 40034,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*49 (Net
uid 40041,0
name "coadded_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 369
declText (MLText
uid 40042,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*50 (Net
uid 40049,0
name "coadded_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 370
declText (MLText
uid 40050,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*51 (Net
uid 40057,0
name "coadded_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 371
declText (MLText
uid 40058,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*52 (Net
uid 40065,0
name "coadded_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 372
declText (MLText
uid 40066,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*53 (Net
uid 40073,0
name "coadded_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 373
declText (MLText
uid 40074,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*54 (Net
uid 40081,0
name "coadded_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 374
declText (MLText
uid 40082,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*55 (Net
uid 40089,0
name "coadded_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 375
declText (MLText
uid 40090,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*56 (Net
uid 40097,0
name "coadded_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 376
declText (MLText
uid 40098,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*57 (Net
uid 40105,0
name "filtered_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 377
declText (MLText
uid 40106,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*58 (Net
uid 40113,0
name "filtered_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 378
declText (MLText
uid 40114,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*59 (Net
uid 40121,0
name "filtered_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 379
declText (MLText
uid 40122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*60 (Net
uid 40129,0
name "filtered_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 380
declText (MLText
uid 40130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*61 (Net
uid 40137,0
name "filtered_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 381
declText (MLText
uid 40138,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*62 (Net
uid 40145,0
name "filtered_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 382
declText (MLText
uid 40146,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*63 (Net
uid 40153,0
name "filtered_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 383
declText (MLText
uid 40154,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*64 (Net
uid 40161,0
name "filtered_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 384
declText (MLText
uid 40162,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*65 (Net
uid 40169,0
name "fsfb_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 385
declText (MLText
uid 40170,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*66 (Net
uid 40177,0
name "fsfb_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 386
declText (MLText
uid 40178,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*67 (Net
uid 40185,0
name "fsfb_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 387
declText (MLText
uid 40186,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*68 (Net
uid 40193,0
name "fsfb_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 388
declText (MLText
uid 40194,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*69 (Net
uid 40201,0
name "fsfb_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 389
declText (MLText
uid 40202,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*70 (Net
uid 40209,0
name "fsfb_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 390
declText (MLText
uid 40210,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*71 (Net
uid 40217,0
name "fsfb_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 391
declText (MLText
uid 40218,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*72 (Net
uid 40225,0
name "fsfb_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 392
declText (MLText
uid 40226,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*73 (Net
uid 40233,0
name "raw_ack_ch1_i"
type "std_logic"
orderNo 393
declText (MLText
uid 40234,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*74 (Net
uid 40241,0
name "raw_ack_ch2_i"
type "std_logic"
orderNo 394
declText (MLText
uid 40242,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*75 (Net
uid 40249,0
name "raw_ack_ch3_i"
type "std_logic"
orderNo 395
declText (MLText
uid 40250,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*76 (Net
uid 40257,0
name "raw_ack_ch4_i"
type "std_logic"
orderNo 396
declText (MLText
uid 40258,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*77 (Net
uid 40265,0
name "raw_ack_ch5_i"
type "std_logic"
orderNo 397
declText (MLText
uid 40266,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*78 (Net
uid 40273,0
name "raw_ack_ch6_i"
type "std_logic"
orderNo 398
declText (MLText
uid 40274,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*79 (Net
uid 40281,0
name "raw_ack_ch7_i"
type "std_logic"
orderNo 399
declText (MLText
uid 40282,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*80 (Net
uid 40289,0
name "raw_ack_ch8_i"
type "std_logic"
orderNo 400
declText (MLText
uid 40290,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*81 (Net
uid 40297,0
name "raw_dat_ch1_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 401
declText (MLText
uid 40298,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*82 (Net
uid 40305,0
name "raw_dat_ch2_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 402
declText (MLText
uid 40306,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*83 (Net
uid 40313,0
name "raw_dat_ch3_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 403
declText (MLText
uid 40314,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*84 (Net
uid 40321,0
name "raw_dat_ch4_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 404
declText (MLText
uid 40322,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*85 (Net
uid 40329,0
name "raw_dat_ch5_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 405
declText (MLText
uid 40330,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*86 (Net
uid 40337,0
name "raw_dat_ch6_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 406
declText (MLText
uid 40338,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*87 (Net
uid 40345,0
name "raw_dat_ch7_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 407
declText (MLText
uid 40346,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*88 (Net
uid 40353,0
name "raw_dat_ch8_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 408
declText (MLText
uid 40354,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*89 (Net
uid 51925,0
name "dac_dat_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51926,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*90 (Net
uid 51929,0
name "adc_coadd_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*91 (Net
uid 51933,0
name "restart_frame_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51934,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*92 (Net
uid 51937,0
name "row_switch_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*93 (Net
uid 51972,0
name "rst_i"
type "std_logic"
orderNo 502
declText (MLText
uid 51973,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*94 (Net
uid 51994,0
name "clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 51995,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*95 (GlobalConnector
uid 52008,0
shape (Circle
uid 52009,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,9000,102500,11000"
radius 1000
)
name (Text
uid 52010,0
va (VaSet
)
xt "101100,9350,101900,10650"
st "G"
blo "101100,10350"
)
)
*96 (GlobalConnector
uid 52011,0
shape (Circle
uid 52012,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,14000,102500,16000"
radius 1000
)
name (Text
uid 52013,0
va (VaSet
)
xt "101100,14350,101900,15650"
st "G"
blo "101100,15350"
)
)
*97 (GlobalConnector
uid 52014,0
shape (Circle
uid 52015,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "101000,19000,103000,21000"
radius 1000
)
name (Text
uid 52016,0
va (VaSet
)
xt "101600,19350,102400,20650"
st "G"
blo "101600,20350"
)
)
*98 (PortIoIn
uid 52023,0
shape (CompositeShape
uid 52024,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52025,0
sl 0
ro 270
xt "91500,9625,93000,10375"
)
(Line
uid 52026,0
sl 0
ro 270
xt "93000,10000,93500,10000"
pts [
"93000,10000"
"93500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52027,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52028,0
va (VaSet
)
xt "89500,9500,91000,10500"
st "rst_i"
ju 2
blo "91000,10300"
tm "WireNameMgr"
)
)
)
*99 (PortIoIn
uid 52059,0
shape (CompositeShape
uid 52060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52061,0
sl 0
ro 270
xt "91500,14625,93000,15375"
)
(Line
uid 52062,0
sl 0
ro 270
xt "93000,15000,93500,15000"
pts [
"93000,15000"
"93500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52063,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52064,0
va (VaSet
)
xt "89500,14500,91000,15500"
st "clk_i"
ju 2
blo "91000,15300"
tm "WireNameMgr"
)
)
)
*100 (PortIoIn
uid 52071,0
shape (CompositeShape
uid 52072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52073,0
sl 0
ro 270
xt "91000,19625,92500,20375"
)
(Line
uid 52074,0
sl 0
ro 270
xt "92500,20000,93000,20000"
pts [
"92500,20000"
"93000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52075,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52076,0
va (VaSet
)
xt "87000,19500,90500,20500"
st "mem_clk_i"
ju 2
blo "90500,20300"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 52077,0
name "mem_clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 52078,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*102 (Net
uid 52087,0
name "clk_200_i"
type "std_logic"
orderNo 502
declText (MLText
uid 52088,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*103 (Grouping
uid 53103,0
optionalChildren [
*104 (CommentGraphic
uid 53105,0
shape (ZoomableIcon
uid 53106,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "240480,295400,244000,300500"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*105 (CommentGraphic
uid 53107,0
shape (PolyLine2D
pts [
"226000,294500"
"226000,301500"
]
uid 53108,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "226000,294500,226000,301500"
)
oxt "255000,230000,255000,237000"
)
*106 (CommentGraphic
uid 53109,0
shape (PolyLine2D
pts [
"266000,294500"
"266000,301500"
]
uid 53110,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "266000,294500,266000,301500"
)
oxt "295000,230000,295000,237000"
)
*107 (CommentGraphic
uid 53111,0
shape (PolyLine2D
pts [
"226000,294500"
"266000,294500"
]
uid 53112,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "226000,294500,266000,294500"
)
oxt "255000,230000,295000,230000"
)
*108 (CommentText
uid 53113,0
shape (Rectangle
uid 53114,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "246000,294500,266000,296500"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 53115,0
va (VaSet
fg "32768,0,0"
)
xt "246800,295000,265200,296000"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*109 (CommentText
uid 53116,0
shape (Rectangle
uid 53117,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,305500,246000,307500"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 53118,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,306000,241600,307000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*110 (CommentText
uid 53119,0
shape (Rectangle
uid 53120,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "246000,296500,266000,301500"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 53121,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "246950,296900,265050,301100"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*111 (CommentText
uid 53122,0
shape (Rectangle
uid 53123,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,303500,231000,305500"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 53124,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,304000,227900,305000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*112 (CommentText
uid 53125,0
shape (Rectangle
uid 53126,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "246000,305500,254000,307500"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 53127,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "246200,306000,248300,307000"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*113 (CommentText
uid 53128,0
shape (Rectangle
uid 53129,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "246000,303500,254000,305500"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 53130,0
va (VaSet
fg "0,0,32768"
)
xt "246200,304000,249300,305000"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*114 (CommentText
uid 53131,0
shape (Rectangle
uid 53132,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,301500,231000,303500"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 53133,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,302000,227900,303000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*115 (CommentText
uid 53134,0
shape (Rectangle
uid 53135,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,301500,246000,303500"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 53136,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,302000,233400,303000"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*116 (CommentText
uid 53137,0
shape (Rectangle
uid 53138,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "246000,301500,254000,303500"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 53139,0
va (VaSet
fg "0,0,32768"
)
xt "246200,302000,251100,303000"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*117 (CommentGraphic
uid 53140,0
shape (ZoomableIcon
uid 53141,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "228000,295612,238000,300500"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*118 (CommentText
uid 53142,0
shape (Rectangle
uid 53143,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,305500,231000,307500"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 53144,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,306000,228500,307000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*119 (CommentText
uid 53145,0
shape (Rectangle
uid 53146,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,303500,246000,305500"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 53147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,304000,242000,305000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*120 (CommentText
uid 53148,0
shape (Rectangle
uid 53149,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,305500,266000,307500"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 53150,0
va (VaSet
fg "0,0,32768"
)
xt "254200,306000,256200,307000"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*121 (CommentText
uid 53151,0
shape (Rectangle
uid 53152,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,301500,266000,303500"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 53153,0
va (VaSet
fg "0,0,32768"
)
xt "254200,302000,259700,303000"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*122 (CommentText
uid 53154,0
shape (Rectangle
uid 53155,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,303500,266000,305500"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 53156,0
va (VaSet
fg "0,0,32768"
)
xt "254200,304000,256200,305000"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 53104,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "226000,294500,266000,307500"
)
oxt "255000,230000,295000,243000"
)
*123 (CommentGraphic
uid 53157,0
shape (ZoomableIcon
uid 53158,0
layer 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-49545,8275,6500,48500"
iconName "C:\\scuba2_repository\\architecture\\logos\\scuba2_medium.bmp"
)
)
*124 (SaComponent
uid 54493,0
optionalChildren [
*125 (CptPort
uid 54173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,92625,120750,93375"
)
n "coadded_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 1
tg (CPTG
uid 54175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54176,0
va (VaSet
)
xt "109000,92500,119500,93500"
st "coadded_addr_ch1_o : (5:0)"
ju 2
blo "119500,93300"
)
)
)
*126 (CptPort
uid 54177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,94125,120750,94875"
)
n "coadded_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 2
tg (CPTG
uid 54179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54180,0
va (VaSet
)
xt "109000,94000,119500,95000"
st "coadded_addr_ch2_o : (5:0)"
ju 2
blo "119500,94800"
)
)
)
*127 (CptPort
uid 54181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,96125,120750,96875"
)
n "coadded_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 3
tg (CPTG
uid 54183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54184,0
va (VaSet
)
xt "109000,96000,119500,97000"
st "coadded_addr_ch3_o : (5:0)"
ju 2
blo "119500,96800"
)
)
)
*128 (CptPort
uid 54185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,97625,120750,98375"
)
n "coadded_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 4
tg (CPTG
uid 54187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54188,0
va (VaSet
)
xt "109000,97500,119500,98500"
st "coadded_addr_ch4_o : (5:0)"
ju 2
blo "119500,98300"
)
)
)
*129 (CptPort
uid 54189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,99625,120750,100375"
)
n "coadded_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 5
tg (CPTG
uid 54191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54192,0
va (VaSet
)
xt "109000,99500,119500,100500"
st "coadded_addr_ch5_o : (5:0)"
ju 2
blo "119500,100300"
)
)
)
*130 (CptPort
uid 54193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,101125,120750,101875"
)
n "coadded_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 6
tg (CPTG
uid 54195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54196,0
va (VaSet
)
xt "109000,101000,119500,102000"
st "coadded_addr_ch6_o : (5:0)"
ju 2
blo "119500,101800"
)
)
)
*131 (CptPort
uid 54197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,102625,120750,103375"
)
n "coadded_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 7
tg (CPTG
uid 54199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54200,0
va (VaSet
)
xt "109000,102500,119500,103500"
st "coadded_addr_ch7_o : (5:0)"
ju 2
blo "119500,103300"
)
)
)
*132 (CptPort
uid 54201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,104625,120750,105375"
)
n "coadded_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 8
tg (CPTG
uid 54203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54204,0
va (VaSet
)
xt "109000,104500,119500,105500"
st "coadded_addr_ch8_o : (5:0)"
ju 2
blo "119500,105300"
)
)
)
*133 (CptPort
uid 54205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,92625,96000,93375"
)
n "coadded_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 9
tg (CPTG
uid 54207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54208,0
va (VaSet
)
xt "96500,92500,106700,93500"
st "coadded_dat_ch1_i : (31:0)"
blo "96500,93300"
)
)
)
*134 (CptPort
uid 54209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,94125,96000,94875"
)
n "coadded_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 54211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54212,0
va (VaSet
)
xt "96500,94000,106700,95000"
st "coadded_dat_ch2_i : (31:0)"
blo "96500,94800"
)
)
)
*135 (CptPort
uid 54213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,96125,96000,96875"
)
n "coadded_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 11
tg (CPTG
uid 54215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54216,0
va (VaSet
)
xt "96500,96000,106700,97000"
st "coadded_dat_ch3_i : (31:0)"
blo "96500,96800"
)
)
)
*136 (CptPort
uid 54217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,97625,96000,98375"
)
n "coadded_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 54219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54220,0
va (VaSet
)
xt "96500,97500,106700,98500"
st "coadded_dat_ch4_i : (31:0)"
blo "96500,98300"
)
)
)
*137 (CptPort
uid 54221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,99625,96000,100375"
)
n "coadded_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 13
tg (CPTG
uid 54223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54224,0
va (VaSet
)
xt "96500,99500,106700,100500"
st "coadded_dat_ch5_i : (31:0)"
blo "96500,100300"
)
)
)
*138 (CptPort
uid 54225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,101125,96000,101875"
)
n "coadded_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 14
tg (CPTG
uid 54227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54228,0
va (VaSet
)
xt "96500,101000,106700,102000"
st "coadded_dat_ch6_i : (31:0)"
blo "96500,101800"
)
)
)
*139 (CptPort
uid 54229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,102625,96000,103375"
)
n "coadded_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 15
tg (CPTG
uid 54231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54232,0
va (VaSet
)
xt "96500,102500,106700,103500"
st "coadded_dat_ch7_i : (31:0)"
blo "96500,103300"
)
)
)
*140 (CptPort
uid 54233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,104625,96000,105375"
)
n "coadded_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 16
tg (CPTG
uid 54235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54236,0
va (VaSet
)
xt "96500,104500,106700,105500"
st "coadded_dat_ch8_i : (31:0)"
blo "96500,105300"
)
)
)
*141 (CptPort
uid 54237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,106125,120750,106875"
)
n "filtered_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 17
tg (CPTG
uid 54239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54240,0
va (VaSet
)
xt "109500,106000,119500,107000"
st "filtered_addr_ch1_o : (5:0)"
ju 2
blo "119500,106800"
)
)
)
*142 (CptPort
uid 54241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,108125,120750,108875"
)
n "filtered_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 18
tg (CPTG
uid 54243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54244,0
va (VaSet
)
xt "109500,108000,119500,109000"
st "filtered_addr_ch2_o : (5:0)"
ju 2
blo "119500,108800"
)
)
)
*143 (CptPort
uid 54245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,109625,120750,110375"
)
n "filtered_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 54247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54248,0
va (VaSet
)
xt "109500,109500,119500,110500"
st "filtered_addr_ch3_o : (5:0)"
ju 2
blo "119500,110300"
)
)
)
*144 (CptPort
uid 54249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,111625,120750,112375"
)
n "filtered_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 20
tg (CPTG
uid 54251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54252,0
va (VaSet
)
xt "109500,111500,119500,112500"
st "filtered_addr_ch4_o : (5:0)"
ju 2
blo "119500,112300"
)
)
)
*145 (CptPort
uid 54253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,113125,120750,113875"
)
n "filtered_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 54255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54256,0
va (VaSet
)
xt "109500,113000,119500,114000"
st "filtered_addr_ch5_o : (5:0)"
ju 2
blo "119500,113800"
)
)
)
*146 (CptPort
uid 54257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,115125,120750,115875"
)
n "filtered_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 54259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54260,0
va (VaSet
)
xt "109500,115000,119500,116000"
st "filtered_addr_ch6_o : (5:0)"
ju 2
blo "119500,115800"
)
)
)
*147 (CptPort
uid 54261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,116625,120750,117375"
)
n "filtered_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 23
tg (CPTG
uid 54263,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54264,0
va (VaSet
)
xt "109500,116500,119500,117500"
st "filtered_addr_ch7_o : (5:0)"
ju 2
blo "119500,117300"
)
)
)
*148 (CptPort
uid 54265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,118125,120750,118875"
)
n "filtered_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 54267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54268,0
va (VaSet
)
xt "109500,118000,119500,119000"
st "filtered_addr_ch8_o : (5:0)"
ju 2
blo "119500,118800"
)
)
)
*149 (CptPort
uid 54269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,106125,96000,106875"
)
n "filtered_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 54271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54272,0
va (VaSet
)
xt "96500,106000,106200,107000"
st "filtered_dat_ch1_i : (31:0)"
blo "96500,106800"
)
)
)
*150 (CptPort
uid 54273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,108125,96000,108875"
)
n "filtered_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 26
tg (CPTG
uid 54275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54276,0
va (VaSet
)
xt "96500,108000,106200,109000"
st "filtered_dat_ch2_i : (31:0)"
blo "96500,108800"
)
)
)
*151 (CptPort
uid 54277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,109625,96000,110375"
)
n "filtered_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 54279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54280,0
va (VaSet
)
xt "96500,109500,106200,110500"
st "filtered_dat_ch3_i : (31:0)"
blo "96500,110300"
)
)
)
*152 (CptPort
uid 54281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,111625,96000,112375"
)
n "filtered_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 54283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54284,0
va (VaSet
)
xt "96500,111500,106200,112500"
st "filtered_dat_ch4_i : (31:0)"
blo "96500,112300"
)
)
)
*153 (CptPort
uid 54285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,113125,96000,113875"
)
n "filtered_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 29
tg (CPTG
uid 54287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54288,0
va (VaSet
)
xt "96500,113000,106200,114000"
st "filtered_dat_ch5_i : (31:0)"
blo "96500,113800"
)
)
)
*154 (CptPort
uid 54289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,115125,96000,115875"
)
n "filtered_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 30
tg (CPTG
uid 54291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54292,0
va (VaSet
)
xt "96500,115000,106200,116000"
st "filtered_dat_ch6_i : (31:0)"
blo "96500,115800"
)
)
)
*155 (CptPort
uid 54293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,116625,96000,117375"
)
n "filtered_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 54295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54296,0
va (VaSet
)
xt "96500,116500,106200,117500"
st "filtered_dat_ch7_i : (31:0)"
blo "96500,117300"
)
)
)
*156 (CptPort
uid 54297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,118125,96000,118875"
)
n "filtered_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 32
tg (CPTG
uid 54299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54300,0
va (VaSet
)
xt "96500,118000,106200,119000"
st "filtered_dat_ch8_i : (31:0)"
blo "96500,118800"
)
)
)
*157 (CptPort
uid 54301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,120125,120750,120875"
)
n "fsfb_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 33
tg (CPTG
uid 54303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54304,0
va (VaSet
)
xt "110600,120000,119500,121000"
st "fsfb_addr_ch1_o : (5:0)"
ju 2
blo "119500,120800"
)
)
)
*158 (CptPort
uid 54305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,121625,120750,122375"
)
n "fsfb_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 34
tg (CPTG
uid 54307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54308,0
va (VaSet
)
xt "110600,121500,119500,122500"
st "fsfb_addr_ch2_o : (5:0)"
ju 2
blo "119500,122300"
)
)
)
*159 (CptPort
uid 54309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,123625,120750,124375"
)
n "fsfb_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 35
tg (CPTG
uid 54311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54312,0
va (VaSet
)
xt "110600,123500,119500,124500"
st "fsfb_addr_ch3_o : (5:0)"
ju 2
blo "119500,124300"
)
)
)
*160 (CptPort
uid 54313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,125125,120750,125875"
)
n "fsfb_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 36
tg (CPTG
uid 54315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54316,0
va (VaSet
)
xt "110600,125000,119500,126000"
st "fsfb_addr_ch4_o : (5:0)"
ju 2
blo "119500,125800"
)
)
)
*161 (CptPort
uid 54317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,127125,120750,127875"
)
n "fsfb_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 54319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54320,0
va (VaSet
)
xt "110600,127000,119500,128000"
st "fsfb_addr_ch5_o : (5:0)"
ju 2
blo "119500,127800"
)
)
)
*162 (CptPort
uid 54321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,128625,120750,129375"
)
n "fsfb_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 38
tg (CPTG
uid 54323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54324,0
va (VaSet
)
xt "110600,128500,119500,129500"
st "fsfb_addr_ch6_o : (5:0)"
ju 2
blo "119500,129300"
)
)
)
*163 (CptPort
uid 54325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,130625,120750,131375"
)
n "fsfb_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 39
tg (CPTG
uid 54327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54328,0
va (VaSet
)
xt "110600,130500,119500,131500"
st "fsfb_addr_ch7_o : (5:0)"
ju 2
blo "119500,131300"
)
)
)
*164 (CptPort
uid 54329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,132125,120750,132875"
)
n "fsfb_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 54331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54332,0
va (VaSet
)
xt "110600,132000,119500,133000"
st "fsfb_addr_ch8_o : (5:0)"
ju 2
blo "119500,132800"
)
)
)
*165 (CptPort
uid 54333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,120125,96000,120875"
)
n "fsfb_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 54335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54336,0
va (VaSet
)
xt "96500,120000,105100,121000"
st "fsfb_dat_ch1_i : (31:0)"
blo "96500,120800"
)
)
)
*166 (CptPort
uid 54337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,121625,96000,122375"
)
n "fsfb_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 42
tg (CPTG
uid 54339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54340,0
va (VaSet
)
xt "96500,121500,105100,122500"
st "fsfb_dat_ch2_i : (31:0)"
blo "96500,122300"
)
)
)
*167 (CptPort
uid 54341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,123625,96000,124375"
)
n "fsfb_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 43
tg (CPTG
uid 54343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54344,0
va (VaSet
)
xt "96500,123500,105100,124500"
st "fsfb_dat_ch3_i : (31:0)"
blo "96500,124300"
)
)
)
*168 (CptPort
uid 54345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,125125,96000,125875"
)
n "fsfb_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 44
tg (CPTG
uid 54347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54348,0
va (VaSet
)
xt "96500,125000,105100,126000"
st "fsfb_dat_ch4_i : (31:0)"
blo "96500,125800"
)
)
)
*169 (CptPort
uid 54349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,127125,96000,127875"
)
n "fsfb_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 45
tg (CPTG
uid 54351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54352,0
va (VaSet
)
xt "96500,127000,105100,128000"
st "fsfb_dat_ch5_i : (31:0)"
blo "96500,127800"
)
)
)
*170 (CptPort
uid 54353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,128625,96000,129375"
)
n "fsfb_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 46
tg (CPTG
uid 54355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54356,0
va (VaSet
)
xt "96500,128500,105100,129500"
st "fsfb_dat_ch6_i : (31:0)"
blo "96500,129300"
)
)
)
*171 (CptPort
uid 54357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,130625,96000,131375"
)
n "fsfb_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 47
tg (CPTG
uid 54359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54360,0
va (VaSet
)
xt "96500,130500,105100,131500"
st "fsfb_dat_ch7_i : (31:0)"
blo "96500,131300"
)
)
)
*172 (CptPort
uid 54361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,132125,96000,132875"
)
n "fsfb_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 48
tg (CPTG
uid 54363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54364,0
va (VaSet
)
xt "96500,132000,105100,133000"
st "fsfb_dat_ch8_i : (31:0)"
blo "96500,132800"
)
)
)
*173 (CptPort
uid 54365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,134125,96000,134875"
)
n "raw_ack_ch1_i"
t "std_logic"
o 1
r 49
tg (CPTG
uid 54367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54368,0
va (VaSet
)
xt "96500,134000,102200,135000"
st "raw_ack_ch1_i"
blo "96500,134800"
)
)
)
*174 (CptPort
uid 54369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,135625,96000,136375"
)
n "raw_ack_ch2_i"
t "std_logic"
o 1
r 50
tg (CPTG
uid 54371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54372,0
va (VaSet
)
xt "96500,135500,102200,136500"
st "raw_ack_ch2_i"
blo "96500,136300"
)
)
)
*175 (CptPort
uid 54373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,137125,96000,137875"
)
n "raw_ack_ch3_i"
t "std_logic"
o 1
r 51
tg (CPTG
uid 54375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54376,0
va (VaSet
)
xt "96500,137000,102200,138000"
st "raw_ack_ch3_i"
blo "96500,137800"
)
)
)
*176 (CptPort
uid 54377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,139125,96000,139875"
)
n "raw_ack_ch4_i"
t "std_logic"
o 1
r 52
tg (CPTG
uid 54379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54380,0
va (VaSet
)
xt "96500,139000,102200,140000"
st "raw_ack_ch4_i"
blo "96500,139800"
)
)
)
*177 (CptPort
uid 54381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,140625,96000,141375"
)
n "raw_ack_ch5_i"
t "std_logic"
o 1
r 53
tg (CPTG
uid 54383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54384,0
va (VaSet
)
xt "96500,140500,102200,141500"
st "raw_ack_ch5_i"
blo "96500,141300"
)
)
)
*178 (CptPort
uid 54385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,142625,96000,143375"
)
n "raw_ack_ch6_i"
t "std_logic"
o 1
r 54
tg (CPTG
uid 54387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54388,0
va (VaSet
)
xt "96500,142500,102200,143500"
st "raw_ack_ch6_i"
blo "96500,143300"
)
)
)
*179 (CptPort
uid 54389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,144125,96000,144875"
)
n "raw_ack_ch7_i"
t "std_logic"
o 1
r 55
tg (CPTG
uid 54391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54392,0
va (VaSet
)
xt "96500,144000,102200,145000"
st "raw_ack_ch7_i"
blo "96500,144800"
)
)
)
*180 (CptPort
uid 54393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,146125,96000,146875"
)
n "raw_ack_ch8_i"
t "std_logic"
o 1
r 56
tg (CPTG
uid 54395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54396,0
va (VaSet
)
xt "96500,146000,102200,147000"
st "raw_ack_ch8_i"
blo "96500,146800"
)
)
)
*181 (CptPort
uid 54397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,134125,120750,134875"
)
n "raw_addr_ch1_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 57
tg (CPTG
uid 54399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54400,0
va (VaSet
)
xt "110200,134000,119500,135000"
st "raw_addr_ch1_o : (12:0)"
ju 2
blo "119500,134800"
)
)
)
*182 (CptPort
uid 54401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,135625,120750,136375"
)
n "raw_addr_ch2_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 58
tg (CPTG
uid 54403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54404,0
va (VaSet
)
xt "110200,135500,119500,136500"
st "raw_addr_ch2_o : (12:0)"
ju 2
blo "119500,136300"
)
)
)
*183 (CptPort
uid 54405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,137125,120750,137875"
)
n "raw_addr_ch3_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 59
tg (CPTG
uid 54407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54408,0
va (VaSet
)
xt "110200,137000,119500,138000"
st "raw_addr_ch3_o : (12:0)"
ju 2
blo "119500,137800"
)
)
)
*184 (CptPort
uid 54409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,139125,120750,139875"
)
n "raw_addr_ch4_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 60
tg (CPTG
uid 54411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54412,0
va (VaSet
)
xt "110200,139000,119500,140000"
st "raw_addr_ch4_o : (12:0)"
ju 2
blo "119500,139800"
)
)
)
*185 (CptPort
uid 54413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,140625,120750,141375"
)
n "raw_addr_ch5_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 61
tg (CPTG
uid 54415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54416,0
va (VaSet
)
xt "110200,140500,119500,141500"
st "raw_addr_ch5_o : (12:0)"
ju 2
blo "119500,141300"
)
)
)
*186 (CptPort
uid 54417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,142625,120750,143375"
)
n "raw_addr_ch6_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 62
tg (CPTG
uid 54419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54420,0
va (VaSet
)
xt "110200,142500,119500,143500"
st "raw_addr_ch6_o : (12:0)"
ju 2
blo "119500,143300"
)
)
)
*187 (CptPort
uid 54421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,144125,120750,144875"
)
n "raw_addr_ch7_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 63
tg (CPTG
uid 54423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54424,0
va (VaSet
)
xt "110200,144000,119500,145000"
st "raw_addr_ch7_o : (12:0)"
ju 2
blo "119500,144800"
)
)
)
*188 (CptPort
uid 54425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,146125,120750,146875"
)
n "raw_addr_ch8_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 64
tg (CPTG
uid 54427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54428,0
va (VaSet
)
xt "110200,146000,119500,147000"
st "raw_addr_ch8_o : (12:0)"
ju 2
blo "119500,146800"
)
)
)
*189 (CptPort
uid 54429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,147625,96000,148375"
)
n "raw_dat_ch1_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 65
tg (CPTG
uid 54431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54432,0
va (VaSet
)
xt "96500,147500,105100,148500"
st "raw_dat_ch1_i : (13:0)"
blo "96500,148300"
)
)
)
*190 (CptPort
uid 54433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,149625,96000,150375"
)
n "raw_dat_ch2_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 66
tg (CPTG
uid 54435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54436,0
va (VaSet
)
xt "96500,149500,105100,150500"
st "raw_dat_ch2_i : (13:0)"
blo "96500,150300"
)
)
)
*191 (CptPort
uid 54437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,151125,96000,151875"
)
n "raw_dat_ch3_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 67
tg (CPTG
uid 54439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54440,0
va (VaSet
)
xt "96500,151000,105100,152000"
st "raw_dat_ch3_i : (13:0)"
blo "96500,151800"
)
)
)
*192 (CptPort
uid 54441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,152625,96000,153375"
)
n "raw_dat_ch4_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 68
tg (CPTG
uid 54443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54444,0
va (VaSet
)
xt "96500,152500,105100,153500"
st "raw_dat_ch4_i : (13:0)"
blo "96500,153300"
)
)
)
*193 (CptPort
uid 54445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,154625,96000,155375"
)
n "raw_dat_ch5_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 69
tg (CPTG
uid 54447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54448,0
va (VaSet
)
xt "96500,154500,105100,155500"
st "raw_dat_ch5_i : (13:0)"
blo "96500,155300"
)
)
)
*194 (CptPort
uid 54449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,156125,96000,156875"
)
n "raw_dat_ch6_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 70
tg (CPTG
uid 54451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54452,0
va (VaSet
)
xt "96500,156000,105100,157000"
st "raw_dat_ch6_i : (13:0)"
blo "96500,156800"
)
)
)
*195 (CptPort
uid 54453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,158125,96000,158875"
)
n "raw_dat_ch7_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 71
tg (CPTG
uid 54455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54456,0
va (VaSet
)
xt "96500,158000,105100,159000"
st "raw_dat_ch7_i : (13:0)"
blo "96500,158800"
)
)
)
*196 (CptPort
uid 54457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,159625,96000,160375"
)
n "raw_dat_ch8_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 72
tg (CPTG
uid 54459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54460,0
va (VaSet
)
xt "96500,159500,105100,160500"
st "raw_dat_ch8_i : (13:0)"
blo "96500,160300"
)
)
)
*197 (CptPort
uid 54461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,147625,120750,148375"
)
n "raw_req_ch1_o"
t "std_logic"
m 1
o 1
r 73
tg (CPTG
uid 54463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54464,0
va (VaSet
)
xt "113500,147500,119500,148500"
st "raw_req_ch1_o"
ju 2
blo "119500,148300"
)
)
)
*198 (CptPort
uid 54465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,149625,120750,150375"
)
n "raw_req_ch2_o"
t "std_logic"
m 1
o 1
r 74
tg (CPTG
uid 54467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54468,0
va (VaSet
)
xt "113500,149500,119500,150500"
st "raw_req_ch2_o"
ju 2
blo "119500,150300"
)
)
)
*199 (CptPort
uid 54469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,151125,120750,151875"
)
n "raw_req_ch3_o"
t "std_logic"
m 1
o 1
r 75
tg (CPTG
uid 54471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54472,0
va (VaSet
)
xt "113500,151000,119500,152000"
st "raw_req_ch3_o"
ju 2
blo "119500,151800"
)
)
)
*200 (CptPort
uid 54473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,152625,120750,153375"
)
n "raw_req_ch4_o"
t "std_logic"
m 1
o 1
r 76
tg (CPTG
uid 54475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54476,0
va (VaSet
)
xt "113500,152500,119500,153500"
st "raw_req_ch4_o"
ju 2
blo "119500,153300"
)
)
)
*201 (CptPort
uid 54477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,154625,120750,155375"
)
n "raw_req_ch5_o"
t "std_logic"
m 1
o 1
r 77
tg (CPTG
uid 54479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54480,0
va (VaSet
)
xt "113500,154500,119500,155500"
st "raw_req_ch5_o"
ju 2
blo "119500,155300"
)
)
)
*202 (CptPort
uid 54481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,156125,120750,156875"
)
n "raw_req_ch6_o"
t "std_logic"
m 1
o 1
r 78
tg (CPTG
uid 54483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54484,0
va (VaSet
)
xt "113500,156000,119500,157000"
st "raw_req_ch6_o"
ju 2
blo "119500,156800"
)
)
)
*203 (CptPort
uid 54485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,158125,120750,158875"
)
n "raw_req_ch7_o"
t "std_logic"
m 1
o 1
r 79
tg (CPTG
uid 54487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54488,0
va (VaSet
)
xt "113500,158000,119500,159000"
st "raw_req_ch7_o"
ju 2
blo "119500,158800"
)
)
)
*204 (CptPort
uid 54489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,159625,120750,160375"
)
n "raw_req_ch8_o"
t "std_logic"
m 1
o 1
r 80
tg (CPTG
uid 54491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54492,0
va (VaSet
)
xt "113500,159500,119500,160500"
st "raw_req_ch8_o"
ju 2
blo "119500,160300"
)
)
)
]
shape (Rectangle
uid 54494,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,92000,120000,161000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 54495,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
uid 54496,0
va (VaSet
font "Arial,8,1"
)
xt "105900,127000,111600,128000"
st "readout_card"
blo "105900,127800"
)
*206 (Text
uid 54497,0
va (VaSet
font "Arial,8,1"
)
xt "105900,128000,112600,129000"
st "wbs_frame_data"
blo "105900,128800"
)
*207 (Text
uid 54498,0
va (VaSet
font "Arial,8,1"
)
xt "105900,129000,106900,130000"
st "I10"
blo "105900,129800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 54499,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 54500,0
text (MLText
uid 54501,0
va (VaSet
font "Courier New,8,0"
)
xt "81000,98000,81000,98000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*208 (PortIoIn
uid 63470,0
shape (CompositeShape
uid 63471,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63472,0
sl 0
ro 270
xt "-33000,72125,-31500,72875"
)
(Line
uid 63473,0
sl 0
ro 270
xt "-31500,72500,-31000,72500"
pts [
"-31500,72500"
"-31000,72500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63474,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63475,0
va (VaSet
)
xt "-37900,72000,-33500,73000"
st "adc_dat_i1"
ju 2
blo "-33500,72800"
tm "WireNameMgr"
)
)
)
*209 (PortIoIn
uid 63476,0
shape (CompositeShape
uid 63477,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63478,0
sl 0
ro 270
xt "-33000,76125,-31500,76875"
)
(Line
uid 63479,0
sl 0
ro 270
xt "-31500,76500,-31000,76500"
pts [
"-31500,76500"
"-31000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63480,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63481,0
va (VaSet
)
xt "-37900,76000,-33500,77000"
st "adc_rdy_i1"
ju 2
blo "-33500,76800"
tm "WireNameMgr"
)
)
)
*210 (PortIoIn
uid 63482,0
shape (CompositeShape
uid 63483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63484,0
sl 0
ro 270
xt "-33000,74125,-31500,74875"
)
(Line
uid 63485,0
sl 0
ro 270
xt "-31500,74500,-31000,74500"
pts [
"-31500,74500"
"-31000,74500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63487,0
va (VaSet
)
xt "-37900,74000,-33500,75000"
st "adc_ovr_i1"
ju 2
blo "-33500,74800"
tm "WireNameMgr"
)
)
)
*211 (PortIoOut
uid 63661,0
shape (CompositeShape
uid 63662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63663,0
sl 0
ro 270
xt "21000,70625,22500,71375"
)
(Line
uid 63664,0
sl 0
ro 270
xt "20500,71000,21000,71000"
pts [
"20500,71000"
"21000,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63665,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63666,0
va (VaSet
)
xt "23000,70500,27500,71500"
st "adc_clk_o1"
blo "23000,71300"
tm "WireNameMgr"
)
)
)
*212 (PortIoOut
uid 63667,0
shape (CompositeShape
uid 63668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63669,0
sl 0
ro 270
xt "21000,76625,22500,77375"
)
(Line
uid 63670,0
sl 0
ro 270
xt "20500,77000,21000,77000"
pts [
"20500,77000"
"21000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63672,0
va (VaSet
)
xt "23000,76500,27600,77500"
st "dac_dat_o1"
blo "23000,77300"
tm "WireNameMgr"
)
)
)
*213 (PortIoOut
uid 63673,0
shape (CompositeShape
uid 63674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63675,0
sl 0
ro 270
xt "21000,75125,22500,75875"
)
(Line
uid 63676,0
sl 0
ro 270
xt "20500,75500,21000,75500"
pts [
"20500,75500"
"21000,75500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63678,0
va (VaSet
)
xt "23000,75000,27500,76000"
st "dac_clk_o1"
blo "23000,75800"
tm "WireNameMgr"
)
)
)
*214 (PortIoOut
uid 63679,0
shape (CompositeShape
uid 63680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63681,0
sl 0
ro 270
xt "21000,90125,22500,90875"
)
(Line
uid 63682,0
sl 0
ro 270
xt "20500,90500,21000,90500"
pts [
"20500,90500"
"21000,90500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63684,0
va (VaSet
)
xt "23000,90000,30600,91000"
st "sa_bias_dac_spi_o1"
blo "23000,90800"
tm "WireNameMgr"
)
)
)
*215 (PortIoOut
uid 63685,0
shape (CompositeShape
uid 63686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63687,0
sl 0
ro 270
xt "21000,84125,22500,84875"
)
(Line
uid 63688,0
sl 0
ro 270
xt "20500,84500,21000,84500"
pts [
"20500,84500"
"21000,84500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63690,0
va (VaSet
)
xt "23000,84000,29800,85000"
st "offset_dac_spi_o1"
blo "23000,84800"
tm "WireNameMgr"
)
)
)
*216 (Net
uid 63921,0
name "dac_clk_o1"
type "std_logic"
orderNo 214
declText (MLText
uid 63922,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*217 (Net
uid 63923,0
name "adc_clk_o1"
type "std_logic"
orderNo 215
declText (MLText
uid 63924,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*218 (Net
uid 63929,0
name "sa_bias_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 218
declText (MLText
uid 63930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*219 (Net
uid 63931,0
name "offset_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 219
declText (MLText
uid 63932,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*220 (Net
uid 63941,0
name "dac_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 224
declText (MLText
uid 63942,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*221 (Net
uid 63957,0
name "adc_rdy_i1"
type "std_logic"
orderNo 232
declText (MLText
uid 63958,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*222 (Net
uid 63959,0
name "adc_ovr_i1"
type "std_logic"
orderNo 233
declText (MLText
uid 63960,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*223 (Net
uid 63961,0
name "adc_dat_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 234
declText (MLText
uid 63962,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*224 (PortIoIn
uid 64003,0
shape (CompositeShape
uid 64004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64005,0
sl 0
ro 270
xt "-35000,132625,-33500,133375"
)
(Line
uid 64006,0
sl 0
ro 270
xt "-33500,133000,-33000,133000"
pts [
"-33500,133000"
"-33000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64008,0
va (VaSet
)
xt "-39900,132500,-35500,133500"
st "adc_dat_i2"
ju 2
blo "-35500,133300"
tm "WireNameMgr"
)
)
)
*225 (PortIoIn
uid 64009,0
shape (CompositeShape
uid 64010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64011,0
sl 0
ro 270
xt "-35000,136625,-33500,137375"
)
(Line
uid 64012,0
sl 0
ro 270
xt "-33500,137000,-33000,137000"
pts [
"-33500,137000"
"-33000,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64014,0
va (VaSet
)
xt "-39900,136500,-35500,137500"
st "adc_rdy_i2"
ju 2
blo "-35500,137300"
tm "WireNameMgr"
)
)
)
*226 (PortIoIn
uid 64015,0
shape (CompositeShape
uid 64016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64017,0
sl 0
ro 270
xt "-35000,134625,-33500,135375"
)
(Line
uid 64018,0
sl 0
ro 270
xt "-33500,135000,-33000,135000"
pts [
"-33500,135000"
"-33000,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64020,0
va (VaSet
)
xt "-39900,134500,-35500,135500"
st "adc_ovr_i2"
ju 2
blo "-35500,135300"
tm "WireNameMgr"
)
)
)
*227 (PortIoOut
uid 64194,0
shape (CompositeShape
uid 64195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64196,0
sl 0
ro 270
xt "19000,131125,20500,131875"
)
(Line
uid 64197,0
sl 0
ro 270
xt "18500,131500,19000,131500"
pts [
"18500,131500"
"19000,131500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64199,0
va (VaSet
)
xt "21000,131000,25500,132000"
st "adc_clk_o2"
blo "21000,131800"
tm "WireNameMgr"
)
)
)
*228 (PortIoOut
uid 64200,0
shape (CompositeShape
uid 64201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64202,0
sl 0
ro 270
xt "19000,137125,20500,137875"
)
(Line
uid 64203,0
sl 0
ro 270
xt "18500,137500,19000,137500"
pts [
"18500,137500"
"19000,137500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64204,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64205,0
va (VaSet
)
xt "21000,137000,25600,138000"
st "dac_dat_o2"
blo "21000,137800"
tm "WireNameMgr"
)
)
)
*229 (PortIoOut
uid 64206,0
shape (CompositeShape
uid 64207,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64208,0
sl 0
ro 270
xt "19000,135625,20500,136375"
)
(Line
uid 64209,0
sl 0
ro 270
xt "18500,136000,19000,136000"
pts [
"18500,136000"
"19000,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64210,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64211,0
va (VaSet
)
xt "21000,135500,25500,136500"
st "dac_clk_o2"
blo "21000,136300"
tm "WireNameMgr"
)
)
)
*230 (PortIoOut
uid 64212,0
shape (CompositeShape
uid 64213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64214,0
sl 0
ro 270
xt "19000,150625,20500,151375"
)
(Line
uid 64215,0
sl 0
ro 270
xt "18500,151000,19000,151000"
pts [
"18500,151000"
"19000,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64216,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64217,0
va (VaSet
)
xt "21000,150500,28600,151500"
st "sa_bias_dac_spi_o2"
blo "21000,151300"
tm "WireNameMgr"
)
)
)
*231 (PortIoOut
uid 64218,0
shape (CompositeShape
uid 64219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64220,0
sl 0
ro 270
xt "19000,144625,20500,145375"
)
(Line
uid 64221,0
sl 0
ro 270
xt "18500,145000,19000,145000"
pts [
"18500,145000"
"19000,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64223,0
va (VaSet
)
xt "21000,144500,27800,145500"
st "offset_dac_spi_o2"
blo "21000,145300"
tm "WireNameMgr"
)
)
)
*232 (Net
uid 64454,0
name "dac_clk_o2"
type "std_logic"
orderNo 255
declText (MLText
uid 64455,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*233 (Net
uid 64456,0
name "adc_clk_o2"
type "std_logic"
orderNo 256
declText (MLText
uid 64457,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*234 (Net
uid 64462,0
name "sa_bias_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 259
declText (MLText
uid 64463,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*235 (Net
uid 64464,0
name "offset_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 260
declText (MLText
uid 64465,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*236 (Net
uid 64474,0
name "dac_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 265
declText (MLText
uid 64475,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*237 (Net
uid 64490,0
name "adc_rdy_i2"
type "std_logic"
orderNo 273
declText (MLText
uid 64491,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*238 (Net
uid 64492,0
name "adc_ovr_i2"
type "std_logic"
orderNo 274
declText (MLText
uid 64493,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*239 (Net
uid 64494,0
name "adc_dat_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 275
declText (MLText
uid 64495,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*240 (PortIoIn
uid 64536,0
shape (CompositeShape
uid 64537,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64538,0
sl 0
ro 270
xt "-36000,194125,-34500,194875"
)
(Line
uid 64539,0
sl 0
ro 270
xt "-34500,194500,-34000,194500"
pts [
"-34500,194500"
"-34000,194500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64540,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64541,0
va (VaSet
)
xt "-40900,194000,-36500,195000"
st "adc_dat_i3"
ju 2
blo "-36500,194800"
tm "WireNameMgr"
)
)
)
*241 (PortIoIn
uid 64542,0
shape (CompositeShape
uid 64543,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64544,0
sl 0
ro 270
xt "-36000,198125,-34500,198875"
)
(Line
uid 64545,0
sl 0
ro 270
xt "-34500,198500,-34000,198500"
pts [
"-34500,198500"
"-34000,198500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64546,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64547,0
va (VaSet
)
xt "-40900,198000,-36500,199000"
st "adc_rdy_i3"
ju 2
blo "-36500,198800"
tm "WireNameMgr"
)
)
)
*242 (PortIoIn
uid 64548,0
shape (CompositeShape
uid 64549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64550,0
sl 0
ro 270
xt "-36000,196125,-34500,196875"
)
(Line
uid 64551,0
sl 0
ro 270
xt "-34500,196500,-34000,196500"
pts [
"-34500,196500"
"-34000,196500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64553,0
va (VaSet
)
xt "-40900,196000,-36500,197000"
st "adc_ovr_i3"
ju 2
blo "-36500,196800"
tm "WireNameMgr"
)
)
)
*243 (PortIoOut
uid 64727,0
shape (CompositeShape
uid 64728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64729,0
sl 0
ro 270
xt "18000,194125,19500,194875"
)
(Line
uid 64730,0
sl 0
ro 270
xt "17500,194500,18000,194500"
pts [
"17500,194500"
"18000,194500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64732,0
va (VaSet
)
xt "20000,194000,24500,195000"
st "adc_clk_o3"
blo "20000,194800"
tm "WireNameMgr"
)
)
)
*244 (PortIoOut
uid 64733,0
shape (CompositeShape
uid 64734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64735,0
sl 0
ro 270
xt "18000,200125,19500,200875"
)
(Line
uid 64736,0
sl 0
ro 270
xt "17500,200500,18000,200500"
pts [
"17500,200500"
"18000,200500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64738,0
va (VaSet
)
xt "20000,200000,24600,201000"
st "dac_dat_o3"
blo "20000,200800"
tm "WireNameMgr"
)
)
)
*245 (PortIoOut
uid 64739,0
shape (CompositeShape
uid 64740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64741,0
sl 0
ro 270
xt "18000,198625,19500,199375"
)
(Line
uid 64742,0
sl 0
ro 270
xt "17500,199000,18000,199000"
pts [
"17500,199000"
"18000,199000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64744,0
va (VaSet
)
xt "20000,198500,24500,199500"
st "dac_clk_o3"
blo "20000,199300"
tm "WireNameMgr"
)
)
)
*246 (PortIoOut
uid 64745,0
shape (CompositeShape
uid 64746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64747,0
sl 0
ro 270
xt "18000,213625,19500,214375"
)
(Line
uid 64748,0
sl 0
ro 270
xt "17500,214000,18000,214000"
pts [
"17500,214000"
"18000,214000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64750,0
va (VaSet
)
xt "20000,213500,27600,214500"
st "sa_bias_dac_spi_o3"
blo "20000,214300"
tm "WireNameMgr"
)
)
)
*247 (PortIoOut
uid 64751,0
shape (CompositeShape
uid 64752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64753,0
sl 0
ro 270
xt "18000,207625,19500,208375"
)
(Line
uid 64754,0
sl 0
ro 270
xt "17500,208000,18000,208000"
pts [
"17500,208000"
"18000,208000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64756,0
va (VaSet
)
xt "20000,207500,26800,208500"
st "offset_dac_spi_o3"
blo "20000,208300"
tm "WireNameMgr"
)
)
)
*248 (Net
uid 64987,0
name "dac_clk_o3"
type "std_logic"
orderNo 296
declText (MLText
uid 64988,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*249 (Net
uid 64989,0
name "adc_clk_o3"
type "std_logic"
orderNo 297
declText (MLText
uid 64990,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*250 (Net
uid 64995,0
name "sa_bias_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 300
declText (MLText
uid 64996,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*251 (Net
uid 64997,0
name "offset_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 301
declText (MLText
uid 64998,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*252 (Net
uid 65007,0
name "dac_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 306
declText (MLText
uid 65008,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*253 (Net
uid 65023,0
name "adc_rdy_i3"
type "std_logic"
orderNo 314
declText (MLText
uid 65024,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*254 (Net
uid 65025,0
name "adc_ovr_i3"
type "std_logic"
orderNo 315
declText (MLText
uid 65026,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*255 (Net
uid 65027,0
name "adc_dat_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 316
declText (MLText
uid 65028,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*256 (PortIoIn
uid 65069,0
shape (CompositeShape
uid 65070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65071,0
sl 0
ro 270
xt "-35000,251625,-33500,252375"
)
(Line
uid 65072,0
sl 0
ro 270
xt "-33500,252000,-33000,252000"
pts [
"-33500,252000"
"-33000,252000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65074,0
va (VaSet
)
xt "-39900,251500,-35500,252500"
st "adc_dat_i4"
ju 2
blo "-35500,252300"
tm "WireNameMgr"
)
)
)
*257 (PortIoIn
uid 65075,0
shape (CompositeShape
uid 65076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65077,0
sl 0
ro 270
xt "-35000,255625,-33500,256375"
)
(Line
uid 65078,0
sl 0
ro 270
xt "-33500,256000,-33000,256000"
pts [
"-33500,256000"
"-33000,256000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65080,0
va (VaSet
)
xt "-39900,255500,-35500,256500"
st "adc_rdy_i4"
ju 2
blo "-35500,256300"
tm "WireNameMgr"
)
)
)
*258 (PortIoIn
uid 65081,0
shape (CompositeShape
uid 65082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65083,0
sl 0
ro 270
xt "-35000,253625,-33500,254375"
)
(Line
uid 65084,0
sl 0
ro 270
xt "-33500,254000,-33000,254000"
pts [
"-33500,254000"
"-33000,254000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65085,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65086,0
va (VaSet
)
xt "-39900,253500,-35500,254500"
st "adc_ovr_i4"
ju 2
blo "-35500,254300"
tm "WireNameMgr"
)
)
)
*259 (PortIoOut
uid 65260,0
shape (CompositeShape
uid 65261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65262,0
sl 0
ro 270
xt "18500,250625,20000,251375"
)
(Line
uid 65263,0
sl 0
ro 270
xt "18000,251000,18500,251000"
pts [
"18000,251000"
"18500,251000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65265,0
va (VaSet
)
xt "20500,250500,25000,251500"
st "adc_clk_o4"
blo "20500,251300"
tm "WireNameMgr"
)
)
)
*260 (PortIoOut
uid 65266,0
shape (CompositeShape
uid 65267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65268,0
sl 0
ro 270
xt "18500,256625,20000,257375"
)
(Line
uid 65269,0
sl 0
ro 270
xt "18000,257000,18500,257000"
pts [
"18000,257000"
"18500,257000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65270,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65271,0
va (VaSet
)
xt "20500,256500,25100,257500"
st "dac_dat_o4"
blo "20500,257300"
tm "WireNameMgr"
)
)
)
*261 (PortIoOut
uid 65272,0
shape (CompositeShape
uid 65273,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65274,0
sl 0
ro 270
xt "18500,255125,20000,255875"
)
(Line
uid 65275,0
sl 0
ro 270
xt "18000,255500,18500,255500"
pts [
"18000,255500"
"18500,255500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65276,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65277,0
va (VaSet
)
xt "20500,255000,25000,256000"
st "dac_clk_o4"
blo "20500,255800"
tm "WireNameMgr"
)
)
)
*262 (PortIoOut
uid 65278,0
shape (CompositeShape
uid 65279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65280,0
sl 0
ro 270
xt "18500,270125,20000,270875"
)
(Line
uid 65281,0
sl 0
ro 270
xt "18000,270500,18500,270500"
pts [
"18000,270500"
"18500,270500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65282,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65283,0
va (VaSet
)
xt "20500,270000,28100,271000"
st "sa_bias_dac_spi_o4"
blo "20500,270800"
tm "WireNameMgr"
)
)
)
*263 (PortIoOut
uid 65284,0
shape (CompositeShape
uid 65285,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65286,0
sl 0
ro 270
xt "18500,264125,20000,264875"
)
(Line
uid 65287,0
sl 0
ro 270
xt "18000,264500,18500,264500"
pts [
"18000,264500"
"18500,264500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65288,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65289,0
va (VaSet
)
xt "20500,264000,27300,265000"
st "offset_dac_spi_o4"
blo "20500,264800"
tm "WireNameMgr"
)
)
)
*264 (Net
uid 65520,0
name "dac_clk_o4"
type "std_logic"
orderNo 337
declText (MLText
uid 65521,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*265 (Net
uid 65522,0
name "adc_clk_o4"
type "std_logic"
orderNo 338
declText (MLText
uid 65523,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*266 (Net
uid 65528,0
name "sa_bias_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 341
declText (MLText
uid 65529,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*267 (Net
uid 65530,0
name "offset_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 342
declText (MLText
uid 65531,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*268 (Net
uid 65540,0
name "dac_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 347
declText (MLText
uid 65541,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*269 (Net
uid 65556,0
name "adc_rdy_i4"
type "std_logic"
orderNo 355
declText (MLText
uid 65557,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*270 (Net
uid 65558,0
name "adc_ovr_i4"
type "std_logic"
orderNo 356
declText (MLText
uid 65559,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*271 (Net
uid 65560,0
name "adc_dat_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 357
declText (MLText
uid 65561,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*272 (PortIoIn
uid 65602,0
shape (CompositeShape
uid 65603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65604,0
sl 0
ro 270
xt "180500,71625,182000,72375"
)
(Line
uid 65605,0
sl 0
ro 270
xt "182000,72000,182500,72000"
pts [
"182000,72000"
"182500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65606,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65607,0
va (VaSet
)
xt "175600,71500,180000,72500"
st "adc_dat_i5"
ju 2
blo "180000,72300"
tm "WireNameMgr"
)
)
)
*273 (PortIoIn
uid 65608,0
shape (CompositeShape
uid 65609,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65610,0
sl 0
ro 270
xt "180500,75625,182000,76375"
)
(Line
uid 65611,0
sl 0
ro 270
xt "182000,76000,182500,76000"
pts [
"182000,76000"
"182500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65612,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65613,0
va (VaSet
)
xt "175600,75500,180000,76500"
st "adc_rdy_i5"
ju 2
blo "180000,76300"
tm "WireNameMgr"
)
)
)
*274 (PortIoIn
uid 65614,0
shape (CompositeShape
uid 65615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65616,0
sl 0
ro 270
xt "180500,73625,182000,74375"
)
(Line
uid 65617,0
sl 0
ro 270
xt "182000,74000,182500,74000"
pts [
"182000,74000"
"182500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65618,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65619,0
va (VaSet
)
xt "175600,73500,180000,74500"
st "adc_ovr_i5"
ju 2
blo "180000,74300"
tm "WireNameMgr"
)
)
)
*275 (PortIoOut
uid 65793,0
shape (CompositeShape
uid 65794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65795,0
sl 0
ro 270
xt "234500,70125,236000,70875"
)
(Line
uid 65796,0
sl 0
ro 270
xt "234000,70500,234500,70500"
pts [
"234000,70500"
"234500,70500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65798,0
va (VaSet
)
xt "236500,70000,241000,71000"
st "adc_clk_o5"
blo "236500,70800"
tm "WireNameMgr"
)
)
)
*276 (PortIoOut
uid 65799,0
shape (CompositeShape
uid 65800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65801,0
sl 0
ro 270
xt "234500,76125,236000,76875"
)
(Line
uid 65802,0
sl 0
ro 270
xt "234000,76500,234500,76500"
pts [
"234000,76500"
"234500,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65804,0
va (VaSet
)
xt "236500,76000,241100,77000"
st "dac_dat_o5"
blo "236500,76800"
tm "WireNameMgr"
)
)
)
*277 (PortIoOut
uid 65805,0
shape (CompositeShape
uid 65806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65807,0
sl 0
ro 270
xt "234500,74625,236000,75375"
)
(Line
uid 65808,0
sl 0
ro 270
xt "234000,75000,234500,75000"
pts [
"234000,75000"
"234500,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65810,0
va (VaSet
)
xt "236500,74500,241000,75500"
st "dac_clk_o5"
blo "236500,75300"
tm "WireNameMgr"
)
)
)
*278 (PortIoOut
uid 65811,0
shape (CompositeShape
uid 65812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65813,0
sl 0
ro 270
xt "234500,89625,236000,90375"
)
(Line
uid 65814,0
sl 0
ro 270
xt "234000,90000,234500,90000"
pts [
"234000,90000"
"234500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65816,0
va (VaSet
)
xt "236500,89500,244100,90500"
st "sa_bias_dac_spi_o5"
blo "236500,90300"
tm "WireNameMgr"
)
)
)
*279 (PortIoOut
uid 65817,0
shape (CompositeShape
uid 65818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65819,0
sl 0
ro 270
xt "234500,83625,236000,84375"
)
(Line
uid 65820,0
sl 0
ro 270
xt "234000,84000,234500,84000"
pts [
"234000,84000"
"234500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65822,0
va (VaSet
)
xt "236500,83500,243300,84500"
st "offset_dac_spi_o5"
blo "236500,84300"
tm "WireNameMgr"
)
)
)
*280 (Net
uid 66053,0
name "dac_clk_o5"
type "std_logic"
orderNo 378
declText (MLText
uid 66054,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*281 (Net
uid 66055,0
name "adc_clk_o5"
type "std_logic"
orderNo 379
declText (MLText
uid 66056,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*282 (Net
uid 66061,0
name "sa_bias_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 382
declText (MLText
uid 66062,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*283 (Net
uid 66063,0
name "offset_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 383
declText (MLText
uid 66064,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*284 (Net
uid 66073,0
name "dac_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 388
declText (MLText
uid 66074,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*285 (Net
uid 66089,0
name "adc_rdy_i5"
type "std_logic"
orderNo 396
declText (MLText
uid 66090,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*286 (Net
uid 66091,0
name "adc_ovr_i5"
type "std_logic"
orderNo 397
declText (MLText
uid 66092,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*287 (Net
uid 66093,0
name "adc_dat_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 398
declText (MLText
uid 66094,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*288 (PortIoIn
uid 66135,0
shape (CompositeShape
uid 66136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66137,0
sl 0
ro 270
xt "178500,128625,180000,129375"
)
(Line
uid 66138,0
sl 0
ro 270
xt "180000,129000,180500,129000"
pts [
"180000,129000"
"180500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66140,0
va (VaSet
)
xt "173600,128500,178000,129500"
st "adc_dat_i6"
ju 2
blo "178000,129300"
tm "WireNameMgr"
)
)
)
*289 (PortIoIn
uid 66141,0
shape (CompositeShape
uid 66142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66143,0
sl 0
ro 270
xt "178500,132625,180000,133375"
)
(Line
uid 66144,0
sl 0
ro 270
xt "180000,133000,180500,133000"
pts [
"180000,133000"
"180500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66146,0
va (VaSet
)
xt "173600,132500,178000,133500"
st "adc_rdy_i6"
ju 2
blo "178000,133300"
tm "WireNameMgr"
)
)
)
*290 (PortIoIn
uid 66147,0
shape (CompositeShape
uid 66148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66149,0
sl 0
ro 270
xt "178500,130625,180000,131375"
)
(Line
uid 66150,0
sl 0
ro 270
xt "180000,131000,180500,131000"
pts [
"180000,131000"
"180500,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66152,0
va (VaSet
)
xt "173600,130500,178000,131500"
st "adc_ovr_i6"
ju 2
blo "178000,131300"
tm "WireNameMgr"
)
)
)
*291 (PortIoOut
uid 66326,0
shape (CompositeShape
uid 66327,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66328,0
sl 0
ro 270
xt "232500,127125,234000,127875"
)
(Line
uid 66329,0
sl 0
ro 270
xt "232000,127500,232500,127500"
pts [
"232000,127500"
"232500,127500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66330,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66331,0
va (VaSet
)
xt "234500,127000,239000,128000"
st "adc_clk_o6"
blo "234500,127800"
tm "WireNameMgr"
)
)
)
*292 (PortIoOut
uid 66332,0
shape (CompositeShape
uid 66333,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66334,0
sl 0
ro 270
xt "232500,133125,234000,133875"
)
(Line
uid 66335,0
sl 0
ro 270
xt "232000,133500,232500,133500"
pts [
"232000,133500"
"232500,133500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66336,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66337,0
va (VaSet
)
xt "234500,133000,239100,134000"
st "dac_dat_o6"
blo "234500,133800"
tm "WireNameMgr"
)
)
)
*293 (PortIoOut
uid 66338,0
shape (CompositeShape
uid 66339,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66340,0
sl 0
ro 270
xt "232500,131625,234000,132375"
)
(Line
uid 66341,0
sl 0
ro 270
xt "232000,132000,232500,132000"
pts [
"232000,132000"
"232500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66342,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66343,0
va (VaSet
)
xt "234500,131500,239000,132500"
st "dac_clk_o6"
blo "234500,132300"
tm "WireNameMgr"
)
)
)
*294 (PortIoOut
uid 66344,0
shape (CompositeShape
uid 66345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66346,0
sl 0
ro 270
xt "232500,146625,234000,147375"
)
(Line
uid 66347,0
sl 0
ro 270
xt "232000,147000,232500,147000"
pts [
"232000,147000"
"232500,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66349,0
va (VaSet
)
xt "234500,146500,242100,147500"
st "sa_bias_dac_spi_o6"
blo "234500,147300"
tm "WireNameMgr"
)
)
)
*295 (PortIoOut
uid 66350,0
shape (CompositeShape
uid 66351,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66352,0
sl 0
ro 270
xt "232500,140625,234000,141375"
)
(Line
uid 66353,0
sl 0
ro 270
xt "232000,141000,232500,141000"
pts [
"232000,141000"
"232500,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66354,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66355,0
va (VaSet
)
xt "234500,140500,241300,141500"
st "offset_dac_spi_o6"
blo "234500,141300"
tm "WireNameMgr"
)
)
)
*296 (Net
uid 66586,0
name "dac_clk_o6"
type "std_logic"
orderNo 419
declText (MLText
uid 66587,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*297 (Net
uid 66588,0
name "adc_clk_o6"
type "std_logic"
orderNo 420
declText (MLText
uid 66589,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*298 (Net
uid 66594,0
name "sa_bias_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 423
declText (MLText
uid 66595,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*299 (Net
uid 66596,0
name "offset_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 424
declText (MLText
uid 66597,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*300 (Net
uid 66606,0
name "dac_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 429
declText (MLText
uid 66607,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*301 (Net
uid 66622,0
name "adc_rdy_i6"
type "std_logic"
orderNo 437
declText (MLText
uid 66623,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*302 (Net
uid 66624,0
name "adc_ovr_i6"
type "std_logic"
orderNo 438
declText (MLText
uid 66625,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*303 (Net
uid 66626,0
name "adc_dat_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 439
declText (MLText
uid 66627,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*304 (PortIoIn
uid 66668,0
shape (CompositeShape
uid 66669,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66670,0
sl 0
ro 270
xt "183000,188125,184500,188875"
)
(Line
uid 66671,0
sl 0
ro 270
xt "184500,188500,185000,188500"
pts [
"184500,188500"
"185000,188500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66672,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66673,0
va (VaSet
)
xt "178100,188000,182500,189000"
st "adc_dat_i7"
ju 2
blo "182500,188800"
tm "WireNameMgr"
)
)
)
*305 (PortIoIn
uid 66674,0
shape (CompositeShape
uid 66675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66676,0
sl 0
ro 270
xt "183000,192125,184500,192875"
)
(Line
uid 66677,0
sl 0
ro 270
xt "184500,192500,185000,192500"
pts [
"184500,192500"
"185000,192500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66678,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66679,0
va (VaSet
)
xt "178100,192000,182500,193000"
st "adc_rdy_i7"
ju 2
blo "182500,192800"
tm "WireNameMgr"
)
)
)
*306 (PortIoIn
uid 66680,0
shape (CompositeShape
uid 66681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66682,0
sl 0
ro 270
xt "183000,190125,184500,190875"
)
(Line
uid 66683,0
sl 0
ro 270
xt "184500,190500,185000,190500"
pts [
"184500,190500"
"185000,190500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66685,0
va (VaSet
)
xt "178100,190000,182500,191000"
st "adc_ovr_i7"
ju 2
blo "182500,190800"
tm "WireNameMgr"
)
)
)
*307 (PortIoOut
uid 66859,0
shape (CompositeShape
uid 66860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66861,0
sl 0
ro 270
xt "237000,187125,238500,187875"
)
(Line
uid 66862,0
sl 0
ro 270
xt "236500,187500,237000,187500"
pts [
"236500,187500"
"237000,187500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66864,0
va (VaSet
)
xt "239000,187000,243500,188000"
st "adc_clk_o7"
blo "239000,187800"
tm "WireNameMgr"
)
)
)
*308 (PortIoOut
uid 66865,0
shape (CompositeShape
uid 66866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66867,0
sl 0
ro 270
xt "237000,193125,238500,193875"
)
(Line
uid 66868,0
sl 0
ro 270
xt "236500,193500,237000,193500"
pts [
"236500,193500"
"237000,193500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66870,0
va (VaSet
)
xt "239000,193000,243600,194000"
st "dac_dat_o7"
blo "239000,193800"
tm "WireNameMgr"
)
)
)
*309 (PortIoOut
uid 66871,0
shape (CompositeShape
uid 66872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66873,0
sl 0
ro 270
xt "237000,191625,238500,192375"
)
(Line
uid 66874,0
sl 0
ro 270
xt "236500,192000,237000,192000"
pts [
"236500,192000"
"237000,192000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66876,0
va (VaSet
)
xt "239000,191500,243500,192500"
st "dac_clk_o7"
blo "239000,192300"
tm "WireNameMgr"
)
)
)
*310 (PortIoOut
uid 66877,0
shape (CompositeShape
uid 66878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66879,0
sl 0
ro 270
xt "237000,206625,238500,207375"
)
(Line
uid 66880,0
sl 0
ro 270
xt "236500,207000,237000,207000"
pts [
"236500,207000"
"237000,207000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66882,0
va (VaSet
)
xt "239000,206500,246600,207500"
st "sa_bias_dac_spi_o7"
blo "239000,207300"
tm "WireNameMgr"
)
)
)
*311 (PortIoOut
uid 66883,0
shape (CompositeShape
uid 66884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66885,0
sl 0
ro 270
xt "237000,200625,238500,201375"
)
(Line
uid 66886,0
sl 0
ro 270
xt "236500,201000,237000,201000"
pts [
"236500,201000"
"237000,201000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66888,0
va (VaSet
)
xt "239000,200500,245800,201500"
st "offset_dac_spi_o7"
blo "239000,201300"
tm "WireNameMgr"
)
)
)
*312 (Net
uid 67119,0
name "dac_clk_o7"
type "std_logic"
orderNo 460
declText (MLText
uid 67120,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*313 (Net
uid 67121,0
name "adc_clk_o7"
type "std_logic"
orderNo 461
declText (MLText
uid 67122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*314 (Net
uid 67127,0
name "sa_bias_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 464
declText (MLText
uid 67128,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*315 (Net
uid 67129,0
name "offset_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 465
declText (MLText
uid 67130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*316 (Net
uid 67139,0
name "dac_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 470
declText (MLText
uid 67140,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*317 (Net
uid 67155,0
name "adc_rdy_i7"
type "std_logic"
orderNo 478
declText (MLText
uid 67156,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*318 (Net
uid 67157,0
name "adc_ovr_i7"
type "std_logic"
orderNo 479
declText (MLText
uid 67158,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*319 (Net
uid 67159,0
name "adc_dat_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 480
declText (MLText
uid 67160,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*320 (PortIoIn
uid 67201,0
shape (CompositeShape
uid 67202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67203,0
sl 0
ro 270
xt "180000,247125,181500,247875"
)
(Line
uid 67204,0
sl 0
ro 270
xt "181500,247500,182000,247500"
pts [
"181500,247500"
"182000,247500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67206,0
va (VaSet
)
xt "175100,247000,179500,248000"
st "adc_dat_i8"
ju 2
blo "179500,247800"
tm "WireNameMgr"
)
)
)
*321 (PortIoIn
uid 67207,0
shape (CompositeShape
uid 67208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67209,0
sl 0
ro 270
xt "180000,251125,181500,251875"
)
(Line
uid 67210,0
sl 0
ro 270
xt "181500,251500,182000,251500"
pts [
"181500,251500"
"182000,251500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67212,0
va (VaSet
)
xt "175100,251000,179500,252000"
st "adc_rdy_i8"
ju 2
blo "179500,251800"
tm "WireNameMgr"
)
)
)
*322 (PortIoIn
uid 67213,0
shape (CompositeShape
uid 67214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67215,0
sl 0
ro 270
xt "180000,249125,181500,249875"
)
(Line
uid 67216,0
sl 0
ro 270
xt "181500,249500,182000,249500"
pts [
"181500,249500"
"182000,249500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67218,0
va (VaSet
)
xt "175100,249000,179500,250000"
st "adc_ovr_i8"
ju 2
blo "179500,249800"
tm "WireNameMgr"
)
)
)
*323 (PortIoOut
uid 67392,0
shape (CompositeShape
uid 67393,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67394,0
sl 0
ro 270
xt "234000,245625,235500,246375"
)
(Line
uid 67395,0
sl 0
ro 270
xt "233500,246000,234000,246000"
pts [
"233500,246000"
"234000,246000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67396,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67397,0
va (VaSet
)
xt "236000,245500,240500,246500"
st "adc_clk_o8"
blo "236000,246300"
tm "WireNameMgr"
)
)
)
*324 (PortIoOut
uid 67398,0
shape (CompositeShape
uid 67399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67400,0
sl 0
ro 270
xt "234000,251625,235500,252375"
)
(Line
uid 67401,0
sl 0
ro 270
xt "233500,252000,234000,252000"
pts [
"233500,252000"
"234000,252000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67402,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67403,0
va (VaSet
)
xt "236000,251500,240600,252500"
st "dac_dat_o8"
blo "236000,252300"
tm "WireNameMgr"
)
)
)
*325 (PortIoOut
uid 67404,0
shape (CompositeShape
uid 67405,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67406,0
sl 0
ro 270
xt "234000,250125,235500,250875"
)
(Line
uid 67407,0
sl 0
ro 270
xt "233500,250500,234000,250500"
pts [
"233500,250500"
"234000,250500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67408,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67409,0
va (VaSet
)
xt "236000,250000,240500,251000"
st "dac_clk_o8"
blo "236000,250800"
tm "WireNameMgr"
)
)
)
*326 (PortIoOut
uid 67410,0
shape (CompositeShape
uid 67411,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67412,0
sl 0
ro 270
xt "234000,265125,235500,265875"
)
(Line
uid 67413,0
sl 0
ro 270
xt "233500,265500,234000,265500"
pts [
"233500,265500"
"234000,265500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67414,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67415,0
va (VaSet
)
xt "236000,265000,243600,266000"
st "sa_bias_dac_spi_o8"
blo "236000,265800"
tm "WireNameMgr"
)
)
)
*327 (PortIoOut
uid 67416,0
shape (CompositeShape
uid 67417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67418,0
sl 0
ro 270
xt "234000,259125,235500,259875"
)
(Line
uid 67419,0
sl 0
ro 270
xt "233500,259500,234000,259500"
pts [
"233500,259500"
"234000,259500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67420,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67421,0
va (VaSet
)
xt "236000,259000,242800,260000"
st "offset_dac_spi_o8"
blo "236000,259800"
tm "WireNameMgr"
)
)
)
*328 (Net
uid 67652,0
name "dac_clk_o8"
type "std_logic"
orderNo 501
declText (MLText
uid 67653,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*329 (Net
uid 67654,0
name "adc_clk_o8"
type "std_logic"
orderNo 502
declText (MLText
uid 67655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*330 (Net
uid 67660,0
name "sa_bias_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 505
declText (MLText
uid 67661,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*331 (Net
uid 67662,0
name "offset_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 506
declText (MLText
uid 67663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*332 (Net
uid 67672,0
name "dac_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 511
declText (MLText
uid 67673,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*333 (Net
uid 67688,0
name "adc_rdy_i8"
type "std_logic"
orderNo 519
declText (MLText
uid 67689,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*334 (Net
uid 67690,0
name "adc_ovr_i8"
type "std_logic"
orderNo 520
declText (MLText
uid 67691,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*335 (Net
uid 67692,0
name "adc_dat_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 521
declText (MLText
uid 67693,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*336 (Net
uid 68628,0
name "clk_50_i"
type "std_logic"
orderNo 503
declText (MLText
uid 68629,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*337 (CommentText
uid 69518,0
shape (Rectangle
uid 69519,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "115000,31500,125000,33500"
)
oxt "0,0,15000,5000"
text (MLText
uid 69520,0
va (VaSet
fg "0,0,32768"
)
xt "115200,31700,124300,32700"
st "
Bryce is working on this
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 10000
)
)
*338 (SaComponent
uid 72029,0
optionalChildren [
*339 (CptPort
uid 71857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,70625,9750,71375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 71859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71860,0
va (VaSet
)
xt "5200,70500,8500,71500"
st "adc_clk_o"
ju 2
blo "8500,71300"
)
)
)
*340 (CptPort
uid 71861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,70125,-20000,70875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 71863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71864,0
va (VaSet
)
xt "-19000,70000,-12800,71000"
st "adc_coadd_en_i"
blo "-19000,70800"
)
)
)
*341 (CptPort
uid 71865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71866,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,72125,-20000,72875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 71867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71868,0
va (VaSet
)
xt "-19000,72000,-12400,73000"
st "adc_dat_i : (13:0)"
blo "-19000,72800"
)
)
)
*342 (CptPort
uid 71869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,74125,-20000,74875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 71871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71872,0
va (VaSet
)
xt "-19000,74000,-15800,75000"
st "adc_ovr_i"
blo "-19000,74800"
)
)
)
*343 (CptPort
uid 71873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,76125,-20000,76875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 71875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71876,0
va (VaSet
)
xt "-19000,76000,-15800,77000"
st "adc_rdy_i"
blo "-19000,76800"
)
)
)
*344 (CptPort
uid 71877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,78125,-20000,78875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 71879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71880,0
va (VaSet
)
xt "-19000,78000,-15900,79000"
st "clk_200_i"
blo "-19000,78800"
)
)
)
*345 (CptPort
uid 71881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,79125,-20000,79875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 71883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71884,0
va (VaSet
)
xt "-19000,79000,-16300,80000"
st "clk_50_i"
blo "-19000,79800"
)
)
)
*346 (CptPort
uid 71885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,81125,-20000,81875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 71887,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71888,0
va (VaSet
)
xt "-19000,81000,-10300,82000"
st "coadded_addr_i : (5:0)"
blo "-19000,81800"
)
)
)
*347 (CptPort
uid 71889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,72125,9750,72875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 71891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71892,0
va (VaSet
)
xt "-300,72000,8500,73000"
st "coadded_dat_o : (31:0)"
ju 2
blo "8500,72800"
)
)
)
*348 (CptPort
uid 71893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,83125,-20000,83875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 71895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71896,0
va (VaSet
)
xt "-19000,83000,-11500,84000"
st "const_val_i : (13:0)"
blo "-19000,83800"
)
)
)
*349 (CptPort
uid 71897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,73625,9750,74375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 71899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71900,0
va (VaSet
)
xt "2400,73500,8500,74500"
st "d_addr_o : (5:0)"
ju 2
blo "8500,74300"
)
)
)
*350 (CptPort
uid 71901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,85125,-20000,85875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 71903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71904,0
va (VaSet
)
xt "-19000,85000,-13200,86000"
st "d_dat_i : (31:0)"
blo "-19000,85800"
)
)
)
*351 (CptPort
uid 71905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,75125,9750,75875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 71907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71908,0
va (VaSet
)
xt "5200,75000,8500,76000"
st "dac_clk_o"
ju 2
blo "8500,75800"
)
)
)
*352 (CptPort
uid 71909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,87125,-20000,87875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 71911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71912,0
va (VaSet
)
xt "-19000,87000,-13800,88000"
st "dac_dat_en_i"
blo "-19000,87800"
)
)
)
*353 (CptPort
uid 71913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,76625,9750,77375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 71915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71916,0
va (VaSet
)
xt "1700,76500,8500,77500"
st "dac_dat_o : (13:0)"
ju 2
blo "8500,77300"
)
)
)
*354 (CptPort
uid 71917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,78125,9750,78875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 71919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71920,0
va (VaSet
)
xt "-1100,78000,8500,79000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "8500,78800"
)
)
)
*355 (CptPort
uid 71921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,89125,-20000,89875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 71923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71924,0
va (VaSet
)
xt "-19000,89000,-9700,90000"
st "filter_coeff_dat_i : (31:0)"
blo "-19000,89800"
)
)
)
*356 (CptPort
uid 71925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,91125,-20000,91875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 71927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71928,0
va (VaSet
)
xt "-19000,91000,-10800,92000"
st "filtered_addr_i : (5:0)"
blo "-19000,91800"
)
)
)
*357 (CptPort
uid 71929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,79625,9750,80375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 71931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71932,0
va (VaSet
)
xt "200,79500,8500,80500"
st "filtered_dat_o : (31:0)"
ju 2
blo "8500,80300"
)
)
)
*358 (CptPort
uid 71933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,93125,-20000,93875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 71935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71936,0
va (VaSet
)
xt "-19000,93000,-12300,94000"
st "fsfb_addr_i : (5:0)"
blo "-19000,93800"
)
)
)
*359 (CptPort
uid 71937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,81125,9750,81875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 71939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71940,0
va (VaSet
)
xt "1700,81000,8500,82000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "8500,81800"
)
)
)
*360 (CptPort
uid 71941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,82625,9750,83375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 71943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71944,0
va (VaSet
)
xt "2600,82500,8500,83500"
st "i_addr_o : (5:0)"
ju 2
blo "8500,83300"
)
)
)
*361 (CptPort
uid 71945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,95125,-20000,95875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 71947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71948,0
va (VaSet
)
xt "-19000,95000,-13400,96000"
st "i_dat_i : (31:0)"
blo "-19000,95800"
)
)
)
*362 (CptPort
uid 71949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,84125,9750,84875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 71951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71952,0
va (VaSet
)
xt "-500,84000,8500,85000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "8500,84800"
)
)
)
*363 (CptPort
uid 71953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,96125,-20000,96875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 71955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71956,0
va (VaSet
)
xt "-19000,96000,-11400,97000"
st "offset_dat_i : (31:0)"
blo "-19000,96800"
)
)
)
*364 (CptPort
uid 71957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,85625,9750,86375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 71959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71960,0
va (VaSet
)
xt "2400,85500,8500,86500"
st "p_addr_o : (5:0)"
ju 2
blo "8500,86300"
)
)
)
*365 (CptPort
uid 71961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,98125,-20000,98875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 71963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71964,0
va (VaSet
)
xt "-19000,98000,-13200,99000"
st "p_dat_i : (31:0)"
blo "-19000,98800"
)
)
)
*366 (CptPort
uid 71965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,100125,-20000,100875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 71967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71968,0
va (VaSet
)
xt "-19000,100000,-11500,101000"
st "ramp_amp_i : (13:0)"
blo "-19000,100800"
)
)
)
*367 (CptPort
uid 71969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,87125,9750,87875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 71971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71972,0
va (VaSet
)
xt "5000,87000,8500,88000"
st "raw_ack_o"
ju 2
blo "8500,87800"
)
)
)
*368 (CptPort
uid 71973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,102125,-20000,102875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 71975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71976,0
va (VaSet
)
xt "-19000,102000,-11900,103000"
st "raw_addr_i : (12:0)"
blo "-19000,102800"
)
)
)
*369 (CptPort
uid 71977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,88625,9750,89375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 71979,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71980,0
va (VaSet
)
xt "1700,88500,8500,89500"
st "raw_dat_o : (13:0)"
ju 2
blo "8500,89300"
)
)
)
*370 (CptPort
uid 71981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,104125,-20000,104875"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 71983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71984,0
va (VaSet
)
xt "-19000,104000,-15600,105000"
st "raw_req_i"
blo "-19000,104800"
)
)
)
*371 (CptPort
uid 71985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,106125,-20000,106875"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 71987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71988,0
va (VaSet
)
xt "-19000,106000,-13100,107000"
st "restart_frame_i"
blo "-19000,106800"
)
)
)
*372 (CptPort
uid 71989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,108125,-20000,108875"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 71991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71992,0
va (VaSet
)
xt "-19000,108000,-13900,109000"
st "row_switch_i"
blo "-19000,108800"
)
)
)
*373 (CptPort
uid 71993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,110125,-20000,110875"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 71995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71996,0
va (VaSet
)
xt "-19000,110000,-17500,111000"
st "rst_i"
blo "-19000,110800"
)
)
)
*374 (CptPort
uid 71997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,90125,9750,90875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 71999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72000,0
va (VaSet
)
xt "-1300,90000,8500,91000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "8500,90800"
)
)
)
*375 (CptPort
uid 72001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,112125,-20000,112875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 72003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72004,0
va (VaSet
)
xt "-19000,112000,-10600,113000"
st "sa_bias_dat_i : (31:0)"
blo "-19000,112800"
)
)
)
*376 (CptPort
uid 72005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,113125,-20000,113875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 72007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72008,0
va (VaSet
)
xt "-19000,113000,-11000,114000"
st "servo_mode_i : (1:0)"
blo "-19000,113800"
)
)
)
*377 (CptPort
uid 72009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,91625,9750,92375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 72011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72012,0
va (VaSet
)
xt "2400,91500,8500,92500"
st "z_addr_o : (5:0)"
ju 2
blo "8500,92300"
)
)
)
*378 (CptPort
uid 72013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,115125,-20000,115875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 72015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72016,0
va (VaSet
)
xt "-19000,115000,-13200,116000"
st "z_dat_i : (31:0)"
blo "-19000,115800"
)
)
)
*379 (CptPort
uid 72017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,117125,-20000,117875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 72019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72020,0
va (VaSet
)
xt "-19000,117000,-9300,118000"
st "ramp_step_size_i : (13:0)"
blo "-19000,117800"
)
)
)
*380 (CptPort
uid 72021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,119125,-20000,119875"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 72023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72024,0
va (VaSet
)
xt "-19000,119000,-12000,120000"
st "initialize_window_i"
blo "-19000,119800"
)
)
)
*381 (CptPort
uid 72025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,121125,-20000,121875"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 72027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72028,0
va (VaSet
)
xt "-19000,121000,-9800,122000"
st "restart_frame_aligned_i"
blo "-19000,121800"
)
)
)
]
shape (Rectangle
uid 72030,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-20000,69500,9000,122500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72031,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*382 (Text
uid 72032,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,97500,-1900,98500"
st "readout_card"
blo "-7600,98300"
)
*383 (Text
uid 72033,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,98500,-1700,99500"
st "flux_loop_ctrl"
blo "-7600,99300"
)
*384 (Text
uid 72034,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,99500,-7000,100500"
st "I1"
blo "-7600,100300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72035,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72036,0
text (MLText
uid 72037,0
va (VaSet
font "Courier New,8,0"
)
xt "-35000,69500,-35000,69500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*385 (SaComponent
uid 72210,0
optionalChildren [
*386 (CptPort
uid 72038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,131125,7750,131875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 72040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72041,0
va (VaSet
)
xt "3200,131000,6500,132000"
st "adc_clk_o"
ju 2
blo "6500,131800"
)
)
)
*387 (CptPort
uid 72042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,131125,-22000,131875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 72044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72045,0
va (VaSet
)
xt "-21000,131000,-14800,132000"
st "adc_coadd_en_i"
blo "-21000,131800"
)
)
)
*388 (CptPort
uid 72046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,132625,-22000,133375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 72048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72049,0
va (VaSet
)
xt "-21000,132500,-14400,133500"
st "adc_dat_i : (13:0)"
blo "-21000,133300"
)
)
)
*389 (CptPort
uid 72050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,134625,-22000,135375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 72052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72053,0
va (VaSet
)
xt "-21000,134500,-17800,135500"
st "adc_ovr_i"
blo "-21000,135300"
)
)
)
*390 (CptPort
uid 72054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,136625,-22000,137375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 72056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72057,0
va (VaSet
)
xt "-21000,136500,-17800,137500"
st "adc_rdy_i"
blo "-21000,137300"
)
)
)
*391 (CptPort
uid 72058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,138625,-22000,139375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 72060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72061,0
va (VaSet
)
xt "-21000,138500,-17900,139500"
st "clk_200_i"
blo "-21000,139300"
)
)
)
*392 (CptPort
uid 72062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,139625,-22000,140375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 72064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72065,0
va (VaSet
)
xt "-21000,139500,-18300,140500"
st "clk_50_i"
blo "-21000,140300"
)
)
)
*393 (CptPort
uid 72066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,141625,-22000,142375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 72068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72069,0
va (VaSet
)
xt "-21000,141500,-12300,142500"
st "coadded_addr_i : (5:0)"
blo "-21000,142300"
)
)
)
*394 (CptPort
uid 72070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,132625,7750,133375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 72072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72073,0
va (VaSet
)
xt "-2300,132500,6500,133500"
st "coadded_dat_o : (31:0)"
ju 2
blo "6500,133300"
)
)
)
*395 (CptPort
uid 72074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,143625,-22000,144375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 72076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72077,0
va (VaSet
)
xt "-21000,143500,-13500,144500"
st "const_val_i : (13:0)"
blo "-21000,144300"
)
)
)
*396 (CptPort
uid 72078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,134125,7750,134875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 72080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72081,0
va (VaSet
)
xt "400,134000,6500,135000"
st "d_addr_o : (5:0)"
ju 2
blo "6500,134800"
)
)
)
*397 (CptPort
uid 72082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,145625,-22000,146375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 72084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72085,0
va (VaSet
)
xt "-21000,145500,-15200,146500"
st "d_dat_i : (31:0)"
blo "-21000,146300"
)
)
)
*398 (CptPort
uid 72086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,135625,7750,136375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 72088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72089,0
va (VaSet
)
xt "3200,135500,6500,136500"
st "dac_clk_o"
ju 2
blo "6500,136300"
)
)
)
*399 (CptPort
uid 72090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,147625,-22000,148375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 72092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72093,0
va (VaSet
)
xt "-21000,147500,-15800,148500"
st "dac_dat_en_i"
blo "-21000,148300"
)
)
)
*400 (CptPort
uid 72094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,137125,7750,137875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 72096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72097,0
va (VaSet
)
xt "-300,137000,6500,138000"
st "dac_dat_o : (13:0)"
ju 2
blo "6500,137800"
)
)
)
*401 (CptPort
uid 72098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,138625,7750,139375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 72100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72101,0
va (VaSet
)
xt "-3100,138500,6500,139500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "6500,139300"
)
)
)
*402 (CptPort
uid 72102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,149625,-22000,150375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 72104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72105,0
va (VaSet
)
xt "-21000,149500,-11700,150500"
st "filter_coeff_dat_i : (31:0)"
blo "-21000,150300"
)
)
)
*403 (CptPort
uid 72106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,151625,-22000,152375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 72108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72109,0
va (VaSet
)
xt "-21000,151500,-12800,152500"
st "filtered_addr_i : (5:0)"
blo "-21000,152300"
)
)
)
*404 (CptPort
uid 72110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,140125,7750,140875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 72112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72113,0
va (VaSet
)
xt "-1800,140000,6500,141000"
st "filtered_dat_o : (31:0)"
ju 2
blo "6500,140800"
)
)
)
*405 (CptPort
uid 72114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,153625,-22000,154375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 72116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72117,0
va (VaSet
)
xt "-21000,153500,-14300,154500"
st "fsfb_addr_i : (5:0)"
blo "-21000,154300"
)
)
)
*406 (CptPort
uid 72118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,141625,7750,142375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 72120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72121,0
va (VaSet
)
xt "-300,141500,6500,142500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "6500,142300"
)
)
)
*407 (CptPort
uid 72122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,143125,7750,143875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 72124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72125,0
va (VaSet
)
xt "600,143000,6500,144000"
st "i_addr_o : (5:0)"
ju 2
blo "6500,143800"
)
)
)
*408 (CptPort
uid 72126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,155625,-22000,156375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 72128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72129,0
va (VaSet
)
xt "-21000,155500,-15400,156500"
st "i_dat_i : (31:0)"
blo "-21000,156300"
)
)
)
*409 (CptPort
uid 72130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,144625,7750,145375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 72132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72133,0
va (VaSet
)
xt "-2500,144500,6500,145500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "6500,145300"
)
)
)
*410 (CptPort
uid 72134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,156625,-22000,157375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 72136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72137,0
va (VaSet
)
xt "-21000,156500,-13400,157500"
st "offset_dat_i : (31:0)"
blo "-21000,157300"
)
)
)
*411 (CptPort
uid 72138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,146125,7750,146875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 72140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72141,0
va (VaSet
)
xt "400,146000,6500,147000"
st "p_addr_o : (5:0)"
ju 2
blo "6500,146800"
)
)
)
*412 (CptPort
uid 72142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,158625,-22000,159375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 72144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72145,0
va (VaSet
)
xt "-21000,158500,-15200,159500"
st "p_dat_i : (31:0)"
blo "-21000,159300"
)
)
)
*413 (CptPort
uid 72146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,160625,-22000,161375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 72148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72149,0
va (VaSet
)
xt "-21000,160500,-13500,161500"
st "ramp_amp_i : (13:0)"
blo "-21000,161300"
)
)
)
*414 (CptPort
uid 72150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,147625,7750,148375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 72152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72153,0
va (VaSet
)
xt "3000,147500,6500,148500"
st "raw_ack_o"
ju 2
blo "6500,148300"
)
)
)
*415 (CptPort
uid 72154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,162625,-22000,163375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 72156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72157,0
va (VaSet
)
xt "-21000,162500,-13900,163500"
st "raw_addr_i : (12:0)"
blo "-21000,163300"
)
)
)
*416 (CptPort
uid 72158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,149125,7750,149875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 72160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72161,0
va (VaSet
)
xt "-300,149000,6500,150000"
st "raw_dat_o : (13:0)"
ju 2
blo "6500,149800"
)
)
)
*417 (CptPort
uid 72162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,164625,-22000,165375"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 72164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72165,0
va (VaSet
)
xt "-21000,164500,-17600,165500"
st "raw_req_i"
blo "-21000,165300"
)
)
)
*418 (CptPort
uid 72166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,166625,-22000,167375"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 72168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72169,0
va (VaSet
)
xt "-21000,166500,-15100,167500"
st "restart_frame_i"
blo "-21000,167300"
)
)
)
*419 (CptPort
uid 72170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,168625,-22000,169375"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 72172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72173,0
va (VaSet
)
xt "-21000,168500,-15900,169500"
st "row_switch_i"
blo "-21000,169300"
)
)
)
*420 (CptPort
uid 72174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,170625,-22000,171375"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 72176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72177,0
va (VaSet
)
xt "-21000,170500,-19500,171500"
st "rst_i"
blo "-21000,171300"
)
)
)
*421 (CptPort
uid 72178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,150625,7750,151375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 72180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72181,0
va (VaSet
)
xt "-3300,150500,6500,151500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "6500,151300"
)
)
)
*422 (CptPort
uid 72182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,172625,-22000,173375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 72184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72185,0
va (VaSet
)
xt "-21000,172500,-12600,173500"
st "sa_bias_dat_i : (31:0)"
blo "-21000,173300"
)
)
)
*423 (CptPort
uid 72186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,173625,-22000,174375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 72188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72189,0
va (VaSet
)
xt "-21000,173500,-13000,174500"
st "servo_mode_i : (1:0)"
blo "-21000,174300"
)
)
)
*424 (CptPort
uid 72190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,152125,7750,152875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 72192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72193,0
va (VaSet
)
xt "400,152000,6500,153000"
st "z_addr_o : (5:0)"
ju 2
blo "6500,152800"
)
)
)
*425 (CptPort
uid 72194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,175625,-22000,176375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 72196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72197,0
va (VaSet
)
xt "-21000,175500,-15200,176500"
st "z_dat_i : (31:0)"
blo "-21000,176300"
)
)
)
*426 (CptPort
uid 72198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,177625,-22000,178375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 72200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72201,0
va (VaSet
)
xt "-21000,177500,-11300,178500"
st "ramp_step_size_i : (13:0)"
blo "-21000,178300"
)
)
)
*427 (CptPort
uid 72202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,179625,-22000,180375"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 72204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72205,0
va (VaSet
)
xt "-21000,179500,-14000,180500"
st "initialize_window_i"
blo "-21000,180300"
)
)
)
*428 (CptPort
uid 72206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,181625,-22000,182375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 72208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72209,0
va (VaSet
)
xt "-21000,181500,-11800,182500"
st "restart_frame_aligned_i"
blo "-21000,182300"
)
)
)
]
shape (Rectangle
uid 72211,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,130000,7000,183000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72212,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*429 (Text
uid 72213,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,158000,-3900,159000"
st "readout_card"
blo "-9600,158800"
)
*430 (Text
uid 72214,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,159000,-3700,160000"
st "flux_loop_ctrl"
blo "-9600,159800"
)
*431 (Text
uid 72215,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,160000,-9000,161000"
st "I2"
blo "-9600,160800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72216,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72217,0
text (MLText
uid 72218,0
va (VaSet
font "Courier New,8,0"
)
xt "-37000,130000,-37000,130000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*432 (SaComponent
uid 72391,0
optionalChildren [
*433 (CptPort
uid 72219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,194125,6750,194875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 72221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72222,0
va (VaSet
)
xt "2200,194000,5500,195000"
st "adc_clk_o"
ju 2
blo "5500,194800"
)
)
)
*434 (CptPort
uid 72223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,192625,-23000,193375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 72225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72226,0
va (VaSet
)
xt "-22000,192500,-15800,193500"
st "adc_coadd_en_i"
blo "-22000,193300"
)
)
)
*435 (CptPort
uid 72227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,194125,-23000,194875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 72229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72230,0
va (VaSet
)
xt "-22000,194000,-15400,195000"
st "adc_dat_i : (13:0)"
blo "-22000,194800"
)
)
)
*436 (CptPort
uid 72231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,196125,-23000,196875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 72233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72234,0
va (VaSet
)
xt "-22000,196000,-18800,197000"
st "adc_ovr_i"
blo "-22000,196800"
)
)
)
*437 (CptPort
uid 72235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,198125,-23000,198875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 72237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72238,0
va (VaSet
)
xt "-22000,198000,-18800,199000"
st "adc_rdy_i"
blo "-22000,198800"
)
)
)
*438 (CptPort
uid 72239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,199625,-23000,200375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 72241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72242,0
va (VaSet
)
xt "-22000,199500,-18900,200500"
st "clk_200_i"
blo "-22000,200300"
)
)
)
*439 (CptPort
uid 72243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,200625,-23000,201375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 72245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72246,0
va (VaSet
)
xt "-22000,200500,-19300,201500"
st "clk_50_i"
blo "-22000,201300"
)
)
)
*440 (CptPort
uid 72247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,202625,-23000,203375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 72249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72250,0
va (VaSet
)
xt "-22000,202500,-13300,203500"
st "coadded_addr_i : (5:0)"
blo "-22000,203300"
)
)
)
*441 (CptPort
uid 72251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,196125,6750,196875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 72253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72254,0
va (VaSet
)
xt "-3300,196000,5500,197000"
st "coadded_dat_o : (31:0)"
ju 2
blo "5500,196800"
)
)
)
*442 (CptPort
uid 72255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,204625,-23000,205375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 72257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72258,0
va (VaSet
)
xt "-22000,204500,-14500,205500"
st "const_val_i : (13:0)"
blo "-22000,205300"
)
)
)
*443 (CptPort
uid 72259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,197625,6750,198375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 72261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72262,0
va (VaSet
)
xt "-600,197500,5500,198500"
st "d_addr_o : (5:0)"
ju 2
blo "5500,198300"
)
)
)
*444 (CptPort
uid 72263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,206625,-23000,207375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 72265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72266,0
va (VaSet
)
xt "-22000,206500,-16200,207500"
st "d_dat_i : (31:0)"
blo "-22000,207300"
)
)
)
*445 (CptPort
uid 72267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,198625,6750,199375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 72269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72270,0
va (VaSet
)
xt "2200,198500,5500,199500"
st "dac_clk_o"
ju 2
blo "5500,199300"
)
)
)
*446 (CptPort
uid 72271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,208625,-23000,209375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 72273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72274,0
va (VaSet
)
xt "-22000,208500,-16800,209500"
st "dac_dat_en_i"
blo "-22000,209300"
)
)
)
*447 (CptPort
uid 72275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,200125,6750,200875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 72277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72278,0
va (VaSet
)
xt "-1300,200000,5500,201000"
st "dac_dat_o : (13:0)"
ju 2
blo "5500,200800"
)
)
)
*448 (CptPort
uid 72279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,202125,6750,202875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 72281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72282,0
va (VaSet
)
xt "-4100,202000,5500,203000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "5500,202800"
)
)
)
*449 (CptPort
uid 72283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,210625,-23000,211375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 72285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72286,0
va (VaSet
)
xt "-22000,210500,-12700,211500"
st "filter_coeff_dat_i : (31:0)"
blo "-22000,211300"
)
)
)
*450 (CptPort
uid 72287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,212625,-23000,213375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 72289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72290,0
va (VaSet
)
xt "-22000,212500,-13800,213500"
st "filtered_addr_i : (5:0)"
blo "-22000,213300"
)
)
)
*451 (CptPort
uid 72291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,203625,6750,204375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 72293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72294,0
va (VaSet
)
xt "-2800,203500,5500,204500"
st "filtered_dat_o : (31:0)"
ju 2
blo "5500,204300"
)
)
)
*452 (CptPort
uid 72295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,214625,-23000,215375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 72297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72298,0
va (VaSet
)
xt "-22000,214500,-15300,215500"
st "fsfb_addr_i : (5:0)"
blo "-22000,215300"
)
)
)
*453 (CptPort
uid 72299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,205125,6750,205875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 72301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72302,0
va (VaSet
)
xt "-1300,205000,5500,206000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "5500,205800"
)
)
)
*454 (CptPort
uid 72303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,206625,6750,207375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 72305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72306,0
va (VaSet
)
xt "-400,206500,5500,207500"
st "i_addr_o : (5:0)"
ju 2
blo "5500,207300"
)
)
)
*455 (CptPort
uid 72307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,216625,-23000,217375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 72309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72310,0
va (VaSet
)
xt "-22000,216500,-16400,217500"
st "i_dat_i : (31:0)"
blo "-22000,217300"
)
)
)
*456 (CptPort
uid 72311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,207625,6750,208375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 72313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72314,0
va (VaSet
)
xt "-3500,207500,5500,208500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "5500,208300"
)
)
)
*457 (CptPort
uid 72315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,217625,-23000,218375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 72317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72318,0
va (VaSet
)
xt "-22000,217500,-14400,218500"
st "offset_dat_i : (31:0)"
blo "-22000,218300"
)
)
)
*458 (CptPort
uid 72319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,209625,6750,210375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 72321,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72322,0
va (VaSet
)
xt "-600,209500,5500,210500"
st "p_addr_o : (5:0)"
ju 2
blo "5500,210300"
)
)
)
*459 (CptPort
uid 72323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,219625,-23000,220375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 72325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72326,0
va (VaSet
)
xt "-22000,219500,-16200,220500"
st "p_dat_i : (31:0)"
blo "-22000,220300"
)
)
)
*460 (CptPort
uid 72327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,221625,-23000,222375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 72329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72330,0
va (VaSet
)
xt "-22000,221500,-14500,222500"
st "ramp_amp_i : (13:0)"
blo "-22000,222300"
)
)
)
*461 (CptPort
uid 72331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,211125,6750,211875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 72333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72334,0
va (VaSet
)
xt "2000,211000,5500,212000"
st "raw_ack_o"
ju 2
blo "5500,211800"
)
)
)
*462 (CptPort
uid 72335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,223625,-23000,224375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 72337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72338,0
va (VaSet
)
xt "-22000,223500,-14900,224500"
st "raw_addr_i : (12:0)"
blo "-22000,224300"
)
)
)
*463 (CptPort
uid 72339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,212625,6750,213375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 72341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72342,0
va (VaSet
)
xt "-1300,212500,5500,213500"
st "raw_dat_o : (13:0)"
ju 2
blo "5500,213300"
)
)
)
*464 (CptPort
uid 72343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,225625,-23000,226375"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 72345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72346,0
va (VaSet
)
xt "-22000,225500,-18600,226500"
st "raw_req_i"
blo "-22000,226300"
)
)
)
*465 (CptPort
uid 72347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,227625,-23000,228375"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 72349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72350,0
va (VaSet
)
xt "-22000,227500,-16100,228500"
st "restart_frame_i"
blo "-22000,228300"
)
)
)
*466 (CptPort
uid 72351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,229625,-23000,230375"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 72353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72354,0
va (VaSet
)
xt "-22000,229500,-16900,230500"
st "row_switch_i"
blo "-22000,230300"
)
)
)
*467 (CptPort
uid 72355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,231625,-23000,232375"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 72357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72358,0
va (VaSet
)
xt "-22000,231500,-20500,232500"
st "rst_i"
blo "-22000,232300"
)
)
)
*468 (CptPort
uid 72359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,213625,6750,214375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 72361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72362,0
va (VaSet
)
xt "-4300,213500,5500,214500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "5500,214300"
)
)
)
*469 (CptPort
uid 72363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,233625,-23000,234375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 72365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72366,0
va (VaSet
)
xt "-22000,233500,-13600,234500"
st "sa_bias_dat_i : (31:0)"
blo "-22000,234300"
)
)
)
*470 (CptPort
uid 72367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,234625,-23000,235375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 72369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72370,0
va (VaSet
)
xt "-22000,234500,-14000,235500"
st "servo_mode_i : (1:0)"
blo "-22000,235300"
)
)
)
*471 (CptPort
uid 72371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,215625,6750,216375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 72373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72374,0
va (VaSet
)
xt "-600,215500,5500,216500"
st "z_addr_o : (5:0)"
ju 2
blo "5500,216300"
)
)
)
*472 (CptPort
uid 72375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,236625,-23000,237375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 72377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72378,0
va (VaSet
)
xt "-22000,236500,-16200,237500"
st "z_dat_i : (31:0)"
blo "-22000,237300"
)
)
)
*473 (CptPort
uid 72379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,238625,-23000,239375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 72381,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72382,0
va (VaSet
)
xt "-22000,238500,-12300,239500"
st "ramp_step_size_i : (13:0)"
blo "-22000,239300"
)
)
)
*474 (CptPort
uid 72383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,240625,-23000,241375"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 72385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72386,0
va (VaSet
)
xt "-22000,240500,-15000,241500"
st "initialize_window_i"
blo "-22000,241300"
)
)
)
*475 (CptPort
uid 72387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,242625,-23000,243375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 72389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72390,0
va (VaSet
)
xt "-22000,242500,-12800,243500"
st "restart_frame_aligned_i"
blo "-22000,243300"
)
)
)
]
shape (Rectangle
uid 72392,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-23000,191000,6000,244000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*476 (Text
uid 72394,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,219000,-4900,220000"
st "readout_card"
blo "-10600,219800"
)
*477 (Text
uid 72395,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,220000,-4700,221000"
st "flux_loop_ctrl"
blo "-10600,220800"
)
*478 (Text
uid 72396,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,221000,-10000,222000"
st "I3"
blo "-10600,221800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72398,0
text (MLText
uid 72399,0
va (VaSet
font "Courier New,8,0"
)
xt "-38000,191000,-38000,191000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*479 (SaComponent
uid 72572,0
optionalChildren [
*480 (CptPort
uid 72400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,250625,7750,251375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 72402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72403,0
va (VaSet
)
xt "3200,250500,6500,251500"
st "adc_clk_o"
ju 2
blo "6500,251300"
)
)
)
*481 (CptPort
uid 72404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,250125,-22000,250875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 72406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72407,0
va (VaSet
)
xt "-21000,250000,-14800,251000"
st "adc_coadd_en_i"
blo "-21000,250800"
)
)
)
*482 (CptPort
uid 72408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,252125,-22000,252875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 72410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72411,0
va (VaSet
)
xt "-21000,252000,-14400,253000"
st "adc_dat_i : (13:0)"
blo "-21000,252800"
)
)
)
*483 (CptPort
uid 72412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,254125,-22000,254875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 72414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72415,0
va (VaSet
)
xt "-21000,254000,-17800,255000"
st "adc_ovr_i"
blo "-21000,254800"
)
)
)
*484 (CptPort
uid 72416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,256125,-22000,256875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 72418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72419,0
va (VaSet
)
xt "-21000,256000,-17800,257000"
st "adc_rdy_i"
blo "-21000,256800"
)
)
)
*485 (CptPort
uid 72420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,258125,-22000,258875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 72422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72423,0
va (VaSet
)
xt "-21000,258000,-17900,259000"
st "clk_200_i"
blo "-21000,258800"
)
)
)
*486 (CptPort
uid 72424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,259125,-22000,259875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 72426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72427,0
va (VaSet
)
xt "-21000,259000,-18300,260000"
st "clk_50_i"
blo "-21000,259800"
)
)
)
*487 (CptPort
uid 72428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,261125,-22000,261875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 72430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72431,0
va (VaSet
)
xt "-21000,261000,-12300,262000"
st "coadded_addr_i : (5:0)"
blo "-21000,261800"
)
)
)
*488 (CptPort
uid 72432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,252125,7750,252875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 72434,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72435,0
va (VaSet
)
xt "-2300,252000,6500,253000"
st "coadded_dat_o : (31:0)"
ju 2
blo "6500,252800"
)
)
)
*489 (CptPort
uid 72436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,263125,-22000,263875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 72438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72439,0
va (VaSet
)
xt "-21000,263000,-13500,264000"
st "const_val_i : (13:0)"
blo "-21000,263800"
)
)
)
*490 (CptPort
uid 72440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,253625,7750,254375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 72442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72443,0
va (VaSet
)
xt "400,253500,6500,254500"
st "d_addr_o : (5:0)"
ju 2
blo "6500,254300"
)
)
)
*491 (CptPort
uid 72444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,265125,-22000,265875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 72446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72447,0
va (VaSet
)
xt "-21000,265000,-15200,266000"
st "d_dat_i : (31:0)"
blo "-21000,265800"
)
)
)
*492 (CptPort
uid 72448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,255125,7750,255875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 72450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72451,0
va (VaSet
)
xt "3200,255000,6500,256000"
st "dac_clk_o"
ju 2
blo "6500,255800"
)
)
)
*493 (CptPort
uid 72452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,267125,-22000,267875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 72454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72455,0
va (VaSet
)
xt "-21000,267000,-15800,268000"
st "dac_dat_en_i"
blo "-21000,267800"
)
)
)
*494 (CptPort
uid 72456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,256625,7750,257375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 72458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72459,0
va (VaSet
)
xt "-300,256500,6500,257500"
st "dac_dat_o : (13:0)"
ju 2
blo "6500,257300"
)
)
)
*495 (CptPort
uid 72460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,258125,7750,258875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 72462,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72463,0
va (VaSet
)
xt "-3100,258000,6500,259000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "6500,258800"
)
)
)
*496 (CptPort
uid 72464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,269125,-22000,269875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 72466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72467,0
va (VaSet
)
xt "-21000,269000,-11700,270000"
st "filter_coeff_dat_i : (31:0)"
blo "-21000,269800"
)
)
)
*497 (CptPort
uid 72468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,271125,-22000,271875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 72470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72471,0
va (VaSet
)
xt "-21000,271000,-12800,272000"
st "filtered_addr_i : (5:0)"
blo "-21000,271800"
)
)
)
*498 (CptPort
uid 72472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,259625,7750,260375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 72474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72475,0
va (VaSet
)
xt "-1800,259500,6500,260500"
st "filtered_dat_o : (31:0)"
ju 2
blo "6500,260300"
)
)
)
*499 (CptPort
uid 72476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,273125,-22000,273875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 72478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72479,0
va (VaSet
)
xt "-21000,273000,-14300,274000"
st "fsfb_addr_i : (5:0)"
blo "-21000,273800"
)
)
)
*500 (CptPort
uid 72480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,261125,7750,261875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 72482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72483,0
va (VaSet
)
xt "-300,261000,6500,262000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "6500,261800"
)
)
)
*501 (CptPort
uid 72484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,262625,7750,263375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 72486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72487,0
va (VaSet
)
xt "600,262500,6500,263500"
st "i_addr_o : (5:0)"
ju 2
blo "6500,263300"
)
)
)
*502 (CptPort
uid 72488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,275125,-22000,275875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 72490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72491,0
va (VaSet
)
xt "-21000,275000,-15400,276000"
st "i_dat_i : (31:0)"
blo "-21000,275800"
)
)
)
*503 (CptPort
uid 72492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,264125,7750,264875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 72494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72495,0
va (VaSet
)
xt "-2500,264000,6500,265000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "6500,264800"
)
)
)
*504 (CptPort
uid 72496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,276125,-22000,276875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 72498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72499,0
va (VaSet
)
xt "-21000,276000,-13400,277000"
st "offset_dat_i : (31:0)"
blo "-21000,276800"
)
)
)
*505 (CptPort
uid 72500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,265625,7750,266375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 72502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72503,0
va (VaSet
)
xt "400,265500,6500,266500"
st "p_addr_o : (5:0)"
ju 2
blo "6500,266300"
)
)
)
*506 (CptPort
uid 72504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,278125,-22000,278875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 72506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72507,0
va (VaSet
)
xt "-21000,278000,-15200,279000"
st "p_dat_i : (31:0)"
blo "-21000,278800"
)
)
)
*507 (CptPort
uid 72508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,280125,-22000,280875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 72510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72511,0
va (VaSet
)
xt "-21000,280000,-13500,281000"
st "ramp_amp_i : (13:0)"
blo "-21000,280800"
)
)
)
*508 (CptPort
uid 72512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,267125,7750,267875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 72514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72515,0
va (VaSet
)
xt "3000,267000,6500,268000"
st "raw_ack_o"
ju 2
blo "6500,267800"
)
)
)
*509 (CptPort
uid 72516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,282125,-22000,282875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 72518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72519,0
va (VaSet
)
xt "-21000,282000,-13900,283000"
st "raw_addr_i : (12:0)"
blo "-21000,282800"
)
)
)
*510 (CptPort
uid 72520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,268625,7750,269375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 72522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72523,0
va (VaSet
)
xt "-300,268500,6500,269500"
st "raw_dat_o : (13:0)"
ju 2
blo "6500,269300"
)
)
)
*511 (CptPort
uid 72524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,284125,-22000,284875"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 72526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72527,0
va (VaSet
)
xt "-21000,284000,-17600,285000"
st "raw_req_i"
blo "-21000,284800"
)
)
)
*512 (CptPort
uid 72528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,286125,-22000,286875"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 72530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72531,0
va (VaSet
)
xt "-21000,286000,-15100,287000"
st "restart_frame_i"
blo "-21000,286800"
)
)
)
*513 (CptPort
uid 72532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,288125,-22000,288875"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 72534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72535,0
va (VaSet
)
xt "-21000,288000,-15900,289000"
st "row_switch_i"
blo "-21000,288800"
)
)
)
*514 (CptPort
uid 72536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,290125,-22000,290875"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 72538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72539,0
va (VaSet
)
xt "-21000,290000,-19500,291000"
st "rst_i"
blo "-21000,290800"
)
)
)
*515 (CptPort
uid 72540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,270125,7750,270875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 72542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72543,0
va (VaSet
)
xt "-3300,270000,6500,271000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "6500,270800"
)
)
)
*516 (CptPort
uid 72544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,292125,-22000,292875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 72546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72547,0
va (VaSet
)
xt "-21000,292000,-12600,293000"
st "sa_bias_dat_i : (31:0)"
blo "-21000,292800"
)
)
)
*517 (CptPort
uid 72548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,293125,-22000,293875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 72550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72551,0
va (VaSet
)
xt "-21000,293000,-13000,294000"
st "servo_mode_i : (1:0)"
blo "-21000,293800"
)
)
)
*518 (CptPort
uid 72552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,271625,7750,272375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 72554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72555,0
va (VaSet
)
xt "400,271500,6500,272500"
st "z_addr_o : (5:0)"
ju 2
blo "6500,272300"
)
)
)
*519 (CptPort
uid 72556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,295125,-22000,295875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 72558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72559,0
va (VaSet
)
xt "-21000,295000,-15200,296000"
st "z_dat_i : (31:0)"
blo "-21000,295800"
)
)
)
*520 (CptPort
uid 72560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,297125,-22000,297875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 72562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72563,0
va (VaSet
)
xt "-21000,297000,-11300,298000"
st "ramp_step_size_i : (13:0)"
blo "-21000,297800"
)
)
)
*521 (CptPort
uid 72564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,299125,-22000,299875"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 72566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72567,0
va (VaSet
)
xt "-21000,299000,-14000,300000"
st "initialize_window_i"
blo "-21000,299800"
)
)
)
*522 (CptPort
uid 72568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,301125,-22000,301875"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 72570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72571,0
va (VaSet
)
xt "-21000,301000,-11800,302000"
st "restart_frame_aligned_i"
blo "-21000,301800"
)
)
)
]
shape (Rectangle
uid 72573,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,249500,7000,302500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72574,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
uid 72575,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,277500,-3900,278500"
st "readout_card"
blo "-9600,278300"
)
*524 (Text
uid 72576,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,278500,-3700,279500"
st "flux_loop_ctrl"
blo "-9600,279300"
)
*525 (Text
uid 72577,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,279500,-9000,280500"
st "I4"
blo "-9600,280300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72578,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72579,0
text (MLText
uid 72580,0
va (VaSet
font "Courier New,8,0"
)
xt "-37000,249500,-37000,249500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*526 (SaComponent
uid 72753,0
optionalChildren [
*527 (CptPort
uid 72581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,70125,223250,70875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 72583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72584,0
va (VaSet
)
xt "218700,70000,222000,71000"
st "adc_clk_o"
ju 2
blo "222000,70800"
)
)
)
*528 (CptPort
uid 72585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,69625,193500,70375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 72587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72588,0
va (VaSet
)
xt "194500,69500,200700,70500"
st "adc_coadd_en_i"
blo "194500,70300"
)
)
)
*529 (CptPort
uid 72589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,71625,193500,72375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 72591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72592,0
va (VaSet
)
xt "194500,71500,201100,72500"
st "adc_dat_i : (13:0)"
blo "194500,72300"
)
)
)
*530 (CptPort
uid 72593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,73625,193500,74375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 72595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72596,0
va (VaSet
)
xt "194500,73500,197700,74500"
st "adc_ovr_i"
blo "194500,74300"
)
)
)
*531 (CptPort
uid 72597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,75625,193500,76375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 72599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72600,0
va (VaSet
)
xt "194500,75500,197700,76500"
st "adc_rdy_i"
blo "194500,76300"
)
)
)
*532 (CptPort
uid 72601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,77625,193500,78375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 72603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72604,0
va (VaSet
)
xt "194500,77500,197600,78500"
st "clk_200_i"
blo "194500,78300"
)
)
)
*533 (CptPort
uid 72605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,78625,193500,79375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 72607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72608,0
va (VaSet
)
xt "194500,78500,197200,79500"
st "clk_50_i"
blo "194500,79300"
)
)
)
*534 (CptPort
uid 72609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,80625,193500,81375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 72611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72612,0
va (VaSet
)
xt "194500,80500,203200,81500"
st "coadded_addr_i : (5:0)"
blo "194500,81300"
)
)
)
*535 (CptPort
uid 72613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,72125,223250,72875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 72615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72616,0
va (VaSet
)
xt "213200,72000,222000,73000"
st "coadded_dat_o : (31:0)"
ju 2
blo "222000,72800"
)
)
)
*536 (CptPort
uid 72617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,82625,193500,83375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 72619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72620,0
va (VaSet
)
xt "194500,82500,202000,83500"
st "const_val_i : (13:0)"
blo "194500,83300"
)
)
)
*537 (CptPort
uid 72621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,73625,223250,74375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 72623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72624,0
va (VaSet
)
xt "215900,73500,222000,74500"
st "d_addr_o : (5:0)"
ju 2
blo "222000,74300"
)
)
)
*538 (CptPort
uid 72625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,84625,193500,85375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 72627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72628,0
va (VaSet
)
xt "194500,84500,200300,85500"
st "d_dat_i : (31:0)"
blo "194500,85300"
)
)
)
*539 (CptPort
uid 72629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,74625,223250,75375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 72631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72632,0
va (VaSet
)
xt "218700,74500,222000,75500"
st "dac_clk_o"
ju 2
blo "222000,75300"
)
)
)
*540 (CptPort
uid 72633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,86625,193500,87375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 72635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72636,0
va (VaSet
)
xt "194500,86500,199700,87500"
st "dac_dat_en_i"
blo "194500,87300"
)
)
)
*541 (CptPort
uid 72637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,76125,223250,76875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 72639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72640,0
va (VaSet
)
xt "215200,76000,222000,77000"
st "dac_dat_o : (13:0)"
ju 2
blo "222000,76800"
)
)
)
*542 (CptPort
uid 72641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,78125,223250,78875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 72643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72644,0
va (VaSet
)
xt "212400,78000,222000,79000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "222000,78800"
)
)
)
*543 (CptPort
uid 72645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,88625,193500,89375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 72647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72648,0
va (VaSet
)
xt "194500,88500,203800,89500"
st "filter_coeff_dat_i : (31:0)"
blo "194500,89300"
)
)
)
*544 (CptPort
uid 72649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,90625,193500,91375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 72651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72652,0
va (VaSet
)
xt "194500,90500,202700,91500"
st "filtered_addr_i : (5:0)"
blo "194500,91300"
)
)
)
*545 (CptPort
uid 72653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,79625,223250,80375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 72655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72656,0
va (VaSet
)
xt "213700,79500,222000,80500"
st "filtered_dat_o : (31:0)"
ju 2
blo "222000,80300"
)
)
)
*546 (CptPort
uid 72657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,92625,193500,93375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 72659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72660,0
va (VaSet
)
xt "194500,92500,201200,93500"
st "fsfb_addr_i : (5:0)"
blo "194500,93300"
)
)
)
*547 (CptPort
uid 72661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,81125,223250,81875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 72663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72664,0
va (VaSet
)
xt "215200,81000,222000,82000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "222000,81800"
)
)
)
*548 (CptPort
uid 72665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,82625,223250,83375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 72667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72668,0
va (VaSet
)
xt "216100,82500,222000,83500"
st "i_addr_o : (5:0)"
ju 2
blo "222000,83300"
)
)
)
*549 (CptPort
uid 72669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,94625,193500,95375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 72671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72672,0
va (VaSet
)
xt "194500,94500,200100,95500"
st "i_dat_i : (31:0)"
blo "194500,95300"
)
)
)
*550 (CptPort
uid 72673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,83625,223250,84375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 72675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72676,0
va (VaSet
)
xt "213000,83500,222000,84500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "222000,84300"
)
)
)
*551 (CptPort
uid 72677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,95625,193500,96375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 72679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72680,0
va (VaSet
)
xt "194500,95500,202100,96500"
st "offset_dat_i : (31:0)"
blo "194500,96300"
)
)
)
*552 (CptPort
uid 72681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,85625,223250,86375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 72683,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72684,0
va (VaSet
)
xt "215900,85500,222000,86500"
st "p_addr_o : (5:0)"
ju 2
blo "222000,86300"
)
)
)
*553 (CptPort
uid 72685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,97625,193500,98375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 72687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72688,0
va (VaSet
)
xt "194500,97500,200300,98500"
st "p_dat_i : (31:0)"
blo "194500,98300"
)
)
)
*554 (CptPort
uid 72689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,99625,193500,100375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 72691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72692,0
va (VaSet
)
xt "194500,99500,202000,100500"
st "ramp_amp_i : (13:0)"
blo "194500,100300"
)
)
)
*555 (CptPort
uid 72693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,87125,223250,87875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 72695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72696,0
va (VaSet
)
xt "218500,87000,222000,88000"
st "raw_ack_o"
ju 2
blo "222000,87800"
)
)
)
*556 (CptPort
uid 72697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,101625,193500,102375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 72699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72700,0
va (VaSet
)
xt "194500,101500,201600,102500"
st "raw_addr_i : (12:0)"
blo "194500,102300"
)
)
)
*557 (CptPort
uid 72701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,88625,223250,89375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 72703,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72704,0
va (VaSet
)
xt "215200,88500,222000,89500"
st "raw_dat_o : (13:0)"
ju 2
blo "222000,89300"
)
)
)
*558 (CptPort
uid 72705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,103625,193500,104375"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 72707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72708,0
va (VaSet
)
xt "194500,103500,197900,104500"
st "raw_req_i"
blo "194500,104300"
)
)
)
*559 (CptPort
uid 72709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,105625,193500,106375"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 72711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72712,0
va (VaSet
)
xt "194500,105500,200400,106500"
st "restart_frame_i"
blo "194500,106300"
)
)
)
*560 (CptPort
uid 72713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,107625,193500,108375"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 72715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72716,0
va (VaSet
)
xt "194500,107500,199600,108500"
st "row_switch_i"
blo "194500,108300"
)
)
)
*561 (CptPort
uid 72717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,109625,193500,110375"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 72719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72720,0
va (VaSet
)
xt "194500,109500,196000,110500"
st "rst_i"
blo "194500,110300"
)
)
)
*562 (CptPort
uid 72721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,89625,223250,90375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 72723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72724,0
va (VaSet
)
xt "212200,89500,222000,90500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "222000,90300"
)
)
)
*563 (CptPort
uid 72725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,111625,193500,112375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 72727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72728,0
va (VaSet
)
xt "194500,111500,202900,112500"
st "sa_bias_dat_i : (31:0)"
blo "194500,112300"
)
)
)
*564 (CptPort
uid 72729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,112625,193500,113375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 72731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72732,0
va (VaSet
)
xt "194500,112500,202500,113500"
st "servo_mode_i : (1:0)"
blo "194500,113300"
)
)
)
*565 (CptPort
uid 72733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,91625,223250,92375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 72735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72736,0
va (VaSet
)
xt "215900,91500,222000,92500"
st "z_addr_o : (5:0)"
ju 2
blo "222000,92300"
)
)
)
*566 (CptPort
uid 72737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,114625,193500,115375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 72739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72740,0
va (VaSet
)
xt "194500,114500,200300,115500"
st "z_dat_i : (31:0)"
blo "194500,115300"
)
)
)
*567 (CptPort
uid 72741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,116625,193500,117375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 72743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72744,0
va (VaSet
)
xt "194500,116500,204200,117500"
st "ramp_step_size_i : (13:0)"
blo "194500,117300"
)
)
)
*568 (CptPort
uid 72745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,118625,193500,119375"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 72747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72748,0
va (VaSet
)
xt "194500,118500,201500,119500"
st "initialize_window_i"
blo "194500,119300"
)
)
)
*569 (CptPort
uid 72749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72750,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,120625,193500,121375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 72751,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72752,0
va (VaSet
)
xt "194500,120500,203700,121500"
st "restart_frame_aligned_i"
blo "194500,121300"
)
)
)
]
shape (Rectangle
uid 72754,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "193500,69000,222500,122000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72755,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*570 (Text
uid 72756,0
va (VaSet
font "Arial,8,1"
)
xt "205900,97000,211600,98000"
st "readout_card"
blo "205900,97800"
)
*571 (Text
uid 72757,0
va (VaSet
font "Arial,8,1"
)
xt "205900,98000,211800,99000"
st "flux_loop_ctrl"
blo "205900,98800"
)
*572 (Text
uid 72758,0
va (VaSet
font "Arial,8,1"
)
xt "205900,99000,206500,100000"
st "I5"
blo "205900,99800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72759,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72760,0
text (MLText
uid 72761,0
va (VaSet
font "Courier New,8,0"
)
xt "178500,69000,178500,69000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*573 (SaComponent
uid 72934,0
optionalChildren [
*574 (CptPort
uid 72762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,127125,221250,127875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 72764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72765,0
va (VaSet
)
xt "216700,127000,220000,128000"
st "adc_clk_o"
ju 2
blo "220000,127800"
)
)
)
*575 (CptPort
uid 72766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,126625,191500,127375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 72768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72769,0
va (VaSet
)
xt "192500,126500,198700,127500"
st "adc_coadd_en_i"
blo "192500,127300"
)
)
)
*576 (CptPort
uid 72770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,128625,191500,129375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 72772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72773,0
va (VaSet
)
xt "192500,128500,199100,129500"
st "adc_dat_i : (13:0)"
blo "192500,129300"
)
)
)
*577 (CptPort
uid 72774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,130625,191500,131375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 72776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72777,0
va (VaSet
)
xt "192500,130500,195700,131500"
st "adc_ovr_i"
blo "192500,131300"
)
)
)
*578 (CptPort
uid 72778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,132625,191500,133375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 72780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72781,0
va (VaSet
)
xt "192500,132500,195700,133500"
st "adc_rdy_i"
blo "192500,133300"
)
)
)
*579 (CptPort
uid 72782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,134625,191500,135375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 72784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72785,0
va (VaSet
)
xt "192500,134500,195600,135500"
st "clk_200_i"
blo "192500,135300"
)
)
)
*580 (CptPort
uid 72786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,135625,191500,136375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 72788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72789,0
va (VaSet
)
xt "192500,135500,195200,136500"
st "clk_50_i"
blo "192500,136300"
)
)
)
*581 (CptPort
uid 72790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,137625,191500,138375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 72792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72793,0
va (VaSet
)
xt "192500,137500,201200,138500"
st "coadded_addr_i : (5:0)"
blo "192500,138300"
)
)
)
*582 (CptPort
uid 72794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,128625,221250,129375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 72796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72797,0
va (VaSet
)
xt "211200,128500,220000,129500"
st "coadded_dat_o : (31:0)"
ju 2
blo "220000,129300"
)
)
)
*583 (CptPort
uid 72798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,139625,191500,140375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 72800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72801,0
va (VaSet
)
xt "192500,139500,200000,140500"
st "const_val_i : (13:0)"
blo "192500,140300"
)
)
)
*584 (CptPort
uid 72802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,130125,221250,130875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 72804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72805,0
va (VaSet
)
xt "213900,130000,220000,131000"
st "d_addr_o : (5:0)"
ju 2
blo "220000,130800"
)
)
)
*585 (CptPort
uid 72806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,141625,191500,142375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 72808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72809,0
va (VaSet
)
xt "192500,141500,198300,142500"
st "d_dat_i : (31:0)"
blo "192500,142300"
)
)
)
*586 (CptPort
uid 72810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,131625,221250,132375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 72812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72813,0
va (VaSet
)
xt "216700,131500,220000,132500"
st "dac_clk_o"
ju 2
blo "220000,132300"
)
)
)
*587 (CptPort
uid 72814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,143625,191500,144375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 72816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72817,0
va (VaSet
)
xt "192500,143500,197700,144500"
st "dac_dat_en_i"
blo "192500,144300"
)
)
)
*588 (CptPort
uid 72818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,133125,221250,133875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 72820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72821,0
va (VaSet
)
xt "213200,133000,220000,134000"
st "dac_dat_o : (13:0)"
ju 2
blo "220000,133800"
)
)
)
*589 (CptPort
uid 72822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,134625,221250,135375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 72824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72825,0
va (VaSet
)
xt "210400,134500,220000,135500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "220000,135300"
)
)
)
*590 (CptPort
uid 72826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,145625,191500,146375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 72828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72829,0
va (VaSet
)
xt "192500,145500,201800,146500"
st "filter_coeff_dat_i : (31:0)"
blo "192500,146300"
)
)
)
*591 (CptPort
uid 72830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,147625,191500,148375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 72832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72833,0
va (VaSet
)
xt "192500,147500,200700,148500"
st "filtered_addr_i : (5:0)"
blo "192500,148300"
)
)
)
*592 (CptPort
uid 72834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,136125,221250,136875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 72836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72837,0
va (VaSet
)
xt "211700,136000,220000,137000"
st "filtered_dat_o : (31:0)"
ju 2
blo "220000,136800"
)
)
)
*593 (CptPort
uid 72838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,149625,191500,150375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 72840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72841,0
va (VaSet
)
xt "192500,149500,199200,150500"
st "fsfb_addr_i : (5:0)"
blo "192500,150300"
)
)
)
*594 (CptPort
uid 72842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,137625,221250,138375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 72844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72845,0
va (VaSet
)
xt "213200,137500,220000,138500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "220000,138300"
)
)
)
*595 (CptPort
uid 72846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,139125,221250,139875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 72848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72849,0
va (VaSet
)
xt "214100,139000,220000,140000"
st "i_addr_o : (5:0)"
ju 2
blo "220000,139800"
)
)
)
*596 (CptPort
uid 72850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,151625,191500,152375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 72852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72853,0
va (VaSet
)
xt "192500,151500,198100,152500"
st "i_dat_i : (31:0)"
blo "192500,152300"
)
)
)
*597 (CptPort
uid 72854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,140625,221250,141375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 72856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72857,0
va (VaSet
)
xt "211000,140500,220000,141500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "220000,141300"
)
)
)
*598 (CptPort
uid 72858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,152625,191500,153375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 72860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72861,0
va (VaSet
)
xt "192500,152500,200100,153500"
st "offset_dat_i : (31:0)"
blo "192500,153300"
)
)
)
*599 (CptPort
uid 72862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,142125,221250,142875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 72864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72865,0
va (VaSet
)
xt "213900,142000,220000,143000"
st "p_addr_o : (5:0)"
ju 2
blo "220000,142800"
)
)
)
*600 (CptPort
uid 72866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,154625,191500,155375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 72868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72869,0
va (VaSet
)
xt "192500,154500,198300,155500"
st "p_dat_i : (31:0)"
blo "192500,155300"
)
)
)
*601 (CptPort
uid 72870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,156625,191500,157375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 72872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72873,0
va (VaSet
)
xt "192500,156500,200000,157500"
st "ramp_amp_i : (13:0)"
blo "192500,157300"
)
)
)
*602 (CptPort
uid 72874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,143625,221250,144375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 72876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72877,0
va (VaSet
)
xt "216500,143500,220000,144500"
st "raw_ack_o"
ju 2
blo "220000,144300"
)
)
)
*603 (CptPort
uid 72878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,158625,191500,159375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 72880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72881,0
va (VaSet
)
xt "192500,158500,199600,159500"
st "raw_addr_i : (12:0)"
blo "192500,159300"
)
)
)
*604 (CptPort
uid 72882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,145125,221250,145875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 72884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72885,0
va (VaSet
)
xt "213200,145000,220000,146000"
st "raw_dat_o : (13:0)"
ju 2
blo "220000,145800"
)
)
)
*605 (CptPort
uid 72886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,160625,191500,161375"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 72888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72889,0
va (VaSet
)
xt "192500,160500,195900,161500"
st "raw_req_i"
blo "192500,161300"
)
)
)
*606 (CptPort
uid 72890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,162625,191500,163375"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 72892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72893,0
va (VaSet
)
xt "192500,162500,198400,163500"
st "restart_frame_i"
blo "192500,163300"
)
)
)
*607 (CptPort
uid 72894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,164625,191500,165375"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 72896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72897,0
va (VaSet
)
xt "192500,164500,197600,165500"
st "row_switch_i"
blo "192500,165300"
)
)
)
*608 (CptPort
uid 72898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,166625,191500,167375"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 72900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72901,0
va (VaSet
)
xt "192500,166500,194000,167500"
st "rst_i"
blo "192500,167300"
)
)
)
*609 (CptPort
uid 72902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,146625,221250,147375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 72904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72905,0
va (VaSet
)
xt "210200,146500,220000,147500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "220000,147300"
)
)
)
*610 (CptPort
uid 72906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,168625,191500,169375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 72908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72909,0
va (VaSet
)
xt "192500,168500,200900,169500"
st "sa_bias_dat_i : (31:0)"
blo "192500,169300"
)
)
)
*611 (CptPort
uid 72910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,169625,191500,170375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 72912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72913,0
va (VaSet
)
xt "192500,169500,200500,170500"
st "servo_mode_i : (1:0)"
blo "192500,170300"
)
)
)
*612 (CptPort
uid 72914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,148125,221250,148875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 72916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72917,0
va (VaSet
)
xt "213900,148000,220000,149000"
st "z_addr_o : (5:0)"
ju 2
blo "220000,148800"
)
)
)
*613 (CptPort
uid 72918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,171625,191500,172375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 72920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72921,0
va (VaSet
)
xt "192500,171500,198300,172500"
st "z_dat_i : (31:0)"
blo "192500,172300"
)
)
)
*614 (CptPort
uid 72922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,173625,191500,174375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 72924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72925,0
va (VaSet
)
xt "192500,173500,202200,174500"
st "ramp_step_size_i : (13:0)"
blo "192500,174300"
)
)
)
*615 (CptPort
uid 72926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,175625,191500,176375"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 72928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72929,0
va (VaSet
)
xt "192500,175500,199500,176500"
st "initialize_window_i"
blo "192500,176300"
)
)
)
*616 (CptPort
uid 72930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,177625,191500,178375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 72932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72933,0
va (VaSet
)
xt "192500,177500,201700,178500"
st "restart_frame_aligned_i"
blo "192500,178300"
)
)
)
]
shape (Rectangle
uid 72935,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "191500,126000,220500,179000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72936,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*617 (Text
uid 72937,0
va (VaSet
font "Arial,8,1"
)
xt "203900,154000,209600,155000"
st "readout_card"
blo "203900,154800"
)
*618 (Text
uid 72938,0
va (VaSet
font "Arial,8,1"
)
xt "203900,155000,209800,156000"
st "flux_loop_ctrl"
blo "203900,155800"
)
*619 (Text
uid 72939,0
va (VaSet
font "Arial,8,1"
)
xt "203900,156000,204500,157000"
st "I6"
blo "203900,156800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72940,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72941,0
text (MLText
uid 72942,0
va (VaSet
font "Courier New,8,0"
)
xt "176500,126000,176500,126000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*620 (SaComponent
uid 73115,0
optionalChildren [
*621 (CptPort
uid 72943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,187125,225750,187875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 72945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72946,0
va (VaSet
)
xt "221200,187000,224500,188000"
st "adc_clk_o"
ju 2
blo "224500,187800"
)
)
)
*622 (CptPort
uid 72947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,186625,196000,187375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 72949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72950,0
va (VaSet
)
xt "197000,186500,203200,187500"
st "adc_coadd_en_i"
blo "197000,187300"
)
)
)
*623 (CptPort
uid 72951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,188625,196000,189375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 72953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72954,0
va (VaSet
)
xt "197000,188500,203600,189500"
st "adc_dat_i : (13:0)"
blo "197000,189300"
)
)
)
*624 (CptPort
uid 72955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,190625,196000,191375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 72957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72958,0
va (VaSet
)
xt "197000,190500,200200,191500"
st "adc_ovr_i"
blo "197000,191300"
)
)
)
*625 (CptPort
uid 72959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,192625,196000,193375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 72961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72962,0
va (VaSet
)
xt "197000,192500,200200,193500"
st "adc_rdy_i"
blo "197000,193300"
)
)
)
*626 (CptPort
uid 72963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,194625,196000,195375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 72965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72966,0
va (VaSet
)
xt "197000,194500,200100,195500"
st "clk_200_i"
blo "197000,195300"
)
)
)
*627 (CptPort
uid 72967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,195625,196000,196375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 72969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72970,0
va (VaSet
)
xt "197000,195500,199700,196500"
st "clk_50_i"
blo "197000,196300"
)
)
)
*628 (CptPort
uid 72971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,197625,196000,198375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 72973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72974,0
va (VaSet
)
xt "197000,197500,205700,198500"
st "coadded_addr_i : (5:0)"
blo "197000,198300"
)
)
)
*629 (CptPort
uid 72975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,188625,225750,189375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 72977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72978,0
va (VaSet
)
xt "215700,188500,224500,189500"
st "coadded_dat_o : (31:0)"
ju 2
blo "224500,189300"
)
)
)
*630 (CptPort
uid 72979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,199625,196000,200375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 72981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72982,0
va (VaSet
)
xt "197000,199500,204500,200500"
st "const_val_i : (13:0)"
blo "197000,200300"
)
)
)
*631 (CptPort
uid 72983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,190125,225750,190875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 72985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72986,0
va (VaSet
)
xt "218400,190000,224500,191000"
st "d_addr_o : (5:0)"
ju 2
blo "224500,190800"
)
)
)
*632 (CptPort
uid 72987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,201625,196000,202375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 72989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72990,0
va (VaSet
)
xt "197000,201500,202800,202500"
st "d_dat_i : (31:0)"
blo "197000,202300"
)
)
)
*633 (CptPort
uid 72991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,191625,225750,192375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 72993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72994,0
va (VaSet
)
xt "221200,191500,224500,192500"
st "dac_clk_o"
ju 2
blo "224500,192300"
)
)
)
*634 (CptPort
uid 72995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,203625,196000,204375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 72997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72998,0
va (VaSet
)
xt "197000,203500,202200,204500"
st "dac_dat_en_i"
blo "197000,204300"
)
)
)
*635 (CptPort
uid 72999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,193125,225750,193875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 73001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73002,0
va (VaSet
)
xt "217700,193000,224500,194000"
st "dac_dat_o : (13:0)"
ju 2
blo "224500,193800"
)
)
)
*636 (CptPort
uid 73003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,194625,225750,195375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 73005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73006,0
va (VaSet
)
xt "214900,194500,224500,195500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "224500,195300"
)
)
)
*637 (CptPort
uid 73007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,205625,196000,206375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 73009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73010,0
va (VaSet
)
xt "197000,205500,206300,206500"
st "filter_coeff_dat_i : (31:0)"
blo "197000,206300"
)
)
)
*638 (CptPort
uid 73011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,207625,196000,208375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 73013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73014,0
va (VaSet
)
xt "197000,207500,205200,208500"
st "filtered_addr_i : (5:0)"
blo "197000,208300"
)
)
)
*639 (CptPort
uid 73015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,196125,225750,196875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 73017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73018,0
va (VaSet
)
xt "216200,196000,224500,197000"
st "filtered_dat_o : (31:0)"
ju 2
blo "224500,196800"
)
)
)
*640 (CptPort
uid 73019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,209625,196000,210375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 73021,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73022,0
va (VaSet
)
xt "197000,209500,203700,210500"
st "fsfb_addr_i : (5:0)"
blo "197000,210300"
)
)
)
*641 (CptPort
uid 73023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,197625,225750,198375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 73025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73026,0
va (VaSet
)
xt "217700,197500,224500,198500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "224500,198300"
)
)
)
*642 (CptPort
uid 73027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,199125,225750,199875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 73029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73030,0
va (VaSet
)
xt "218600,199000,224500,200000"
st "i_addr_o : (5:0)"
ju 2
blo "224500,199800"
)
)
)
*643 (CptPort
uid 73031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,211625,196000,212375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 73033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73034,0
va (VaSet
)
xt "197000,211500,202600,212500"
st "i_dat_i : (31:0)"
blo "197000,212300"
)
)
)
*644 (CptPort
uid 73035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,200625,225750,201375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 73037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73038,0
va (VaSet
)
xt "215500,200500,224500,201500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "224500,201300"
)
)
)
*645 (CptPort
uid 73039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,212625,196000,213375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 73041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73042,0
va (VaSet
)
xt "197000,212500,204600,213500"
st "offset_dat_i : (31:0)"
blo "197000,213300"
)
)
)
*646 (CptPort
uid 73043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,202125,225750,202875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 73045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73046,0
va (VaSet
)
xt "218400,202000,224500,203000"
st "p_addr_o : (5:0)"
ju 2
blo "224500,202800"
)
)
)
*647 (CptPort
uid 73047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,214625,196000,215375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 73049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73050,0
va (VaSet
)
xt "197000,214500,202800,215500"
st "p_dat_i : (31:0)"
blo "197000,215300"
)
)
)
*648 (CptPort
uid 73051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,216625,196000,217375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 73053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73054,0
va (VaSet
)
xt "197000,216500,204500,217500"
st "ramp_amp_i : (13:0)"
blo "197000,217300"
)
)
)
*649 (CptPort
uid 73055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,203625,225750,204375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 73057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73058,0
va (VaSet
)
xt "221000,203500,224500,204500"
st "raw_ack_o"
ju 2
blo "224500,204300"
)
)
)
*650 (CptPort
uid 73059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,218625,196000,219375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 73061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73062,0
va (VaSet
)
xt "197000,218500,204100,219500"
st "raw_addr_i : (12:0)"
blo "197000,219300"
)
)
)
*651 (CptPort
uid 73063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,205125,225750,205875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 73065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73066,0
va (VaSet
)
xt "217700,205000,224500,206000"
st "raw_dat_o : (13:0)"
ju 2
blo "224500,205800"
)
)
)
*652 (CptPort
uid 73067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,220625,196000,221375"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 73069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73070,0
va (VaSet
)
xt "197000,220500,200400,221500"
st "raw_req_i"
blo "197000,221300"
)
)
)
*653 (CptPort
uid 73071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,222625,196000,223375"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 73073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73074,0
va (VaSet
)
xt "197000,222500,202900,223500"
st "restart_frame_i"
blo "197000,223300"
)
)
)
*654 (CptPort
uid 73075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,224625,196000,225375"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 73077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73078,0
va (VaSet
)
xt "197000,224500,202100,225500"
st "row_switch_i"
blo "197000,225300"
)
)
)
*655 (CptPort
uid 73079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,226625,196000,227375"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 73081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73082,0
va (VaSet
)
xt "197000,226500,198500,227500"
st "rst_i"
blo "197000,227300"
)
)
)
*656 (CptPort
uid 73083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,206625,225750,207375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 73085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73086,0
va (VaSet
)
xt "214700,206500,224500,207500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "224500,207300"
)
)
)
*657 (CptPort
uid 73087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,228625,196000,229375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 73089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73090,0
va (VaSet
)
xt "197000,228500,205400,229500"
st "sa_bias_dat_i : (31:0)"
blo "197000,229300"
)
)
)
*658 (CptPort
uid 73091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,229625,196000,230375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 73093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73094,0
va (VaSet
)
xt "197000,229500,205000,230500"
st "servo_mode_i : (1:0)"
blo "197000,230300"
)
)
)
*659 (CptPort
uid 73095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,208125,225750,208875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 73097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73098,0
va (VaSet
)
xt "218400,208000,224500,209000"
st "z_addr_o : (5:0)"
ju 2
blo "224500,208800"
)
)
)
*660 (CptPort
uid 73099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,231625,196000,232375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 73101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73102,0
va (VaSet
)
xt "197000,231500,202800,232500"
st "z_dat_i : (31:0)"
blo "197000,232300"
)
)
)
*661 (CptPort
uid 73103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,233625,196000,234375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 73105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73106,0
va (VaSet
)
xt "197000,233500,206700,234500"
st "ramp_step_size_i : (13:0)"
blo "197000,234300"
)
)
)
*662 (CptPort
uid 73107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,235625,196000,236375"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 73109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73110,0
va (VaSet
)
xt "197000,235500,204000,236500"
st "initialize_window_i"
blo "197000,236300"
)
)
)
*663 (CptPort
uid 73111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,237625,196000,238375"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 73113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73114,0
va (VaSet
)
xt "197000,237500,206200,238500"
st "restart_frame_aligned_i"
blo "197000,238300"
)
)
)
]
shape (Rectangle
uid 73116,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "196000,186000,225000,239000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 73117,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*664 (Text
uid 73118,0
va (VaSet
font "Arial,8,1"
)
xt "208400,214000,214100,215000"
st "readout_card"
blo "208400,214800"
)
*665 (Text
uid 73119,0
va (VaSet
font "Arial,8,1"
)
xt "208400,215000,214300,216000"
st "flux_loop_ctrl"
blo "208400,215800"
)
*666 (Text
uid 73120,0
va (VaSet
font "Arial,8,1"
)
xt "208400,216000,209000,217000"
st "I7"
blo "208400,216800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 73121,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 73122,0
text (MLText
uid 73123,0
va (VaSet
font "Courier New,8,0"
)
xt "181000,186000,181000,186000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*667 (SaComponent
uid 73296,0
optionalChildren [
*668 (CptPort
uid 73124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,245625,222750,246375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 27
r 1
tg (CPTG
uid 73126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73127,0
va (VaSet
)
xt "218200,245500,221500,246500"
st "adc_clk_o"
ju 2
blo "221500,246300"
)
)
)
*669 (CptPort
uid 73128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,245125,193000,245875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 73130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73131,0
va (VaSet
)
xt "194000,245000,200200,246000"
st "adc_coadd_en_i"
blo "194000,245800"
)
)
)
*670 (CptPort
uid 73132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,247125,193000,247875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 73134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73135,0
va (VaSet
)
xt "194000,247000,200600,248000"
st "adc_dat_i : (13:0)"
blo "194000,247800"
)
)
)
*671 (CptPort
uid 73136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,249125,193000,249875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 73138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73139,0
va (VaSet
)
xt "194000,249000,197200,250000"
st "adc_ovr_i"
blo "194000,249800"
)
)
)
*672 (CptPort
uid 73140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,251125,193000,251875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 73142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73143,0
va (VaSet
)
xt "194000,251000,197200,252000"
st "adc_rdy_i"
blo "194000,251800"
)
)
)
*673 (CptPort
uid 73144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,253125,193000,253875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 73146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73147,0
va (VaSet
)
xt "194000,253000,197100,254000"
st "clk_200_i"
blo "194000,253800"
)
)
)
*674 (CptPort
uid 73148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,254125,193000,254875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 73150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73151,0
va (VaSet
)
xt "194000,254000,196700,255000"
st "clk_50_i"
blo "194000,254800"
)
)
)
*675 (CptPort
uid 73152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,256125,193000,256875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 73154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73155,0
va (VaSet
)
xt "194000,256000,202700,257000"
st "coadded_addr_i : (5:0)"
blo "194000,256800"
)
)
)
*676 (CptPort
uid 73156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,247125,222750,247875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 28
r 9
tg (CPTG
uid 73158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73159,0
va (VaSet
)
xt "212700,247000,221500,248000"
st "coadded_dat_o : (31:0)"
ju 2
blo "221500,247800"
)
)
)
*677 (CptPort
uid 73160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,258125,193000,258875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 73162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73163,0
va (VaSet
)
xt "194000,258000,201500,259000"
st "const_val_i : (13:0)"
blo "194000,258800"
)
)
)
*678 (CptPort
uid 73164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,248625,222750,249375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 29
r 11
tg (CPTG
uid 73166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73167,0
va (VaSet
)
xt "215400,248500,221500,249500"
st "d_addr_o : (5:0)"
ju 2
blo "221500,249300"
)
)
)
*679 (CptPort
uid 73168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,260125,193000,260875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 73170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73171,0
va (VaSet
)
xt "194000,260000,199800,261000"
st "d_dat_i : (31:0)"
blo "194000,260800"
)
)
)
*680 (CptPort
uid 73172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,250125,222750,250875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 30
r 13
tg (CPTG
uid 73174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73175,0
va (VaSet
)
xt "218200,250000,221500,251000"
st "dac_clk_o"
ju 2
blo "221500,250800"
)
)
)
*681 (CptPort
uid 73176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,262125,193000,262875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 73178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73179,0
va (VaSet
)
xt "194000,262000,199200,263000"
st "dac_dat_en_i"
blo "194000,262800"
)
)
)
*682 (CptPort
uid 73180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,251625,222750,252375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 31
r 15
tg (CPTG
uid 73182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73183,0
va (VaSet
)
xt "214700,251500,221500,252500"
st "dac_dat_o : (13:0)"
ju 2
blo "221500,252300"
)
)
)
*683 (CptPort
uid 73184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,253125,222750,253875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 32
r 16
tg (CPTG
uid 73186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73187,0
va (VaSet
)
xt "211900,253000,221500,254000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "221500,253800"
)
)
)
*684 (CptPort
uid 73188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,264125,193000,264875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 73190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73191,0
va (VaSet
)
xt "194000,264000,203300,265000"
st "filter_coeff_dat_i : (31:0)"
blo "194000,264800"
)
)
)
*685 (CptPort
uid 73192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,266125,193000,266875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 73194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73195,0
va (VaSet
)
xt "194000,266000,202200,267000"
st "filtered_addr_i : (5:0)"
blo "194000,266800"
)
)
)
*686 (CptPort
uid 73196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,254625,222750,255375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 19
tg (CPTG
uid 73198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73199,0
va (VaSet
)
xt "213200,254500,221500,255500"
st "filtered_dat_o : (31:0)"
ju 2
blo "221500,255300"
)
)
)
*687 (CptPort
uid 73200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,268125,193000,268875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 73202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73203,0
va (VaSet
)
xt "194000,268000,200700,269000"
st "fsfb_addr_i : (5:0)"
blo "194000,268800"
)
)
)
*688 (CptPort
uid 73204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,256125,222750,256875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 34
r 21
tg (CPTG
uid 73206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73207,0
va (VaSet
)
xt "214700,256000,221500,257000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "221500,256800"
)
)
)
*689 (CptPort
uid 73208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,257625,222750,258375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 35
r 22
tg (CPTG
uid 73210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73211,0
va (VaSet
)
xt "215600,257500,221500,258500"
st "i_addr_o : (5:0)"
ju 2
blo "221500,258300"
)
)
)
*690 (CptPort
uid 73212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,270125,193000,270875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 73214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73215,0
va (VaSet
)
xt "194000,270000,199600,271000"
st "i_dat_i : (31:0)"
blo "194000,270800"
)
)
)
*691 (CptPort
uid 73216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,259125,222750,259875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 36
r 24
tg (CPTG
uid 73218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73219,0
va (VaSet
)
xt "212500,259000,221500,260000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "221500,259800"
)
)
)
*692 (CptPort
uid 73220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,271125,193000,271875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 73222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73223,0
va (VaSet
)
xt "194000,271000,201600,272000"
st "offset_dat_i : (31:0)"
blo "194000,271800"
)
)
)
*693 (CptPort
uid 73224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,260625,222750,261375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 37
r 26
tg (CPTG
uid 73226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73227,0
va (VaSet
)
xt "215400,260500,221500,261500"
st "p_addr_o : (5:0)"
ju 2
blo "221500,261300"
)
)
)
*694 (CptPort
uid 73228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,273125,193000,273875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 73230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73231,0
va (VaSet
)
xt "194000,273000,199800,274000"
st "p_dat_i : (31:0)"
blo "194000,273800"
)
)
)
*695 (CptPort
uid 73232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,275125,193000,275875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 73234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73235,0
va (VaSet
)
xt "194000,275000,201500,276000"
st "ramp_amp_i : (13:0)"
blo "194000,275800"
)
)
)
*696 (CptPort
uid 73236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,262125,222750,262875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 38
r 29
tg (CPTG
uid 73238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73239,0
va (VaSet
)
xt "218000,262000,221500,263000"
st "raw_ack_o"
ju 2
blo "221500,262800"
)
)
)
*697 (CptPort
uid 73240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,277125,193000,277875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 19
r 30
tg (CPTG
uid 73242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73243,0
va (VaSet
)
xt "194000,277000,201100,278000"
st "raw_addr_i : (12:0)"
blo "194000,277800"
)
)
)
*698 (CptPort
uid 73244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,263625,222750,264375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 39
r 31
tg (CPTG
uid 73246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73247,0
va (VaSet
)
xt "214700,263500,221500,264500"
st "raw_dat_o : (13:0)"
ju 2
blo "221500,264300"
)
)
)
*699 (CptPort
uid 73248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,279125,193000,279875"
)
n "raw_req_i"
t "std_logic"
o 20
r 32
tg (CPTG
uid 73250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73251,0
va (VaSet
)
xt "194000,279000,197400,280000"
st "raw_req_i"
blo "194000,279800"
)
)
)
*700 (CptPort
uid 73252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,281125,193000,281875"
)
n "restart_frame_i"
t "std_logic"
o 21
r 33
tg (CPTG
uid 73254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73255,0
va (VaSet
)
xt "194000,281000,199900,282000"
st "restart_frame_i"
blo "194000,281800"
)
)
)
*701 (CptPort
uid 73256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,283125,193000,283875"
)
n "row_switch_i"
t "std_logic"
o 22
r 34
tg (CPTG
uid 73258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73259,0
va (VaSet
)
xt "194000,283000,199100,284000"
st "row_switch_i"
blo "194000,283800"
)
)
)
*702 (CptPort
uid 73260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,285125,193000,285875"
)
n "rst_i"
t "std_logic"
o 23
r 35
tg (CPTG
uid 73262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73263,0
va (VaSet
)
xt "194000,285000,195500,286000"
st "rst_i"
blo "194000,285800"
)
)
)
*703 (CptPort
uid 73264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,265125,222750,265875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 40
r 36
tg (CPTG
uid 73266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73267,0
va (VaSet
)
xt "211700,265000,221500,266000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "221500,265800"
)
)
)
*704 (CptPort
uid 73268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,287125,193000,287875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
r 37
tg (CPTG
uid 73270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73271,0
va (VaSet
)
xt "194000,287000,202400,288000"
st "sa_bias_dat_i : (31:0)"
blo "194000,287800"
)
)
)
*705 (CptPort
uid 73272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,288125,193000,288875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 25
r 38
tg (CPTG
uid 73274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73275,0
va (VaSet
)
xt "194000,288000,202000,289000"
st "servo_mode_i : (1:0)"
blo "194000,288800"
)
)
)
*706 (CptPort
uid 73276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,266625,222750,267375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 41
r 39
tg (CPTG
uid 73278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73279,0
va (VaSet
)
xt "215400,266500,221500,267500"
st "z_addr_o : (5:0)"
ju 2
blo "221500,267300"
)
)
)
*707 (CptPort
uid 73280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,290125,193000,290875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
r 40
tg (CPTG
uid 73282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73283,0
va (VaSet
)
xt "194000,290000,199800,291000"
st "z_dat_i : (31:0)"
blo "194000,290800"
)
)
)
*708 (CptPort
uid 73284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,292125,193000,292875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 73286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73287,0
va (VaSet
)
xt "194000,292000,203700,293000"
st "ramp_step_size_i : (13:0)"
blo "194000,292800"
)
)
)
*709 (CptPort
uid 73288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,294125,193000,294875"
)
n "initialize_window_i"
t "std_logic"
o 42
r 42
tg (CPTG
uid 73290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73291,0
va (VaSet
)
xt "194000,294000,201000,295000"
st "initialize_window_i"
blo "194000,294800"
)
)
)
*710 (CptPort
uid 73292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,296125,193000,296875"
)
n "restart_frame_aligned_i"
t "std_logic"
o 42
r 43
tg (CPTG
uid 73294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73295,0
va (VaSet
)
xt "194000,296000,203200,297000"
st "restart_frame_aligned_i"
blo "194000,296800"
)
)
)
]
shape (Rectangle
uid 73297,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "193000,244500,222000,297500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 73298,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*711 (Text
uid 73299,0
va (VaSet
font "Arial,8,1"
)
xt "205400,272500,211100,273500"
st "readout_card"
blo "205400,273300"
)
*712 (Text
uid 73300,0
va (VaSet
font "Arial,8,1"
)
xt "205400,273500,211300,274500"
st "flux_loop_ctrl"
blo "205400,274300"
)
*713 (Text
uid 73301,0
va (VaSet
font "Arial,8,1"
)
xt "205400,274500,206000,275500"
st "I9"
blo "205400,275300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 73302,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 73303,0
text (MLText
uid 73304,0
va (VaSet
font "Courier New,8,0"
)
xt "178000,244500,178000,244500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*714 (Net
uid 74518,0
name "coadded_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 478
declText (MLText
uid 74519,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*715 (Net
uid 74526,0
name "d_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 479
declText (MLText
uid 74527,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*716 (Net
uid 74534,0
name "filter_coeff_addr_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 480
declText (MLText
uid 74535,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*717 (Net
uid 74542,0
name "filtered_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 481
declText (MLText
uid 74543,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*718 (Net
uid 74550,0
name "fsfb_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 482
declText (MLText
uid 74551,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*719 (Net
uid 74558,0
name "i_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 483
declText (MLText
uid 74559,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*720 (Net
uid 74566,0
name "p_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 484
declText (MLText
uid 74567,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*721 (Net
uid 74574,0
name "raw_ack_o1"
type "std_logic"
orderNo 485
declText (MLText
uid 74575,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*722 (Net
uid 74582,0
name "raw_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 486
declText (MLText
uid 74583,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*723 (Net
uid 74590,0
name "z_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 487
declText (MLText
uid 74591,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*724 (Net
uid 74598,0
name "adc_coadd_en_i1"
type "std_logic"
orderNo 488
declText (MLText
uid 74599,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*725 (Net
uid 74606,0
name "clk_200_i1"
type "std_logic"
orderNo 489
declText (MLText
uid 74607,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*726 (Net
uid 74614,0
name "clk_50_i1"
type "std_logic"
orderNo 490
declText (MLText
uid 74615,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*727 (Net
uid 74622,0
name "coadded_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 491
declText (MLText
uid 74623,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*728 (Net
uid 74630,0
name "const_val_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 492
declText (MLText
uid 74631,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*729 (Net
uid 74638,0
name "d_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 493
declText (MLText
uid 74639,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*730 (Net
uid 74646,0
name "dac_dat_en_i1"
type "std_logic"
orderNo 494
declText (MLText
uid 74647,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*731 (Net
uid 74654,0
name "filter_coeff_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 495
declText (MLText
uid 74655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*732 (Net
uid 74662,0
name "filtered_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 496
declText (MLText
uid 74663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*733 (Net
uid 74670,0
name "fsfb_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 497
declText (MLText
uid 74671,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*734 (Net
uid 74678,0
name "i_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 498
declText (MLText
uid 74679,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*735 (Net
uid 74686,0
name "offset_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 499
declText (MLText
uid 74687,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*736 (Net
uid 74694,0
name "p_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 500
declText (MLText
uid 74695,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*737 (Net
uid 74702,0
name "ramp_amp_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 501
declText (MLText
uid 74703,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*738 (Net
uid 74710,0
name "raw_addr_i1"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 502
declText (MLText
uid 74711,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*739 (Net
uid 74718,0
name "raw_req_i1"
type "std_logic"
orderNo 503
declText (MLText
uid 74719,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*740 (Net
uid 74726,0
name "restart_frame_i1"
type "std_logic"
orderNo 504
declText (MLText
uid 74727,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*741 (Net
uid 74734,0
name "row_switch_i1"
type "std_logic"
orderNo 505
declText (MLText
uid 74735,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*742 (Net
uid 74742,0
name "rst_i1"
type "std_logic"
orderNo 506
declText (MLText
uid 74743,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*743 (Net
uid 74750,0
name "sa_bias_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 507
declText (MLText
uid 74751,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*744 (Net
uid 74758,0
name "servo_mode_i1"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 508
declText (MLText
uid 74759,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*745 (Net
uid 74766,0
name "z_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 509
declText (MLText
uid 74767,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*746 (Net
uid 74774,0
name "ramp_step_size_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 510
declText (MLText
uid 74775,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*747 (Net
uid 74782,0
name "initialize_window_i1"
type "std_logic"
orderNo 511
declText (MLText
uid 74783,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*748 (Net
uid 74790,0
name "restart_frame_aligned_i1"
type "std_logic"
orderNo 512
declText (MLText
uid 74791,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*749 (Net
uid 74798,0
name "coadded_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 513
declText (MLText
uid 74799,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*750 (Net
uid 74806,0
name "d_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 514
declText (MLText
uid 74807,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*751 (Net
uid 74814,0
name "filter_coeff_addr_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 515
declText (MLText
uid 74815,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*752 (Net
uid 74822,0
name "filtered_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 516
declText (MLText
uid 74823,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*753 (Net
uid 74830,0
name "fsfb_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 517
declText (MLText
uid 74831,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*754 (Net
uid 74838,0
name "i_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 518
declText (MLText
uid 74839,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*755 (Net
uid 74846,0
name "p_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 519
declText (MLText
uid 74847,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*756 (Net
uid 74854,0
name "raw_ack_o2"
type "std_logic"
orderNo 520
declText (MLText
uid 74855,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*757 (Net
uid 74862,0
name "raw_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 521
declText (MLText
uid 74863,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*758 (Net
uid 74870,0
name "z_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 522
declText (MLText
uid 74871,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*759 (Net
uid 74878,0
name "adc_coadd_en_i2"
type "std_logic"
orderNo 523
declText (MLText
uid 74879,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*760 (Net
uid 74886,0
name "clk_200_i2"
type "std_logic"
orderNo 524
declText (MLText
uid 74887,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*761 (Net
uid 74894,0
name "clk_50_i2"
type "std_logic"
orderNo 525
declText (MLText
uid 74895,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*762 (Net
uid 74902,0
name "coadded_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 526
declText (MLText
uid 74903,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*763 (Net
uid 74910,0
name "const_val_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 527
declText (MLText
uid 74911,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*764 (Net
uid 74918,0
name "d_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 528
declText (MLText
uid 74919,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*765 (Net
uid 74926,0
name "dac_dat_en_i2"
type "std_logic"
orderNo 529
declText (MLText
uid 74927,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*766 (Net
uid 74934,0
name "filter_coeff_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 530
declText (MLText
uid 74935,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*767 (Net
uid 74942,0
name "filtered_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 531
declText (MLText
uid 74943,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*768 (Net
uid 74950,0
name "fsfb_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 532
declText (MLText
uid 74951,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*769 (Net
uid 74958,0
name "i_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 533
declText (MLText
uid 74959,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*770 (Net
uid 74966,0
name "offset_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 534
declText (MLText
uid 74967,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*771 (Net
uid 74974,0
name "p_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 535
declText (MLText
uid 74975,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*772 (Net
uid 74982,0
name "ramp_amp_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 536
declText (MLText
uid 74983,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*773 (Net
uid 74990,0
name "raw_addr_i2"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 537
declText (MLText
uid 74991,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*774 (Net
uid 74998,0
name "raw_req_i2"
type "std_logic"
orderNo 538
declText (MLText
uid 74999,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*775 (Net
uid 75006,0
name "restart_frame_i2"
type "std_logic"
orderNo 539
declText (MLText
uid 75007,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*776 (Net
uid 75014,0
name "row_switch_i2"
type "std_logic"
orderNo 540
declText (MLText
uid 75015,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*777 (Net
uid 75022,0
name "rst_i2"
type "std_logic"
orderNo 541
declText (MLText
uid 75023,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*778 (Net
uid 75030,0
name "sa_bias_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 542
declText (MLText
uid 75031,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*779 (Net
uid 75038,0
name "servo_mode_i2"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 543
declText (MLText
uid 75039,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*780 (Net
uid 75046,0
name "z_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 544
declText (MLText
uid 75047,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*781 (Net
uid 75054,0
name "ramp_step_size_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 545
declText (MLText
uid 75055,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*782 (Net
uid 75062,0
name "initialize_window_i2"
type "std_logic"
orderNo 546
declText (MLText
uid 75063,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*783 (Net
uid 75070,0
name "restart_frame_aligned_i2"
type "std_logic"
orderNo 547
declText (MLText
uid 75071,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*784 (Net
uid 75078,0
name "coadded_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 515
declText (MLText
uid 75079,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*785 (Net
uid 75086,0
name "d_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 516
declText (MLText
uid 75087,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*786 (Net
uid 75094,0
name "filter_coeff_addr_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 517
declText (MLText
uid 75095,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*787 (Net
uid 75102,0
name "filtered_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 518
declText (MLText
uid 75103,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*788 (Net
uid 75110,0
name "fsfb_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 519
declText (MLText
uid 75111,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*789 (Net
uid 75118,0
name "i_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 520
declText (MLText
uid 75119,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*790 (Net
uid 75126,0
name "p_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 521
declText (MLText
uid 75127,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*791 (Net
uid 75134,0
name "raw_ack_o3"
type "std_logic"
orderNo 522
declText (MLText
uid 75135,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*792 (Net
uid 75142,0
name "raw_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 523
declText (MLText
uid 75143,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*793 (Net
uid 75150,0
name "z_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 524
declText (MLText
uid 75151,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*794 (Net
uid 75158,0
name "adc_coadd_en_i3"
type "std_logic"
orderNo 525
declText (MLText
uid 75159,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*795 (Net
uid 75166,0
name "clk_200_i3"
type "std_logic"
orderNo 526
declText (MLText
uid 75167,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*796 (Net
uid 75174,0
name "clk_50_i3"
type "std_logic"
orderNo 527
declText (MLText
uid 75175,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*797 (Net
uid 75182,0
name "coadded_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 528
declText (MLText
uid 75183,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*798 (Net
uid 75190,0
name "const_val_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 529
declText (MLText
uid 75191,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*799 (Net
uid 75198,0
name "d_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 530
declText (MLText
uid 75199,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*800 (Net
uid 75206,0
name "dac_dat_en_i3"
type "std_logic"
orderNo 531
declText (MLText
uid 75207,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*801 (Net
uid 75214,0
name "filter_coeff_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 532
declText (MLText
uid 75215,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*802 (Net
uid 75222,0
name "filtered_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 533
declText (MLText
uid 75223,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*803 (Net
uid 75230,0
name "fsfb_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 534
declText (MLText
uid 75231,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*804 (Net
uid 75238,0
name "i_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 535
declText (MLText
uid 75239,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*805 (Net
uid 75246,0
name "offset_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 536
declText (MLText
uid 75247,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*806 (Net
uid 75254,0
name "p_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 537
declText (MLText
uid 75255,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*807 (Net
uid 75262,0
name "ramp_amp_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 538
declText (MLText
uid 75263,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*808 (Net
uid 75270,0
name "raw_addr_i3"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 539
declText (MLText
uid 75271,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*809 (Net
uid 75278,0
name "raw_req_i3"
type "std_logic"
orderNo 540
declText (MLText
uid 75279,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*810 (Net
uid 75286,0
name "restart_frame_i3"
type "std_logic"
orderNo 541
declText (MLText
uid 75287,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*811 (Net
uid 75294,0
name "row_switch_i3"
type "std_logic"
orderNo 542
declText (MLText
uid 75295,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*812 (Net
uid 75302,0
name "rst_i3"
type "std_logic"
orderNo 543
declText (MLText
uid 75303,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*813 (Net
uid 75310,0
name "sa_bias_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 544
declText (MLText
uid 75311,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*814 (Net
uid 75318,0
name "servo_mode_i3"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 545
declText (MLText
uid 75319,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*815 (Net
uid 75326,0
name "z_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 546
declText (MLText
uid 75327,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*816 (Net
uid 75334,0
name "ramp_step_size_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 547
declText (MLText
uid 75335,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*817 (Net
uid 75342,0
name "initialize_window_i3"
type "std_logic"
orderNo 548
declText (MLText
uid 75343,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*818 (Net
uid 75350,0
name "restart_frame_aligned_i3"
type "std_logic"
orderNo 549
declText (MLText
uid 75351,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*819 (Net
uid 75358,0
name "coadded_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 517
declText (MLText
uid 75359,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*820 (Net
uid 75366,0
name "d_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 518
declText (MLText
uid 75367,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*821 (Net
uid 75374,0
name "filter_coeff_addr_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 519
declText (MLText
uid 75375,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*822 (Net
uid 75382,0
name "filtered_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 520
declText (MLText
uid 75383,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*823 (Net
uid 75390,0
name "fsfb_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 521
declText (MLText
uid 75391,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*824 (Net
uid 75398,0
name "i_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 522
declText (MLText
uid 75399,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*825 (Net
uid 75406,0
name "p_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 523
declText (MLText
uid 75407,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*826 (Net
uid 75414,0
name "raw_ack_o4"
type "std_logic"
orderNo 524
declText (MLText
uid 75415,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*827 (Net
uid 75422,0
name "raw_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 525
declText (MLText
uid 75423,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*828 (Net
uid 75430,0
name "z_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 526
declText (MLText
uid 75431,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*829 (Net
uid 75438,0
name "adc_coadd_en_i4"
type "std_logic"
orderNo 527
declText (MLText
uid 75439,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*830 (Net
uid 75446,0
name "clk_200_i4"
type "std_logic"
orderNo 528
declText (MLText
uid 75447,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*831 (Net
uid 75454,0
name "clk_50_i4"
type "std_logic"
orderNo 529
declText (MLText
uid 75455,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*832 (Net
uid 75462,0
name "coadded_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 530
declText (MLText
uid 75463,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*833 (Net
uid 75470,0
name "const_val_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 531
declText (MLText
uid 75471,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*834 (Net
uid 75478,0
name "d_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 532
declText (MLText
uid 75479,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*835 (Net
uid 75486,0
name "dac_dat_en_i4"
type "std_logic"
orderNo 533
declText (MLText
uid 75487,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*836 (Net
uid 75494,0
name "filter_coeff_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 534
declText (MLText
uid 75495,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*837 (Net
uid 75502,0
name "filtered_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 535
declText (MLText
uid 75503,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*838 (Net
uid 75510,0
name "fsfb_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 536
declText (MLText
uid 75511,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*839 (Net
uid 75518,0
name "i_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 537
declText (MLText
uid 75519,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*840 (Net
uid 75526,0
name "offset_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 538
declText (MLText
uid 75527,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*841 (Net
uid 75534,0
name "p_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 539
declText (MLText
uid 75535,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*842 (Net
uid 75542,0
name "ramp_amp_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 540
declText (MLText
uid 75543,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*843 (Net
uid 75550,0
name "raw_addr_i4"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 541
declText (MLText
uid 75551,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*844 (Net
uid 75558,0
name "raw_req_i4"
type "std_logic"
orderNo 542
declText (MLText
uid 75559,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*845 (Net
uid 75566,0
name "restart_frame_i4"
type "std_logic"
orderNo 543
declText (MLText
uid 75567,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*846 (Net
uid 75574,0
name "row_switch_i4"
type "std_logic"
orderNo 544
declText (MLText
uid 75575,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*847 (Net
uid 75582,0
name "rst_i4"
type "std_logic"
orderNo 545
declText (MLText
uid 75583,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*848 (Net
uid 75590,0
name "sa_bias_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 546
declText (MLText
uid 75591,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*849 (Net
uid 75598,0
name "servo_mode_i4"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 547
declText (MLText
uid 75599,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*850 (Net
uid 75606,0
name "z_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 548
declText (MLText
uid 75607,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*851 (Net
uid 75614,0
name "ramp_step_size_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 549
declText (MLText
uid 75615,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*852 (Net
uid 75622,0
name "initialize_window_i4"
type "std_logic"
orderNo 550
declText (MLText
uid 75623,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*853 (Net
uid 75630,0
name "restart_frame_aligned_i4"
type "std_logic"
orderNo 551
declText (MLText
uid 75631,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*854 (Net
uid 75638,0
name "coadded_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 519
declText (MLText
uid 75639,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*855 (Net
uid 75646,0
name "d_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 520
declText (MLText
uid 75647,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*856 (Net
uid 75654,0
name "filter_coeff_addr_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 521
declText (MLText
uid 75655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*857 (Net
uid 75662,0
name "filtered_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 522
declText (MLText
uid 75663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*858 (Net
uid 75670,0
name "fsfb_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 523
declText (MLText
uid 75671,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*859 (Net
uid 75678,0
name "i_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 524
declText (MLText
uid 75679,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*860 (Net
uid 75686,0
name "p_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 525
declText (MLText
uid 75687,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*861 (Net
uid 75694,0
name "raw_ack_o5"
type "std_logic"
orderNo 526
declText (MLText
uid 75695,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*862 (Net
uid 75702,0
name "raw_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 527
declText (MLText
uid 75703,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*863 (Net
uid 75710,0
name "z_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 528
declText (MLText
uid 75711,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*864 (Net
uid 75718,0
name "adc_coadd_en_i5"
type "std_logic"
orderNo 529
declText (MLText
uid 75719,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*865 (Net
uid 75726,0
name "clk_200_i5"
type "std_logic"
orderNo 530
declText (MLText
uid 75727,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*866 (Net
uid 75734,0
name "clk_50_i5"
type "std_logic"
orderNo 531
declText (MLText
uid 75735,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*867 (Net
uid 75742,0
name "coadded_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 532
declText (MLText
uid 75743,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*868 (Net
uid 75750,0
name "const_val_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 533
declText (MLText
uid 75751,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*869 (Net
uid 75758,0
name "d_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 534
declText (MLText
uid 75759,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*870 (Net
uid 75766,0
name "dac_dat_en_i5"
type "std_logic"
orderNo 535
declText (MLText
uid 75767,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*871 (Net
uid 75774,0
name "filter_coeff_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 536
declText (MLText
uid 75775,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*872 (Net
uid 75782,0
name "filtered_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 537
declText (MLText
uid 75783,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*873 (Net
uid 75790,0
name "fsfb_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 538
declText (MLText
uid 75791,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*874 (Net
uid 75798,0
name "i_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 539
declText (MLText
uid 75799,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*875 (Net
uid 75806,0
name "offset_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 540
declText (MLText
uid 75807,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*876 (Net
uid 75814,0
name "p_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 541
declText (MLText
uid 75815,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*877 (Net
uid 75822,0
name "ramp_amp_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 542
declText (MLText
uid 75823,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*878 (Net
uid 75830,0
name "raw_addr_i5"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 543
declText (MLText
uid 75831,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*879 (Net
uid 75838,0
name "raw_req_i5"
type "std_logic"
orderNo 544
declText (MLText
uid 75839,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*880 (Net
uid 75846,0
name "restart_frame_i5"
type "std_logic"
orderNo 545
declText (MLText
uid 75847,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*881 (Net
uid 75854,0
name "row_switch_i5"
type "std_logic"
orderNo 546
declText (MLText
uid 75855,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*882 (Net
uid 75862,0
name "rst_i5"
type "std_logic"
orderNo 547
declText (MLText
uid 75863,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*883 (Net
uid 75870,0
name "sa_bias_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 548
declText (MLText
uid 75871,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*884 (Net
uid 75878,0
name "servo_mode_i5"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 549
declText (MLText
uid 75879,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*885 (Net
uid 75886,0
name "z_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 550
declText (MLText
uid 75887,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*886 (Net
uid 75894,0
name "ramp_step_size_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 551
declText (MLText
uid 75895,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*887 (Net
uid 75902,0
name "initialize_window_i5"
type "std_logic"
orderNo 552
declText (MLText
uid 75903,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*888 (Net
uid 75910,0
name "restart_frame_aligned_i5"
type "std_logic"
orderNo 553
declText (MLText
uid 75911,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*889 (Net
uid 75918,0
name "coadded_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 521
declText (MLText
uid 75919,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*890 (Net
uid 75926,0
name "d_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 522
declText (MLText
uid 75927,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*891 (Net
uid 75934,0
name "filter_coeff_addr_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 523
declText (MLText
uid 75935,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*892 (Net
uid 75942,0
name "filtered_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 524
declText (MLText
uid 75943,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*893 (Net
uid 75950,0
name "fsfb_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 525
declText (MLText
uid 75951,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*894 (Net
uid 75958,0
name "i_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 526
declText (MLText
uid 75959,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*895 (Net
uid 75966,0
name "p_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 527
declText (MLText
uid 75967,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*896 (Net
uid 75974,0
name "raw_ack_o6"
type "std_logic"
orderNo 528
declText (MLText
uid 75975,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*897 (Net
uid 75982,0
name "raw_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 529
declText (MLText
uid 75983,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*898 (Net
uid 75990,0
name "z_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 530
declText (MLText
uid 75991,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*899 (Net
uid 75998,0
name "adc_coadd_en_i6"
type "std_logic"
orderNo 531
declText (MLText
uid 75999,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*900 (Net
uid 76006,0
name "clk_200_i6"
type "std_logic"
orderNo 532
declText (MLText
uid 76007,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*901 (Net
uid 76014,0
name "clk_50_i6"
type "std_logic"
orderNo 533
declText (MLText
uid 76015,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*902 (Net
uid 76022,0
name "coadded_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 534
declText (MLText
uid 76023,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*903 (Net
uid 76030,0
name "const_val_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 535
declText (MLText
uid 76031,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*904 (Net
uid 76038,0
name "d_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 536
declText (MLText
uid 76039,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*905 (Net
uid 76046,0
name "dac_dat_en_i6"
type "std_logic"
orderNo 537
declText (MLText
uid 76047,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*906 (Net
uid 76054,0
name "filter_coeff_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 538
declText (MLText
uid 76055,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*907 (Net
uid 76062,0
name "filtered_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 539
declText (MLText
uid 76063,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*908 (Net
uid 76070,0
name "fsfb_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 540
declText (MLText
uid 76071,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*909 (Net
uid 76078,0
name "i_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 541
declText (MLText
uid 76079,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*910 (Net
uid 76086,0
name "offset_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 542
declText (MLText
uid 76087,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*911 (Net
uid 76094,0
name "p_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 543
declText (MLText
uid 76095,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*912 (Net
uid 76102,0
name "ramp_amp_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 544
declText (MLText
uid 76103,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*913 (Net
uid 76110,0
name "raw_addr_i6"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 545
declText (MLText
uid 76111,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*914 (Net
uid 76118,0
name "raw_req_i6"
type "std_logic"
orderNo 546
declText (MLText
uid 76119,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*915 (Net
uid 76126,0
name "restart_frame_i6"
type "std_logic"
orderNo 547
declText (MLText
uid 76127,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*916 (Net
uid 76134,0
name "row_switch_i6"
type "std_logic"
orderNo 548
declText (MLText
uid 76135,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*917 (Net
uid 76142,0
name "rst_i6"
type "std_logic"
orderNo 549
declText (MLText
uid 76143,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*918 (Net
uid 76150,0
name "sa_bias_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 550
declText (MLText
uid 76151,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*919 (Net
uid 76158,0
name "servo_mode_i6"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 551
declText (MLText
uid 76159,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*920 (Net
uid 76166,0
name "z_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 552
declText (MLText
uid 76167,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*921 (Net
uid 76174,0
name "ramp_step_size_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 553
declText (MLText
uid 76175,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*922 (Net
uid 76182,0
name "initialize_window_i6"
type "std_logic"
orderNo 554
declText (MLText
uid 76183,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*923 (Net
uid 76190,0
name "restart_frame_aligned_i6"
type "std_logic"
orderNo 555
declText (MLText
uid 76191,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*924 (Net
uid 76198,0
name "coadded_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 523
declText (MLText
uid 76199,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*925 (Net
uid 76206,0
name "d_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 524
declText (MLText
uid 76207,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*926 (Net
uid 76214,0
name "filter_coeff_addr_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 525
declText (MLText
uid 76215,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*927 (Net
uid 76222,0
name "filtered_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 526
declText (MLText
uid 76223,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*928 (Net
uid 76230,0
name "fsfb_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 527
declText (MLText
uid 76231,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*929 (Net
uid 76238,0
name "i_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 528
declText (MLText
uid 76239,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*930 (Net
uid 76246,0
name "p_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 529
declText (MLText
uid 76247,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*931 (Net
uid 76254,0
name "raw_ack_o7"
type "std_logic"
orderNo 530
declText (MLText
uid 76255,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*932 (Net
uid 76262,0
name "raw_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 531
declText (MLText
uid 76263,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*933 (Net
uid 76270,0
name "z_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 532
declText (MLText
uid 76271,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*934 (Net
uid 76278,0
name "adc_coadd_en_i7"
type "std_logic"
orderNo 533
declText (MLText
uid 76279,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*935 (Net
uid 76286,0
name "clk_200_i7"
type "std_logic"
orderNo 534
declText (MLText
uid 76287,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*936 (Net
uid 76294,0
name "clk_50_i7"
type "std_logic"
orderNo 535
declText (MLText
uid 76295,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*937 (Net
uid 76302,0
name "coadded_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 536
declText (MLText
uid 76303,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*938 (Net
uid 76310,0
name "const_val_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 537
declText (MLText
uid 76311,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*939 (Net
uid 76318,0
name "d_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 538
declText (MLText
uid 76319,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*940 (Net
uid 76326,0
name "dac_dat_en_i7"
type "std_logic"
orderNo 539
declText (MLText
uid 76327,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*941 (Net
uid 76334,0
name "filter_coeff_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 540
declText (MLText
uid 76335,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*942 (Net
uid 76342,0
name "filtered_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 541
declText (MLText
uid 76343,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*943 (Net
uid 76350,0
name "fsfb_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 542
declText (MLText
uid 76351,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*944 (Net
uid 76358,0
name "i_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 543
declText (MLText
uid 76359,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*945 (Net
uid 76366,0
name "offset_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 544
declText (MLText
uid 76367,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*946 (Net
uid 76374,0
name "p_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 545
declText (MLText
uid 76375,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*947 (Net
uid 76382,0
name "ramp_amp_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 546
declText (MLText
uid 76383,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*948 (Net
uid 76390,0
name "raw_addr_i7"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 547
declText (MLText
uid 76391,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*949 (Net
uid 76398,0
name "raw_req_i7"
type "std_logic"
orderNo 548
declText (MLText
uid 76399,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*950 (Net
uid 76406,0
name "restart_frame_i7"
type "std_logic"
orderNo 549
declText (MLText
uid 76407,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*951 (Net
uid 76414,0
name "row_switch_i7"
type "std_logic"
orderNo 550
declText (MLText
uid 76415,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*952 (Net
uid 76422,0
name "rst_i7"
type "std_logic"
orderNo 551
declText (MLText
uid 76423,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*953 (Net
uid 76430,0
name "sa_bias_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 552
declText (MLText
uid 76431,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*954 (Net
uid 76438,0
name "servo_mode_i7"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 553
declText (MLText
uid 76439,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*955 (Net
uid 76446,0
name "z_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 554
declText (MLText
uid 76447,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*956 (Net
uid 76454,0
name "ramp_step_size_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 555
declText (MLText
uid 76455,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*957 (Net
uid 76462,0
name "initialize_window_i7"
type "std_logic"
orderNo 556
declText (MLText
uid 76463,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*958 (Net
uid 76470,0
name "restart_frame_aligned_i7"
type "std_logic"
orderNo 557
declText (MLText
uid 76471,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*959 (Net
uid 76478,0
name "coadded_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 525
declText (MLText
uid 76479,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*960 (Net
uid 76486,0
name "d_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 526
declText (MLText
uid 76487,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*961 (Net
uid 76494,0
name "filter_coeff_addr_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 527
declText (MLText
uid 76495,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*962 (Net
uid 76502,0
name "filtered_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 528
declText (MLText
uid 76503,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*963 (Net
uid 76510,0
name "fsfb_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 529
declText (MLText
uid 76511,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*964 (Net
uid 76518,0
name "i_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 530
declText (MLText
uid 76519,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*965 (Net
uid 76526,0
name "p_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 531
declText (MLText
uid 76527,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*966 (Net
uid 76534,0
name "raw_ack_o8"
type "std_logic"
orderNo 532
declText (MLText
uid 76535,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*967 (Net
uid 76542,0
name "raw_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 533
declText (MLText
uid 76543,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*968 (Net
uid 76550,0
name "z_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 534
declText (MLText
uid 76551,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*969 (Net
uid 76558,0
name "adc_coadd_en_i8"
type "std_logic"
orderNo 535
declText (MLText
uid 76559,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*970 (Net
uid 76566,0
name "clk_200_i8"
type "std_logic"
orderNo 536
declText (MLText
uid 76567,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*971 (Net
uid 76574,0
name "clk_50_i8"
type "std_logic"
orderNo 537
declText (MLText
uid 76575,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*972 (Net
uid 76582,0
name "coadded_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 538
declText (MLText
uid 76583,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*973 (Net
uid 76590,0
name "const_val_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 539
declText (MLText
uid 76591,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*974 (Net
uid 76598,0
name "d_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 540
declText (MLText
uid 76599,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*975 (Net
uid 76606,0
name "dac_dat_en_i8"
type "std_logic"
orderNo 541
declText (MLText
uid 76607,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*976 (Net
uid 76614,0
name "filter_coeff_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 542
declText (MLText
uid 76615,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*977 (Net
uid 76622,0
name "filtered_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 543
declText (MLText
uid 76623,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*978 (Net
uid 76630,0
name "fsfb_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 544
declText (MLText
uid 76631,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*979 (Net
uid 76638,0
name "i_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 545
declText (MLText
uid 76639,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*980 (Net
uid 76646,0
name "offset_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 546
declText (MLText
uid 76647,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*981 (Net
uid 76654,0
name "p_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 547
declText (MLText
uid 76655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*982 (Net
uid 76662,0
name "ramp_amp_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 548
declText (MLText
uid 76663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*983 (Net
uid 76670,0
name "raw_addr_i8"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 549
declText (MLText
uid 76671,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*984 (Net
uid 76678,0
name "raw_req_i8"
type "std_logic"
orderNo 550
declText (MLText
uid 76679,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*985 (Net
uid 76686,0
name "restart_frame_i8"
type "std_logic"
orderNo 551
declText (MLText
uid 76687,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*986 (Net
uid 76694,0
name "row_switch_i8"
type "std_logic"
orderNo 552
declText (MLText
uid 76695,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*987 (Net
uid 76702,0
name "rst_i8"
type "std_logic"
orderNo 553
declText (MLText
uid 76703,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*988 (Net
uid 76710,0
name "sa_bias_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 554
declText (MLText
uid 76711,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*989 (Net
uid 76718,0
name "servo_mode_i8"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 555
declText (MLText
uid 76719,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*990 (Net
uid 76726,0
name "z_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 556
declText (MLText
uid 76727,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*991 (Net
uid 76734,0
name "ramp_step_size_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 557
declText (MLText
uid 76735,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*992 (Net
uid 76742,0
name "initialize_window_i8"
type "std_logic"
orderNo 558
declText (MLText
uid 76743,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*993 (Net
uid 76750,0
name "restart_frame_aligned_i8"
type "std_logic"
orderNo 559
declText (MLText
uid 76751,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*994 (SaComponent
uid 77106,0
optionalChildren [
*995 (CptPort
uid 76758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,189125,98000,189875"
)
n "d_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 1
tg (CPTG
uid 76760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76761,0
va (VaSet
)
xt "99000,189000,106900,190000"
st "d_addr_ch1_i : (5:0)"
blo "99000,189800"
)
)
)
*996 (CptPort
uid 76762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,191625,98000,192375"
)
n "d_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 2
r 2
tg (CPTG
uid 76764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76765,0
va (VaSet
)
xt "99000,191500,106900,192500"
st "d_addr_ch2_i : (5:0)"
blo "99000,192300"
)
)
)
*997 (CptPort
uid 76766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,194125,98000,194875"
)
n "d_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 76768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76769,0
va (VaSet
)
xt "99000,194000,106900,195000"
st "d_addr_ch3_i : (5:0)"
blo "99000,194800"
)
)
)
*998 (CptPort
uid 76770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,196625,98000,197375"
)
n "d_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 4
r 4
tg (CPTG
uid 76772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76773,0
va (VaSet
)
xt "99000,196500,106900,197500"
st "d_addr_ch4_i : (5:0)"
blo "99000,197300"
)
)
)
*999 (CptPort
uid 76774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,199125,98000,199875"
)
n "d_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 5
r 5
tg (CPTG
uid 76776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76777,0
va (VaSet
)
xt "99000,199000,106900,200000"
st "d_addr_ch5_i : (5:0)"
blo "99000,199800"
)
)
)
*1000 (CptPort
uid 76778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,201625,98000,202375"
)
n "d_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 6
r 6
tg (CPTG
uid 76780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76781,0
va (VaSet
)
xt "99000,201500,106900,202500"
st "d_addr_ch6_i : (5:0)"
blo "99000,202300"
)
)
)
*1001 (CptPort
uid 76782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,204125,98000,204875"
)
n "d_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 7
tg (CPTG
uid 76784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76785,0
va (VaSet
)
xt "99000,204000,106900,205000"
st "d_addr_ch7_i : (5:0)"
blo "99000,204800"
)
)
)
*1002 (CptPort
uid 76786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,206625,98000,207375"
)
n "d_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 8
r 8
tg (CPTG
uid 76788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76789,0
va (VaSet
)
xt "99000,206500,106900,207500"
st "d_addr_ch8_i : (5:0)"
blo "99000,207300"
)
)
)
*1003 (CptPort
uid 76790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,188625,131750,189375"
)
n "d_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 9
tg (CPTG
uid 76792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76793,0
va (VaSet
)
xt "122000,188500,130000,189500"
st "d_dat_ch1_o : (31:0)"
ju 2
blo "130000,189300"
)
)
)
*1004 (CptPort
uid 76794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,190125,131750,190875"
)
n "d_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 36
r 10
tg (CPTG
uid 76796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76797,0
va (VaSet
)
xt "122000,190000,130000,191000"
st "d_dat_ch2_o : (31:0)"
ju 2
blo "130000,190800"
)
)
)
*1005 (CptPort
uid 76798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,191625,131750,192375"
)
n "d_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 37
r 11
tg (CPTG
uid 76800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76801,0
va (VaSet
)
xt "122000,191500,130000,192500"
st "d_dat_ch3_o : (31:0)"
ju 2
blo "130000,192300"
)
)
)
*1006 (CptPort
uid 76802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,193125,131750,193875"
)
n "d_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 38
r 12
tg (CPTG
uid 76804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76805,0
va (VaSet
)
xt "122000,193000,130000,194000"
st "d_dat_ch4_o : (31:0)"
ju 2
blo "130000,193800"
)
)
)
*1007 (CptPort
uid 76806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,194625,131750,195375"
)
n "d_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 39
r 13
tg (CPTG
uid 76808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76809,0
va (VaSet
)
xt "122000,194500,130000,195500"
st "d_dat_ch5_o : (31:0)"
ju 2
blo "130000,195300"
)
)
)
*1008 (CptPort
uid 76810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,196125,131750,196875"
)
n "d_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 40
r 14
tg (CPTG
uid 76812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76813,0
va (VaSet
)
xt "122000,196000,130000,197000"
st "d_dat_ch6_o : (31:0)"
ju 2
blo "130000,196800"
)
)
)
*1009 (CptPort
uid 76814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,197625,131750,198375"
)
n "d_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 41
r 15
tg (CPTG
uid 76816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76817,0
va (VaSet
)
xt "122000,197500,130000,198500"
st "d_dat_ch7_o : (31:0)"
ju 2
blo "130000,198300"
)
)
)
*1010 (CptPort
uid 76818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,199125,131750,199875"
)
n "d_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 42
r 16
tg (CPTG
uid 76820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76821,0
va (VaSet
)
xt "122000,199000,130000,200000"
st "d_dat_ch8_o : (31:0)"
ju 2
blo "130000,199800"
)
)
)
*1011 (CptPort
uid 76822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,209125,98000,209875"
)
n "i_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 10
r 17
tg (CPTG
uid 76824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76825,0
va (VaSet
)
xt "99000,209000,106700,210000"
st "i_addr_ch1_i : (5:0)"
blo "99000,209800"
)
)
)
*1012 (CptPort
uid 76826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,211625,98000,212375"
)
n "i_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 11
r 18
tg (CPTG
uid 76828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76829,0
va (VaSet
)
xt "99000,211500,106700,212500"
st "i_addr_ch2_i : (5:0)"
blo "99000,212300"
)
)
)
*1013 (CptPort
uid 76830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,214125,98000,214875"
)
n "i_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 19
tg (CPTG
uid 76832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76833,0
va (VaSet
)
xt "99000,214000,106700,215000"
st "i_addr_ch3_i : (5:0)"
blo "99000,214800"
)
)
)
*1014 (CptPort
uid 76834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,216625,98000,217375"
)
n "i_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 76836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76837,0
va (VaSet
)
xt "99000,216500,106700,217500"
st "i_addr_ch4_i : (5:0)"
blo "99000,217300"
)
)
)
*1015 (CptPort
uid 76838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,219125,98000,219875"
)
n "i_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 14
r 21
tg (CPTG
uid 76840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76841,0
va (VaSet
)
xt "99000,219000,106700,220000"
st "i_addr_ch5_i : (5:0)"
blo "99000,219800"
)
)
)
*1016 (CptPort
uid 76842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,221625,98000,222375"
)
n "i_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 15
r 22
tg (CPTG
uid 76844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76845,0
va (VaSet
)
xt "99000,221500,106700,222500"
st "i_addr_ch6_i : (5:0)"
blo "99000,222300"
)
)
)
*1017 (CptPort
uid 76846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,224125,98000,224875"
)
n "i_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
r 23
tg (CPTG
uid 76848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76849,0
va (VaSet
)
xt "99000,224000,106700,225000"
st "i_addr_ch7_i : (5:0)"
blo "99000,224800"
)
)
)
*1018 (CptPort
uid 76850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,226625,98000,227375"
)
n "i_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 17
r 24
tg (CPTG
uid 76852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76853,0
va (VaSet
)
xt "99000,226500,106700,227500"
st "i_addr_ch8_i : (5:0)"
blo "99000,227300"
)
)
)
*1019 (CptPort
uid 76854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,200625,131750,201375"
)
n "i_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 44
r 25
tg (CPTG
uid 76856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76857,0
va (VaSet
)
xt "122200,200500,130000,201500"
st "i_dat_ch1_o : (31:0)"
ju 2
blo "130000,201300"
)
)
)
*1020 (CptPort
uid 76858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,202625,131750,203375"
)
n "i_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 45
r 26
tg (CPTG
uid 76860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76861,0
va (VaSet
)
xt "122200,202500,130000,203500"
st "i_dat_ch2_o : (31:0)"
ju 2
blo "130000,203300"
)
)
)
*1021 (CptPort
uid 76862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,204125,131750,204875"
)
n "i_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 46
r 27
tg (CPTG
uid 76864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76865,0
va (VaSet
)
xt "122200,204000,130000,205000"
st "i_dat_ch3_o : (31:0)"
ju 2
blo "130000,204800"
)
)
)
*1022 (CptPort
uid 76866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,205625,131750,206375"
)
n "i_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 47
r 28
tg (CPTG
uid 76868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76869,0
va (VaSet
)
xt "122200,205500,130000,206500"
st "i_dat_ch4_o : (31:0)"
ju 2
blo "130000,206300"
)
)
)
*1023 (CptPort
uid 76870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,207125,131750,207875"
)
n "i_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 48
r 29
tg (CPTG
uid 76872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76873,0
va (VaSet
)
xt "122200,207000,130000,208000"
st "i_dat_ch5_o : (31:0)"
ju 2
blo "130000,207800"
)
)
)
*1024 (CptPort
uid 76874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,208625,131750,209375"
)
n "i_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 49
r 30
tg (CPTG
uid 76876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76877,0
va (VaSet
)
xt "122200,208500,130000,209500"
st "i_dat_ch6_o : (31:0)"
ju 2
blo "130000,209300"
)
)
)
*1025 (CptPort
uid 76878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,210125,131750,210875"
)
n "i_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 50
r 31
tg (CPTG
uid 76880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76881,0
va (VaSet
)
xt "122200,210000,130000,211000"
st "i_dat_ch7_o : (31:0)"
ju 2
blo "130000,210800"
)
)
)
*1026 (CptPort
uid 76882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,211625,131750,212375"
)
n "i_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 51
r 32
tg (CPTG
uid 76884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76885,0
va (VaSet
)
xt "122200,211500,130000,212500"
st "i_dat_ch8_o : (31:0)"
ju 2
blo "130000,212300"
)
)
)
*1027 (CptPort
uid 76886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,213125,131750,213875"
)
n "offset_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 52
r 33
tg (CPTG
uid 76888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76889,0
va (VaSet
)
xt "120600,213000,130000,214000"
st "offset_dat_ch1_o : (31:0)"
ju 2
blo "130000,213800"
)
)
)
*1028 (CptPort
uid 76890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,214625,131750,215375"
)
n "offset_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 53
r 34
tg (CPTG
uid 76892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76893,0
va (VaSet
)
xt "120600,214500,130000,215500"
st "offset_dat_ch2_o : (31:0)"
ju 2
blo "130000,215300"
)
)
)
*1029 (CptPort
uid 76894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,216625,131750,217375"
)
n "offset_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 54
r 35
tg (CPTG
uid 76896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76897,0
va (VaSet
)
xt "120600,216500,130000,217500"
st "offset_dat_ch3_o : (31:0)"
ju 2
blo "130000,217300"
)
)
)
*1030 (CptPort
uid 76898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,218125,131750,218875"
)
n "offset_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 55
r 36
tg (CPTG
uid 76900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76901,0
va (VaSet
)
xt "120600,218000,130000,219000"
st "offset_dat_ch4_o : (31:0)"
ju 2
blo "130000,218800"
)
)
)
*1031 (CptPort
uid 76902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,219625,131750,220375"
)
n "offset_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 56
r 37
tg (CPTG
uid 76904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76905,0
va (VaSet
)
xt "120600,219500,130000,220500"
st "offset_dat_ch5_o : (31:0)"
ju 2
blo "130000,220300"
)
)
)
*1032 (CptPort
uid 76906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,221125,131750,221875"
)
n "offset_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 57
r 38
tg (CPTG
uid 76908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76909,0
va (VaSet
)
xt "120600,221000,130000,222000"
st "offset_dat_ch6_o : (31:0)"
ju 2
blo "130000,221800"
)
)
)
*1033 (CptPort
uid 76910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,222625,131750,223375"
)
n "offset_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 58
r 39
tg (CPTG
uid 76912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76913,0
va (VaSet
)
xt "120600,222500,130000,223500"
st "offset_dat_ch7_o : (31:0)"
ju 2
blo "130000,223300"
)
)
)
*1034 (CptPort
uid 76914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,224125,131750,224875"
)
n "offset_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 59
r 40
tg (CPTG
uid 76916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76917,0
va (VaSet
)
xt "120600,224000,130000,225000"
st "offset_dat_ch8_o : (31:0)"
ju 2
blo "130000,224800"
)
)
)
*1035 (CptPort
uid 76918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,229125,98000,229875"
)
n "p_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 76920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76921,0
va (VaSet
)
xt "99000,229000,106900,230000"
st "p_addr_ch1_i : (5:0)"
blo "99000,229800"
)
)
)
*1036 (CptPort
uid 76922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,231625,98000,232375"
)
n "p_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 19
r 42
tg (CPTG
uid 76924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76925,0
va (VaSet
)
xt "99000,231500,106900,232500"
st "p_addr_ch2_i : (5:0)"
blo "99000,232300"
)
)
)
*1037 (CptPort
uid 76926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,234125,98000,234875"
)
n "p_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 20
r 43
tg (CPTG
uid 76928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76929,0
va (VaSet
)
xt "99000,234000,106900,235000"
st "p_addr_ch3_i : (5:0)"
blo "99000,234800"
)
)
)
*1038 (CptPort
uid 76930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,236625,98000,237375"
)
n "p_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 21
r 44
tg (CPTG
uid 76932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76933,0
va (VaSet
)
xt "99000,236500,106900,237500"
st "p_addr_ch4_i : (5:0)"
blo "99000,237300"
)
)
)
*1039 (CptPort
uid 76934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,239125,98000,239875"
)
n "p_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 22
r 45
tg (CPTG
uid 76936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76937,0
va (VaSet
)
xt "99000,239000,106900,240000"
st "p_addr_ch5_i : (5:0)"
blo "99000,239800"
)
)
)
*1040 (CptPort
uid 76938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,241625,98000,242375"
)
n "p_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 23
r 46
tg (CPTG
uid 76940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76941,0
va (VaSet
)
xt "99000,241500,106900,242500"
st "p_addr_ch6_i : (5:0)"
blo "99000,242300"
)
)
)
*1041 (CptPort
uid 76942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,244125,98000,244875"
)
n "p_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 24
r 47
tg (CPTG
uid 76944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76945,0
va (VaSet
)
xt "99000,244000,106900,245000"
st "p_addr_ch7_i : (5:0)"
blo "99000,244800"
)
)
)
*1042 (CptPort
uid 76946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,246625,98000,247375"
)
n "p_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 25
r 48
tg (CPTG
uid 76948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76949,0
va (VaSet
)
xt "99000,246500,106900,247500"
st "p_addr_ch8_i : (5:0)"
blo "99000,247300"
)
)
)
*1043 (CptPort
uid 76950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,225625,131750,226375"
)
n "p_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 60
r 49
tg (CPTG
uid 76952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76953,0
va (VaSet
)
xt "122000,225500,130000,226500"
st "p_dat_ch1_o : (31:0)"
ju 2
blo "130000,226300"
)
)
)
*1044 (CptPort
uid 76954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,227125,131750,227875"
)
n "p_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 61
r 50
tg (CPTG
uid 76956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76957,0
va (VaSet
)
xt "122000,227000,130000,228000"
st "p_dat_ch2_o : (31:0)"
ju 2
blo "130000,227800"
)
)
)
*1045 (CptPort
uid 76958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,228625,131750,229375"
)
n "p_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 62
r 51
tg (CPTG
uid 76960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76961,0
va (VaSet
)
xt "122000,228500,130000,229500"
st "p_dat_ch3_o : (31:0)"
ju 2
blo "130000,229300"
)
)
)
*1046 (CptPort
uid 76962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,230625,131750,231375"
)
n "p_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 63
r 52
tg (CPTG
uid 76964,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76965,0
va (VaSet
)
xt "122000,230500,130000,231500"
st "p_dat_ch4_o : (31:0)"
ju 2
blo "130000,231300"
)
)
)
*1047 (CptPort
uid 76966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,232125,131750,232875"
)
n "p_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 64
r 53
tg (CPTG
uid 76968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76969,0
va (VaSet
)
xt "122000,232000,130000,233000"
st "p_dat_ch5_o : (31:0)"
ju 2
blo "130000,232800"
)
)
)
*1048 (CptPort
uid 76970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,233625,131750,234375"
)
n "p_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 65
r 54
tg (CPTG
uid 76972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76973,0
va (VaSet
)
xt "122000,233500,130000,234500"
st "p_dat_ch6_o : (31:0)"
ju 2
blo "130000,234300"
)
)
)
*1049 (CptPort
uid 76974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,235125,131750,235875"
)
n "p_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 66
r 55
tg (CPTG
uid 76976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76977,0
va (VaSet
)
xt "122000,235000,130000,236000"
st "p_dat_ch7_o : (31:0)"
ju 2
blo "130000,235800"
)
)
)
*1050 (CptPort
uid 76978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,236625,131750,237375"
)
n "p_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 67
r 56
tg (CPTG
uid 76980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76981,0
va (VaSet
)
xt "122000,236500,130000,237500"
st "p_dat_ch8_o : (31:0)"
ju 2
blo "130000,237300"
)
)
)
*1051 (CptPort
uid 76982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,238125,131750,238875"
)
n "sa_bias_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 70
r 57
tg (CPTG
uid 76984,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76985,0
va (VaSet
)
xt "119800,238000,130000,239000"
st "sa_bias_dat_ch1_o : (31:0)"
ju 2
blo "130000,238800"
)
)
)
*1052 (CptPort
uid 76986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,239625,131750,240375"
)
n "sa_bias_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 71
r 58
tg (CPTG
uid 76988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76989,0
va (VaSet
)
xt "119800,239500,130000,240500"
st "sa_bias_dat_ch2_o : (31:0)"
ju 2
blo "130000,240300"
)
)
)
*1053 (CptPort
uid 76990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,241125,131750,241875"
)
n "sa_bias_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 72
r 59
tg (CPTG
uid 76992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76993,0
va (VaSet
)
xt "119800,241000,130000,242000"
st "sa_bias_dat_ch3_o : (31:0)"
ju 2
blo "130000,241800"
)
)
)
*1054 (CptPort
uid 76994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,242625,131750,243375"
)
n "sa_bias_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 73
r 60
tg (CPTG
uid 76996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76997,0
va (VaSet
)
xt "119800,242500,130000,243500"
st "sa_bias_dat_ch4_o : (31:0)"
ju 2
blo "130000,243300"
)
)
)
*1055 (CptPort
uid 76998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 76999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,244625,131750,245375"
)
n "sa_bias_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 74
r 61
tg (CPTG
uid 77000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77001,0
va (VaSet
)
xt "119800,244500,130000,245500"
st "sa_bias_dat_ch5_o : (31:0)"
ju 2
blo "130000,245300"
)
)
)
*1056 (CptPort
uid 77002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,246125,131750,246875"
)
n "sa_bias_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 75
r 62
tg (CPTG
uid 77004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77005,0
va (VaSet
)
xt "119800,246000,130000,247000"
st "sa_bias_dat_ch6_o : (31:0)"
ju 2
blo "130000,246800"
)
)
)
*1057 (CptPort
uid 77006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,247625,131750,248375"
)
n "sa_bias_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 76
r 63
tg (CPTG
uid 77008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77009,0
va (VaSet
)
xt "119800,247500,130000,248500"
st "sa_bias_dat_ch7_o : (31:0)"
ju 2
blo "130000,248300"
)
)
)
*1058 (CptPort
uid 77010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,249125,131750,249875"
)
n "sa_bias_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 77
r 64
tg (CPTG
uid 77012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77013,0
va (VaSet
)
xt "119800,249000,130000,250000"
st "sa_bias_dat_ch8_o : (31:0)"
ju 2
blo "130000,249800"
)
)
)
*1059 (CptPort
uid 77014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,249125,98000,249875"
)
n "z_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 26
r 65
tg (CPTG
uid 77016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77017,0
va (VaSet
)
xt "99000,249000,106900,250000"
st "z_addr_ch1_i : (5:0)"
blo "99000,249800"
)
)
)
*1060 (CptPort
uid 77018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,251625,98000,252375"
)
n "z_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 27
r 66
tg (CPTG
uid 77020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77021,0
va (VaSet
)
xt "99000,251500,106900,252500"
st "z_addr_ch2_i : (5:0)"
blo "99000,252300"
)
)
)
*1061 (CptPort
uid 77022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,254125,98000,254875"
)
n "z_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 28
r 67
tg (CPTG
uid 77024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77025,0
va (VaSet
)
xt "99000,254000,106900,255000"
st "z_addr_ch3_i : (5:0)"
blo "99000,254800"
)
)
)
*1062 (CptPort
uid 77026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,256625,98000,257375"
)
n "z_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 29
r 68
tg (CPTG
uid 77028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77029,0
va (VaSet
)
xt "99000,256500,106900,257500"
st "z_addr_ch4_i : (5:0)"
blo "99000,257300"
)
)
)
*1063 (CptPort
uid 77030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,259125,98000,259875"
)
n "z_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 30
r 69
tg (CPTG
uid 77032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77033,0
va (VaSet
)
xt "99000,259000,106900,260000"
st "z_addr_ch5_i : (5:0)"
blo "99000,259800"
)
)
)
*1064 (CptPort
uid 77034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,261625,98000,262375"
)
n "z_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 31
r 70
tg (CPTG
uid 77036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77037,0
va (VaSet
)
xt "99000,261500,106900,262500"
st "z_addr_ch6_i : (5:0)"
blo "99000,262300"
)
)
)
*1065 (CptPort
uid 77038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,264125,98000,264875"
)
n "z_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
r 71
tg (CPTG
uid 77040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77041,0
va (VaSet
)
xt "99000,264000,106900,265000"
st "z_addr_ch7_i : (5:0)"
blo "99000,264800"
)
)
)
*1066 (CptPort
uid 77042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,266625,98000,267375"
)
n "z_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 33
r 72
tg (CPTG
uid 77044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77045,0
va (VaSet
)
xt "99000,266500,106900,267500"
st "z_addr_ch8_i : (5:0)"
blo "99000,267300"
)
)
)
*1067 (CptPort
uid 77046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,250625,131750,251375"
)
n "z_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 79
r 73
tg (CPTG
uid 77048,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77049,0
va (VaSet
)
xt "122000,250500,130000,251500"
st "z_dat_ch1_o : (31:0)"
ju 2
blo "130000,251300"
)
)
)
*1068 (CptPort
uid 77050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,252125,131750,252875"
)
n "z_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 80
r 74
tg (CPTG
uid 77052,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77053,0
va (VaSet
)
xt "122000,252000,130000,253000"
st "z_dat_ch2_o : (31:0)"
ju 2
blo "130000,252800"
)
)
)
*1069 (CptPort
uid 77054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,253625,131750,254375"
)
n "z_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 81
r 75
tg (CPTG
uid 77056,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77057,0
va (VaSet
)
xt "122000,253500,130000,254500"
st "z_dat_ch3_o : (31:0)"
ju 2
blo "130000,254300"
)
)
)
*1070 (CptPort
uid 77058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,255125,131750,255875"
)
n "z_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 82
r 76
tg (CPTG
uid 77060,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77061,0
va (VaSet
)
xt "122000,255000,130000,256000"
st "z_dat_ch4_o : (31:0)"
ju 2
blo "130000,255800"
)
)
)
*1071 (CptPort
uid 77062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,256625,131750,257375"
)
n "z_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 83
r 77
tg (CPTG
uid 77064,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77065,0
va (VaSet
)
xt "122000,256500,130000,257500"
st "z_dat_ch5_o : (31:0)"
ju 2
blo "130000,257300"
)
)
)
*1072 (CptPort
uid 77066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,258625,131750,259375"
)
n "z_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 84
r 78
tg (CPTG
uid 77068,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77069,0
va (VaSet
)
xt "122000,258500,130000,259500"
st "z_dat_ch6_o : (31:0)"
ju 2
blo "130000,259300"
)
)
)
*1073 (CptPort
uid 77070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,260125,131750,260875"
)
n "z_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 85
r 79
tg (CPTG
uid 77072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77073,0
va (VaSet
)
xt "122000,260000,130000,261000"
st "z_dat_ch7_o : (31:0)"
ju 2
blo "130000,260800"
)
)
)
*1074 (CptPort
uid 77074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,261625,131750,262375"
)
n "z_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 86
r 80
tg (CPTG
uid 77076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77077,0
va (VaSet
)
xt "122000,261500,130000,262500"
st "z_dat_ch8_o : (31:0)"
ju 2
blo "130000,262300"
)
)
)
*1075 (CptPort
uid 77078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,263125,131750,263875"
)
n "const_val_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 34
r 81
tg (CPTG
uid 77080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77081,0
va (VaSet
)
xt "122300,263000,130000,264000"
st "const_val_o : (13:0)"
ju 2
blo "130000,263800"
)
)
)
*1076 (CptPort
uid 77082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,269125,98000,269875"
)
n "filter_coeff_addr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
r 82
tg (CPTG
uid 77084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77085,0
va (VaSet
)
xt "99000,269000,108400,270000"
st "filter_coeff_addr_i : (2:0)"
blo "99000,269800"
)
)
)
*1077 (CptPort
uid 77086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,264625,131750,265375"
)
n "filter_coeff_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 43
r 83
tg (CPTG
uid 77088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77089,0
va (VaSet
)
xt "120500,264500,130000,265500"
st "filter_coeff_dat_o : (31:0)"
ju 2
blo "130000,265300"
)
)
)
*1078 (CptPort
uid 77090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,266125,131750,266875"
)
n "ramp_amp_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 68
r 84
tg (CPTG
uid 77092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77093,0
va (VaSet
)
xt "122300,266000,130000,267000"
st "ramp_amp_o : (13:0)"
ju 2
blo "130000,266800"
)
)
)
*1079 (CptPort
uid 77094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,267625,131750,268375"
)
n "servo_mode_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
m 1
o 78
r 85
tg (CPTG
uid 77096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77097,0
va (VaSet
)
xt "121800,267500,130000,268500"
st "servo_mode_o : (1:0)"
ju 2
blo "130000,268300"
)
)
)
*1080 (CptPort
uid 77098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,269125,131750,269875"
)
n "ramp_step_size_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 69
r 86
tg (CPTG
uid 77100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77101,0
va (VaSet
)
xt "120100,269000,130000,270000"
st "ramp_step_size_o : (13:0)"
ju 2
blo "130000,269800"
)
)
)
*1081 (CptPort
uid 77102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,270125,131750,270875"
)
n "mode_flag_clr_o"
t "std_logic"
m 1
o 87
r 87
tg (CPTG
uid 77104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 77105,0
va (VaSet
)
xt "123600,270000,130000,271000"
st "mode_flag_clr_o"
ju 2
blo "130000,270800"
)
)
)
]
shape (Rectangle
uid 77107,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,187500,131000,271500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 77108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1082 (Text
uid 77109,0
va (VaSet
font "Arial,8,1"
)
xt "112400,236500,118100,237500"
st "readout_card"
blo "112400,237300"
)
*1083 (Text
uid 77110,0
va (VaSet
font "Arial,8,1"
)
xt "112400,237500,117800,238500"
st "wbs_fb_data"
blo "112400,238300"
)
*1084 (Text
uid 77111,0
va (VaSet
font "Arial,8,1"
)
xt "112400,238500,113400,239500"
st "I11"
blo "112400,239300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 77112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 77113,0
text (MLText
uid 77114,0
va (VaSet
font "Courier New,8,0"
)
xt "83000,212500,83000,212500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*1085 (Net
uid 77115,0
name "d_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 474
declText (MLText
uid 77116,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1086 (Net
uid 77123,0
name "d_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 475
declText (MLText
uid 77124,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1087 (Net
uid 77131,0
name "d_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 476
declText (MLText
uid 77132,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1088 (Net
uid 77139,0
name "d_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 477
declText (MLText
uid 77140,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1089 (Net
uid 77147,0
name "d_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 478
declText (MLText
uid 77148,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1090 (Net
uid 77155,0
name "d_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 479
declText (MLText
uid 77156,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1091 (Net
uid 77163,0
name "d_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 480
declText (MLText
uid 77164,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1092 (Net
uid 77171,0
name "d_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 481
declText (MLText
uid 77172,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1093 (Net
uid 77179,0
name "i_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 482
declText (MLText
uid 77180,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1094 (Net
uid 77187,0
name "i_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 483
declText (MLText
uid 77188,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1095 (Net
uid 77195,0
name "i_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 484
declText (MLText
uid 77196,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1096 (Net
uid 77203,0
name "i_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 485
declText (MLText
uid 77204,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1097 (Net
uid 77211,0
name "i_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 486
declText (MLText
uid 77212,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1098 (Net
uid 77219,0
name "i_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 487
declText (MLText
uid 77220,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1099 (Net
uid 77227,0
name "i_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 488
declText (MLText
uid 77228,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1100 (Net
uid 77235,0
name "i_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 489
declText (MLText
uid 77236,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1101 (Net
uid 77243,0
name "offset_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 490
declText (MLText
uid 77244,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1102 (Net
uid 77251,0
name "offset_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 491
declText (MLText
uid 77252,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1103 (Net
uid 77259,0
name "offset_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 492
declText (MLText
uid 77260,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1104 (Net
uid 77267,0
name "offset_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 493
declText (MLText
uid 77268,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1105 (Net
uid 77275,0
name "offset_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 494
declText (MLText
uid 77276,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1106 (Net
uid 77283,0
name "offset_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 495
declText (MLText
uid 77284,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1107 (Net
uid 77291,0
name "offset_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 496
declText (MLText
uid 77292,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1108 (Net
uid 77299,0
name "offset_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 497
declText (MLText
uid 77300,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1109 (Net
uid 77307,0
name "p_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 498
declText (MLText
uid 77308,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1110 (Net
uid 77315,0
name "p_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 499
declText (MLText
uid 77316,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1111 (Net
uid 77323,0
name "p_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 500
declText (MLText
uid 77324,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1112 (Net
uid 77331,0
name "p_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 501
declText (MLText
uid 77332,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1113 (Net
uid 77339,0
name "p_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 502
declText (MLText
uid 77340,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1114 (Net
uid 77347,0
name "p_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 503
declText (MLText
uid 77348,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1115 (Net
uid 77355,0
name "p_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 504
declText (MLText
uid 77356,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1116 (Net
uid 77363,0
name "p_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 505
declText (MLText
uid 77364,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1117 (Net
uid 77371,0
name "sa_bias_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 506
declText (MLText
uid 77372,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1118 (Net
uid 77379,0
name "sa_bias_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 507
declText (MLText
uid 77380,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1119 (Net
uid 77387,0
name "sa_bias_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 508
declText (MLText
uid 77388,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1120 (Net
uid 77395,0
name "sa_bias_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 509
declText (MLText
uid 77396,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1121 (Net
uid 77403,0
name "sa_bias_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 510
declText (MLText
uid 77404,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1122 (Net
uid 77411,0
name "sa_bias_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 511
declText (MLText
uid 77412,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1123 (Net
uid 77419,0
name "sa_bias_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 512
declText (MLText
uid 77420,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1124 (Net
uid 77427,0
name "sa_bias_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 513
declText (MLText
uid 77428,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1125 (Net
uid 77435,0
name "z_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 514
declText (MLText
uid 77436,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1126 (Net
uid 77443,0
name "z_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 515
declText (MLText
uid 77444,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1127 (Net
uid 77451,0
name "z_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 516
declText (MLText
uid 77452,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1128 (Net
uid 77459,0
name "z_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 517
declText (MLText
uid 77460,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1129 (Net
uid 77467,0
name "z_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 518
declText (MLText
uid 77468,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1130 (Net
uid 77475,0
name "z_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 519
declText (MLText
uid 77476,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1131 (Net
uid 77483,0
name "z_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 520
declText (MLText
uid 77484,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1132 (Net
uid 77491,0
name "z_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 521
declText (MLText
uid 77492,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1133 (Net
uid 77499,0
name "const_val_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 522
declText (MLText
uid 77500,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1134 (Net
uid 77507,0
name "filter_coeff_dat_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 523
declText (MLText
uid 77508,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1135 (Net
uid 77515,0
name "ramp_amp_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 524
declText (MLText
uid 77516,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1136 (Net
uid 77523,0
name "servo_mode_o"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 525
declText (MLText
uid 77524,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1137 (Net
uid 77531,0
name "ramp_step_size_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 526
declText (MLText
uid 77532,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1138 (Net
uid 77539,0
name "mode_flag_clr_o"
type "std_logic"
orderNo 527
declText (MLText
uid 77540,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1139 (Net
uid 77547,0
name "d_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 528
declText (MLText
uid 77548,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1140 (Net
uid 77555,0
name "d_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 529
declText (MLText
uid 77556,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1141 (Net
uid 77563,0
name "d_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 530
declText (MLText
uid 77564,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1142 (Net
uid 77571,0
name "d_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 531
declText (MLText
uid 77572,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1143 (Net
uid 77579,0
name "d_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 532
declText (MLText
uid 77580,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1144 (Net
uid 77587,0
name "d_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 533
declText (MLText
uid 77588,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1145 (Net
uid 77595,0
name "d_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 534
declText (MLText
uid 77596,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1146 (Net
uid 77603,0
name "d_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 535
declText (MLText
uid 77604,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1147 (Net
uid 77611,0
name "i_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 536
declText (MLText
uid 77612,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1148 (Net
uid 77619,0
name "i_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 537
declText (MLText
uid 77620,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1149 (Net
uid 77627,0
name "i_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 538
declText (MLText
uid 77628,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1150 (Net
uid 77635,0
name "i_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 539
declText (MLText
uid 77636,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1151 (Net
uid 77643,0
name "i_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 540
declText (MLText
uid 77644,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1152 (Net
uid 77651,0
name "i_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 541
declText (MLText
uid 77652,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1153 (Net
uid 77659,0
name "i_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 542
declText (MLText
uid 77660,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1154 (Net
uid 77667,0
name "i_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 543
declText (MLText
uid 77668,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1155 (Net
uid 77675,0
name "p_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 544
declText (MLText
uid 77676,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1156 (Net
uid 77683,0
name "p_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 545
declText (MLText
uid 77684,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1157 (Net
uid 77691,0
name "p_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 546
declText (MLText
uid 77692,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1158 (Net
uid 77699,0
name "p_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 547
declText (MLText
uid 77700,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1159 (Net
uid 77707,0
name "p_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 548
declText (MLText
uid 77708,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1160 (Net
uid 77715,0
name "p_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 549
declText (MLText
uid 77716,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1161 (Net
uid 77723,0
name "p_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 550
declText (MLText
uid 77724,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1162 (Net
uid 77731,0
name "p_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 551
declText (MLText
uid 77732,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1163 (Net
uid 77739,0
name "z_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 552
declText (MLText
uid 77740,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1164 (Net
uid 77747,0
name "z_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 553
declText (MLText
uid 77748,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1165 (Net
uid 77755,0
name "z_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 554
declText (MLText
uid 77756,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1166 (Net
uid 77763,0
name "z_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 555
declText (MLText
uid 77764,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1167 (Net
uid 77771,0
name "z_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 556
declText (MLText
uid 77772,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1168 (Net
uid 77779,0
name "z_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 557
declText (MLText
uid 77780,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1169 (Net
uid 77787,0
name "z_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 558
declText (MLText
uid 77788,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1170 (Net
uid 77795,0
name "z_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 559
declText (MLText
uid 77796,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1171 (Net
uid 77803,0
name "filter_coeff_addr_i"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 560
declText (MLText
uid 77804,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1172 (Net
uid 77821,0
name "mode_flag_clr_i"
type "std_logic"
orderNo 561
declText (MLText
uid 77822,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1173 (Net
uid 77863,0
name "restart_frame_aligned_o"
type "std_logic"
orderNo 502
declText (MLText
uid 77864,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1174 (Net
uid 77875,0
name "initialize_window_o"
type "std_logic"
orderNo 563
declText (MLText
uid 77876,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1175 (Wire
uid 39723,0
shape (OrthoPolyLine
uid 39724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,93000,142500,93000"
pts [
"120750,93000"
"142500,93000"
]
)
start &125
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39728,0
va (VaSet
)
xt "132000,92000,142500,93000"
st "coadded_addr_ch1_o : (5:0)"
blo "132000,92800"
tm "WireNameMgr"
)
)
on &9
)
*1176 (Wire
uid 39731,0
shape (OrthoPolyLine
uid 39732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,94500,142500,94500"
pts [
"120750,94500"
"142500,94500"
]
)
start &126
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39736,0
va (VaSet
)
xt "132000,93500,142500,94500"
st "coadded_addr_ch2_o : (5:0)"
blo "132000,94300"
tm "WireNameMgr"
)
)
on &10
)
*1177 (Wire
uid 39739,0
shape (OrthoPolyLine
uid 39740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,96500,142500,96500"
pts [
"120750,96500"
"142500,96500"
]
)
start &127
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39744,0
va (VaSet
)
xt "132000,95500,142500,96500"
st "coadded_addr_ch3_o : (5:0)"
blo "132000,96300"
tm "WireNameMgr"
)
)
on &11
)
*1178 (Wire
uid 39747,0
shape (OrthoPolyLine
uid 39748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,98000,142500,98000"
pts [
"120750,98000"
"142500,98000"
]
)
start &128
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39752,0
va (VaSet
)
xt "132000,97000,142500,98000"
st "coadded_addr_ch4_o : (5:0)"
blo "132000,97800"
tm "WireNameMgr"
)
)
on &12
)
*1179 (Wire
uid 39755,0
shape (OrthoPolyLine
uid 39756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,100000,142500,100000"
pts [
"120750,100000"
"142500,100000"
]
)
start &129
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39760,0
va (VaSet
)
xt "132000,99000,142500,100000"
st "coadded_addr_ch5_o : (5:0)"
blo "132000,99800"
tm "WireNameMgr"
)
)
on &13
)
*1180 (Wire
uid 39763,0
shape (OrthoPolyLine
uid 39764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,101500,142500,101500"
pts [
"120750,101500"
"142500,101500"
]
)
start &130
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39768,0
va (VaSet
)
xt "132000,100500,142500,101500"
st "coadded_addr_ch6_o : (5:0)"
blo "132000,101300"
tm "WireNameMgr"
)
)
on &14
)
*1181 (Wire
uid 39771,0
shape (OrthoPolyLine
uid 39772,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,103000,142500,103000"
pts [
"120750,103000"
"142500,103000"
]
)
start &131
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39776,0
va (VaSet
)
xt "132000,102000,142500,103000"
st "coadded_addr_ch7_o : (5:0)"
blo "132000,102800"
tm "WireNameMgr"
)
)
on &15
)
*1182 (Wire
uid 39779,0
shape (OrthoPolyLine
uid 39780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,105000,142500,105000"
pts [
"120750,105000"
"142500,105000"
]
)
start &132
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39784,0
va (VaSet
)
xt "132000,104000,142500,105000"
st "coadded_addr_ch8_o : (5:0)"
blo "132000,104800"
tm "WireNameMgr"
)
)
on &16
)
*1183 (Wire
uid 39787,0
shape (OrthoPolyLine
uid 39788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,106500,142500,106500"
pts [
"120750,106500"
"142500,106500"
]
)
start &141
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39792,0
va (VaSet
)
xt "132000,105500,142000,106500"
st "filtered_addr_ch1_o : (5:0)"
blo "132000,106300"
tm "WireNameMgr"
)
)
on &17
)
*1184 (Wire
uid 39795,0
shape (OrthoPolyLine
uid 39796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,108500,142500,108500"
pts [
"120750,108500"
"142500,108500"
]
)
start &142
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39800,0
va (VaSet
)
xt "132000,107500,142000,108500"
st "filtered_addr_ch2_o : (5:0)"
blo "132000,108300"
tm "WireNameMgr"
)
)
on &18
)
*1185 (Wire
uid 39803,0
shape (OrthoPolyLine
uid 39804,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,110000,142500,110000"
pts [
"120750,110000"
"142500,110000"
]
)
start &143
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39808,0
va (VaSet
)
xt "132000,109000,142000,110000"
st "filtered_addr_ch3_o : (5:0)"
blo "132000,109800"
tm "WireNameMgr"
)
)
on &19
)
*1186 (Wire
uid 39811,0
shape (OrthoPolyLine
uid 39812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,112000,142500,112000"
pts [
"120750,112000"
"142500,112000"
]
)
start &144
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39816,0
va (VaSet
)
xt "132000,111000,142000,112000"
st "filtered_addr_ch4_o : (5:0)"
blo "132000,111800"
tm "WireNameMgr"
)
)
on &20
)
*1187 (Wire
uid 39819,0
shape (OrthoPolyLine
uid 39820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,113500,142500,113500"
pts [
"120750,113500"
"142500,113500"
]
)
start &145
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39824,0
va (VaSet
)
xt "132000,112500,142000,113500"
st "filtered_addr_ch5_o : (5:0)"
blo "132000,113300"
tm "WireNameMgr"
)
)
on &21
)
*1188 (Wire
uid 39827,0
shape (OrthoPolyLine
uid 39828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,115500,142500,115500"
pts [
"120750,115500"
"142500,115500"
]
)
start &146
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39832,0
va (VaSet
)
xt "132000,114500,142000,115500"
st "filtered_addr_ch6_o : (5:0)"
blo "132000,115300"
tm "WireNameMgr"
)
)
on &22
)
*1189 (Wire
uid 39835,0
shape (OrthoPolyLine
uid 39836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,117000,142500,117000"
pts [
"120750,117000"
"142500,117000"
]
)
start &147
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39840,0
va (VaSet
)
xt "132000,116000,142000,117000"
st "filtered_addr_ch7_o : (5:0)"
blo "132000,116800"
tm "WireNameMgr"
)
)
on &23
)
*1190 (Wire
uid 39843,0
shape (OrthoPolyLine
uid 39844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,118500,142500,118500"
pts [
"120750,118500"
"142500,118500"
]
)
start &148
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39848,0
va (VaSet
)
xt "132000,117500,142000,118500"
st "filtered_addr_ch8_o : (5:0)"
blo "132000,118300"
tm "WireNameMgr"
)
)
on &24
)
*1191 (Wire
uid 39851,0
shape (OrthoPolyLine
uid 39852,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,120500,142500,120500"
pts [
"120750,120500"
"142500,120500"
]
)
start &157
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39856,0
va (VaSet
)
xt "121500,119500,130400,120500"
st "fsfb_addr_ch1_o : (5:0)"
blo "121500,120300"
tm "WireNameMgr"
)
)
on &25
)
*1192 (Wire
uid 39859,0
shape (OrthoPolyLine
uid 39860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,122000,142500,122000"
pts [
"120750,122000"
"142500,122000"
]
)
start &158
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39864,0
va (VaSet
)
xt "121500,121000,130400,122000"
st "fsfb_addr_ch2_o : (5:0)"
blo "121500,121800"
tm "WireNameMgr"
)
)
on &26
)
*1193 (Wire
uid 39867,0
shape (OrthoPolyLine
uid 39868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,124000,142500,124000"
pts [
"120750,124000"
"142500,124000"
]
)
start &159
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39872,0
va (VaSet
)
xt "121500,123000,130400,124000"
st "fsfb_addr_ch3_o : (5:0)"
blo "121500,123800"
tm "WireNameMgr"
)
)
on &27
)
*1194 (Wire
uid 39875,0
shape (OrthoPolyLine
uid 39876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,125500,142500,125500"
pts [
"120750,125500"
"142500,125500"
]
)
start &160
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39880,0
va (VaSet
)
xt "121500,124500,130400,125500"
st "fsfb_addr_ch4_o : (5:0)"
blo "121500,125300"
tm "WireNameMgr"
)
)
on &28
)
*1195 (Wire
uid 39883,0
shape (OrthoPolyLine
uid 39884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,127500,142500,127500"
pts [
"120750,127500"
"142500,127500"
]
)
start &161
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39888,0
va (VaSet
)
xt "121500,126500,130400,127500"
st "fsfb_addr_ch5_o : (5:0)"
blo "121500,127300"
tm "WireNameMgr"
)
)
on &29
)
*1196 (Wire
uid 39891,0
shape (OrthoPolyLine
uid 39892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,129000,142500,129000"
pts [
"120750,129000"
"142500,129000"
]
)
start &162
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39896,0
va (VaSet
)
xt "121500,128000,130400,129000"
st "fsfb_addr_ch6_o : (5:0)"
blo "121500,128800"
tm "WireNameMgr"
)
)
on &30
)
*1197 (Wire
uid 39899,0
shape (OrthoPolyLine
uid 39900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,131000,142500,131000"
pts [
"120750,131000"
"142500,131000"
]
)
start &163
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39904,0
va (VaSet
)
xt "121500,130000,130400,131000"
st "fsfb_addr_ch7_o : (5:0)"
blo "121500,130800"
tm "WireNameMgr"
)
)
on &31
)
*1198 (Wire
uid 39907,0
shape (OrthoPolyLine
uid 39908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,132500,142500,132500"
pts [
"120750,132500"
"142500,132500"
]
)
start &164
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39912,0
va (VaSet
)
xt "121500,131500,130400,132500"
st "fsfb_addr_ch8_o : (5:0)"
blo "121500,132300"
tm "WireNameMgr"
)
)
on &32
)
*1199 (Wire
uid 39915,0
shape (OrthoPolyLine
uid 39916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,134500,142500,134500"
pts [
"120750,134500"
"142500,134500"
]
)
start &181
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39920,0
va (VaSet
)
xt "121500,133500,130800,134500"
st "raw_addr_ch1_o : (12:0)"
blo "121500,134300"
tm "WireNameMgr"
)
)
on &33
)
*1200 (Wire
uid 39923,0
shape (OrthoPolyLine
uid 39924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,136000,142500,136000"
pts [
"120750,136000"
"142500,136000"
]
)
start &182
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39928,0
va (VaSet
)
xt "121500,135000,130800,136000"
st "raw_addr_ch2_o : (12:0)"
blo "121500,135800"
tm "WireNameMgr"
)
)
on &34
)
*1201 (Wire
uid 39931,0
shape (OrthoPolyLine
uid 39932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,137500,142500,137500"
pts [
"120750,137500"
"142500,137500"
]
)
start &183
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39936,0
va (VaSet
)
xt "121500,136500,130800,137500"
st "raw_addr_ch3_o : (12:0)"
blo "121500,137300"
tm "WireNameMgr"
)
)
on &35
)
*1202 (Wire
uid 39939,0
shape (OrthoPolyLine
uid 39940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,139500,142500,139500"
pts [
"120750,139500"
"142500,139500"
]
)
start &184
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39944,0
va (VaSet
)
xt "121500,138500,130800,139500"
st "raw_addr_ch4_o : (12:0)"
blo "121500,139300"
tm "WireNameMgr"
)
)
on &36
)
*1203 (Wire
uid 39947,0
shape (OrthoPolyLine
uid 39948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,141000,142500,141000"
pts [
"120750,141000"
"142500,141000"
]
)
start &185
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39952,0
va (VaSet
)
xt "121500,140000,130800,141000"
st "raw_addr_ch5_o : (12:0)"
blo "121500,140800"
tm "WireNameMgr"
)
)
on &37
)
*1204 (Wire
uid 39955,0
shape (OrthoPolyLine
uid 39956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,143000,142500,143000"
pts [
"120750,143000"
"142500,143000"
]
)
start &186
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39960,0
va (VaSet
)
xt "121500,142000,130800,143000"
st "raw_addr_ch6_o : (12:0)"
blo "121500,142800"
tm "WireNameMgr"
)
)
on &38
)
*1205 (Wire
uid 39963,0
shape (OrthoPolyLine
uid 39964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,144500,142500,144500"
pts [
"120750,144500"
"142500,144500"
]
)
start &187
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39968,0
va (VaSet
)
xt "121500,143500,130800,144500"
st "raw_addr_ch7_o : (12:0)"
blo "121500,144300"
tm "WireNameMgr"
)
)
on &39
)
*1206 (Wire
uid 39971,0
shape (OrthoPolyLine
uid 39972,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,146500,142500,146500"
pts [
"120750,146500"
"142500,146500"
]
)
start &188
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39976,0
va (VaSet
)
xt "121500,145500,130800,146500"
st "raw_addr_ch8_o : (12:0)"
blo "121500,146300"
tm "WireNameMgr"
)
)
on &40
)
*1207 (Wire
uid 39979,0
shape (OrthoPolyLine
uid 39980,0
va (VaSet
vasetType 3
)
xt "120750,148000,142500,148000"
pts [
"120750,148000"
"142500,148000"
]
)
start &197
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39984,0
va (VaSet
)
xt "121500,147000,127500,148000"
st "raw_req_ch1_o"
blo "121500,147800"
tm "WireNameMgr"
)
)
on &41
)
*1208 (Wire
uid 39987,0
shape (OrthoPolyLine
uid 39988,0
va (VaSet
vasetType 3
)
xt "120750,150000,142500,150000"
pts [
"120750,150000"
"142500,150000"
]
)
start &198
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39992,0
va (VaSet
)
xt "121500,149000,127500,150000"
st "raw_req_ch2_o"
blo "121500,149800"
tm "WireNameMgr"
)
)
on &42
)
*1209 (Wire
uid 39995,0
shape (OrthoPolyLine
uid 39996,0
va (VaSet
vasetType 3
)
xt "120750,151500,142500,151500"
pts [
"120750,151500"
"142500,151500"
]
)
start &199
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40000,0
va (VaSet
)
xt "121500,150500,127500,151500"
st "raw_req_ch3_o"
blo "121500,151300"
tm "WireNameMgr"
)
)
on &43
)
*1210 (Wire
uid 40003,0
shape (OrthoPolyLine
uid 40004,0
va (VaSet
vasetType 3
)
xt "120750,153000,142500,153000"
pts [
"120750,153000"
"142500,153000"
]
)
start &200
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40008,0
va (VaSet
)
xt "121500,152000,127500,153000"
st "raw_req_ch4_o"
blo "121500,152800"
tm "WireNameMgr"
)
)
on &44
)
*1211 (Wire
uid 40011,0
shape (OrthoPolyLine
uid 40012,0
va (VaSet
vasetType 3
)
xt "120750,155000,142500,155000"
pts [
"120750,155000"
"142500,155000"
]
)
start &201
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40016,0
va (VaSet
)
xt "121500,154000,127500,155000"
st "raw_req_ch5_o"
blo "121500,154800"
tm "WireNameMgr"
)
)
on &45
)
*1212 (Wire
uid 40019,0
shape (OrthoPolyLine
uid 40020,0
va (VaSet
vasetType 3
)
xt "120750,156500,142500,156500"
pts [
"120750,156500"
"142500,156500"
]
)
start &202
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40024,0
va (VaSet
)
xt "121500,155500,127500,156500"
st "raw_req_ch6_o"
blo "121500,156300"
tm "WireNameMgr"
)
)
on &46
)
*1213 (Wire
uid 40027,0
shape (OrthoPolyLine
uid 40028,0
va (VaSet
vasetType 3
)
xt "120750,158500,142500,158500"
pts [
"120750,158500"
"142500,158500"
]
)
start &203
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40032,0
va (VaSet
)
xt "121500,157500,127500,158500"
st "raw_req_ch7_o"
blo "121500,158300"
tm "WireNameMgr"
)
)
on &47
)
*1214 (Wire
uid 40035,0
shape (OrthoPolyLine
uid 40036,0
va (VaSet
vasetType 3
)
xt "120750,160000,142500,160000"
pts [
"120750,160000"
"142500,160000"
]
)
start &204
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40040,0
va (VaSet
)
xt "121500,159000,127500,160000"
st "raw_req_ch8_o"
blo "121500,159800"
tm "WireNameMgr"
)
)
on &48
)
*1215 (Wire
uid 40043,0
shape (OrthoPolyLine
uid 40044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,93000,95250,93000"
pts [
"84500,93000"
"95250,93000"
]
)
end &133
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40048,0
va (VaSet
)
xt "85000,92000,95200,93000"
st "coadded_dat_ch1_i : (31:0)"
blo "85000,92800"
tm "WireNameMgr"
)
)
on &49
)
*1216 (Wire
uid 40051,0
shape (OrthoPolyLine
uid 40052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,94500,95250,94500"
pts [
"84500,94500"
"95250,94500"
]
)
end &134
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40056,0
va (VaSet
)
xt "85000,93500,95200,94500"
st "coadded_dat_ch2_i : (31:0)"
blo "85000,94300"
tm "WireNameMgr"
)
)
on &50
)
*1217 (Wire
uid 40059,0
shape (OrthoPolyLine
uid 40060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,96500,95250,96500"
pts [
"84500,96500"
"95250,96500"
]
)
end &135
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40064,0
va (VaSet
)
xt "85000,95500,95200,96500"
st "coadded_dat_ch3_i : (31:0)"
blo "85000,96300"
tm "WireNameMgr"
)
)
on &51
)
*1218 (Wire
uid 40067,0
shape (OrthoPolyLine
uid 40068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,98000,95250,98000"
pts [
"84500,98000"
"95250,98000"
]
)
end &136
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40072,0
va (VaSet
)
xt "85000,97000,95200,98000"
st "coadded_dat_ch4_i : (31:0)"
blo "85000,97800"
tm "WireNameMgr"
)
)
on &52
)
*1219 (Wire
uid 40075,0
shape (OrthoPolyLine
uid 40076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,100000,95250,100000"
pts [
"84500,100000"
"95250,100000"
]
)
end &137
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40080,0
va (VaSet
)
xt "85000,99000,95200,100000"
st "coadded_dat_ch5_i : (31:0)"
blo "85000,99800"
tm "WireNameMgr"
)
)
on &53
)
*1220 (Wire
uid 40083,0
shape (OrthoPolyLine
uid 40084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,101500,95250,101500"
pts [
"84500,101500"
"95250,101500"
]
)
end &138
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40088,0
va (VaSet
)
xt "85000,100500,95200,101500"
st "coadded_dat_ch6_i : (31:0)"
blo "85000,101300"
tm "WireNameMgr"
)
)
on &54
)
*1221 (Wire
uid 40091,0
shape (OrthoPolyLine
uid 40092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,103000,95250,103000"
pts [
"84500,103000"
"95250,103000"
]
)
end &139
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40096,0
va (VaSet
)
xt "85000,102000,95200,103000"
st "coadded_dat_ch7_i : (31:0)"
blo "85000,102800"
tm "WireNameMgr"
)
)
on &55
)
*1222 (Wire
uid 40099,0
shape (OrthoPolyLine
uid 40100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,105000,95250,105000"
pts [
"84500,105000"
"95250,105000"
]
)
end &140
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40104,0
va (VaSet
)
xt "85000,104000,95200,105000"
st "coadded_dat_ch8_i : (31:0)"
blo "85000,104800"
tm "WireNameMgr"
)
)
on &56
)
*1223 (Wire
uid 40107,0
shape (OrthoPolyLine
uid 40108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,106500,95250,106500"
pts [
"84500,106500"
"95250,106500"
]
)
end &149
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40112,0
va (VaSet
)
xt "85000,105500,94700,106500"
st "filtered_dat_ch1_i : (31:0)"
blo "85000,106300"
tm "WireNameMgr"
)
)
on &57
)
*1224 (Wire
uid 40115,0
shape (OrthoPolyLine
uid 40116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,108500,95250,108500"
pts [
"84500,108500"
"95250,108500"
]
)
end &150
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40120,0
va (VaSet
)
xt "85000,107500,94700,108500"
st "filtered_dat_ch2_i : (31:0)"
blo "85000,108300"
tm "WireNameMgr"
)
)
on &58
)
*1225 (Wire
uid 40123,0
shape (OrthoPolyLine
uid 40124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,110000,95250,110000"
pts [
"84500,110000"
"95250,110000"
]
)
end &151
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40128,0
va (VaSet
)
xt "85000,109000,94700,110000"
st "filtered_dat_ch3_i : (31:0)"
blo "85000,109800"
tm "WireNameMgr"
)
)
on &59
)
*1226 (Wire
uid 40131,0
shape (OrthoPolyLine
uid 40132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,112000,95250,112000"
pts [
"84500,112000"
"95250,112000"
]
)
end &152
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40136,0
va (VaSet
)
xt "85000,111000,94700,112000"
st "filtered_dat_ch4_i : (31:0)"
blo "85000,111800"
tm "WireNameMgr"
)
)
on &60
)
*1227 (Wire
uid 40139,0
shape (OrthoPolyLine
uid 40140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,113500,95250,113500"
pts [
"84500,113500"
"95250,113500"
]
)
end &153
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40144,0
va (VaSet
)
xt "85000,112500,94700,113500"
st "filtered_dat_ch5_i : (31:0)"
blo "85000,113300"
tm "WireNameMgr"
)
)
on &61
)
*1228 (Wire
uid 40147,0
shape (OrthoPolyLine
uid 40148,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,115500,95250,115500"
pts [
"84500,115500"
"95250,115500"
]
)
end &154
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40152,0
va (VaSet
)
xt "85000,114500,94700,115500"
st "filtered_dat_ch6_i : (31:0)"
blo "85000,115300"
tm "WireNameMgr"
)
)
on &62
)
*1229 (Wire
uid 40155,0
shape (OrthoPolyLine
uid 40156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,117000,95250,117000"
pts [
"84500,117000"
"95250,117000"
]
)
end &155
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40160,0
va (VaSet
)
xt "85000,116000,94700,117000"
st "filtered_dat_ch7_i : (31:0)"
blo "85000,116800"
tm "WireNameMgr"
)
)
on &63
)
*1230 (Wire
uid 40163,0
shape (OrthoPolyLine
uid 40164,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,118500,95250,118500"
pts [
"84500,118500"
"95250,118500"
]
)
end &156
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40168,0
va (VaSet
)
xt "85000,117500,94700,118500"
st "filtered_dat_ch8_i : (31:0)"
blo "85000,118300"
tm "WireNameMgr"
)
)
on &64
)
*1231 (Wire
uid 40171,0
shape (OrthoPolyLine
uid 40172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,120500,95250,120500"
pts [
"84500,120500"
"95250,120500"
]
)
end &165
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40176,0
va (VaSet
)
xt "85000,119500,93600,120500"
st "fsfb_dat_ch1_i : (31:0)"
blo "85000,120300"
tm "WireNameMgr"
)
)
on &65
)
*1232 (Wire
uid 40179,0
shape (OrthoPolyLine
uid 40180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,122000,95250,122000"
pts [
"84500,122000"
"95250,122000"
]
)
end &166
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40184,0
va (VaSet
)
xt "85000,121000,93600,122000"
st "fsfb_dat_ch2_i : (31:0)"
blo "85000,121800"
tm "WireNameMgr"
)
)
on &66
)
*1233 (Wire
uid 40187,0
shape (OrthoPolyLine
uid 40188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,124000,95250,124000"
pts [
"84500,124000"
"95250,124000"
]
)
end &167
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40192,0
va (VaSet
)
xt "85000,123000,93600,124000"
st "fsfb_dat_ch3_i : (31:0)"
blo "85000,123800"
tm "WireNameMgr"
)
)
on &67
)
*1234 (Wire
uid 40195,0
shape (OrthoPolyLine
uid 40196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,125500,95250,125500"
pts [
"84500,125500"
"95250,125500"
]
)
end &168
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40200,0
va (VaSet
)
xt "85000,124500,93600,125500"
st "fsfb_dat_ch4_i : (31:0)"
blo "85000,125300"
tm "WireNameMgr"
)
)
on &68
)
*1235 (Wire
uid 40203,0
shape (OrthoPolyLine
uid 40204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,127500,95250,127500"
pts [
"84500,127500"
"95250,127500"
]
)
end &169
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40208,0
va (VaSet
)
xt "85000,126500,93600,127500"
st "fsfb_dat_ch5_i : (31:0)"
blo "85000,127300"
tm "WireNameMgr"
)
)
on &69
)
*1236 (Wire
uid 40211,0
shape (OrthoPolyLine
uid 40212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,129000,95250,129000"
pts [
"84500,129000"
"95250,129000"
]
)
end &170
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40216,0
va (VaSet
)
xt "85000,128000,93600,129000"
st "fsfb_dat_ch6_i : (31:0)"
blo "85000,128800"
tm "WireNameMgr"
)
)
on &70
)
*1237 (Wire
uid 40219,0
shape (OrthoPolyLine
uid 40220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,131000,95250,131000"
pts [
"84500,131000"
"95250,131000"
]
)
end &171
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40224,0
va (VaSet
)
xt "85000,130000,93600,131000"
st "fsfb_dat_ch7_i : (31:0)"
blo "85000,130800"
tm "WireNameMgr"
)
)
on &71
)
*1238 (Wire
uid 40227,0
shape (OrthoPolyLine
uid 40228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,132500,95250,132500"
pts [
"84500,132500"
"95250,132500"
]
)
end &172
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40232,0
va (VaSet
)
xt "85000,131500,93600,132500"
st "fsfb_dat_ch8_i : (31:0)"
blo "85000,132300"
tm "WireNameMgr"
)
)
on &72
)
*1239 (Wire
uid 40235,0
shape (OrthoPolyLine
uid 40236,0
va (VaSet
vasetType 3
)
xt "84500,134500,95250,134500"
pts [
"84500,134500"
"95250,134500"
]
)
end &173
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40240,0
va (VaSet
)
xt "85000,133500,90700,134500"
st "raw_ack_ch1_i"
blo "85000,134300"
tm "WireNameMgr"
)
)
on &73
)
*1240 (Wire
uid 40243,0
shape (OrthoPolyLine
uid 40244,0
va (VaSet
vasetType 3
)
xt "84500,136000,95250,136000"
pts [
"84500,136000"
"95250,136000"
]
)
end &174
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40248,0
va (VaSet
)
xt "85000,135000,90700,136000"
st "raw_ack_ch2_i"
blo "85000,135800"
tm "WireNameMgr"
)
)
on &74
)
*1241 (Wire
uid 40251,0
shape (OrthoPolyLine
uid 40252,0
va (VaSet
vasetType 3
)
xt "84500,137500,95250,137500"
pts [
"84500,137500"
"95250,137500"
]
)
end &175
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40256,0
va (VaSet
)
xt "85000,136500,90700,137500"
st "raw_ack_ch3_i"
blo "85000,137300"
tm "WireNameMgr"
)
)
on &75
)
*1242 (Wire
uid 40259,0
shape (OrthoPolyLine
uid 40260,0
va (VaSet
vasetType 3
)
xt "84500,139500,95250,139500"
pts [
"84500,139500"
"95250,139500"
]
)
end &176
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40264,0
va (VaSet
)
xt "85000,138500,90700,139500"
st "raw_ack_ch4_i"
blo "85000,139300"
tm "WireNameMgr"
)
)
on &76
)
*1243 (Wire
uid 40267,0
shape (OrthoPolyLine
uid 40268,0
va (VaSet
vasetType 3
)
xt "84500,141000,95250,141000"
pts [
"84500,141000"
"95250,141000"
]
)
end &177
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40272,0
va (VaSet
)
xt "85000,140000,90700,141000"
st "raw_ack_ch5_i"
blo "85000,140800"
tm "WireNameMgr"
)
)
on &77
)
*1244 (Wire
uid 40275,0
shape (OrthoPolyLine
uid 40276,0
va (VaSet
vasetType 3
)
xt "84500,143000,95250,143000"
pts [
"84500,143000"
"95250,143000"
]
)
end &178
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40280,0
va (VaSet
)
xt "85000,142000,90700,143000"
st "raw_ack_ch6_i"
blo "85000,142800"
tm "WireNameMgr"
)
)
on &78
)
*1245 (Wire
uid 40283,0
shape (OrthoPolyLine
uid 40284,0
va (VaSet
vasetType 3
)
xt "84500,144500,95250,144500"
pts [
"84500,144500"
"95250,144500"
]
)
end &179
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40288,0
va (VaSet
)
xt "85000,143500,90700,144500"
st "raw_ack_ch7_i"
blo "85000,144300"
tm "WireNameMgr"
)
)
on &79
)
*1246 (Wire
uid 40291,0
shape (OrthoPolyLine
uid 40292,0
va (VaSet
vasetType 3
)
xt "84500,146500,95250,146500"
pts [
"84500,146500"
"95250,146500"
]
)
end &180
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40296,0
va (VaSet
)
xt "85000,145500,90700,146500"
st "raw_ack_ch8_i"
blo "85000,146300"
tm "WireNameMgr"
)
)
on &80
)
*1247 (Wire
uid 40299,0
shape (OrthoPolyLine
uid 40300,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,148000,95250,148000"
pts [
"84500,148000"
"95250,148000"
]
)
end &189
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40304,0
va (VaSet
)
xt "85000,147000,93600,148000"
st "raw_dat_ch1_i : (13:0)"
blo "85000,147800"
tm "WireNameMgr"
)
)
on &81
)
*1248 (Wire
uid 40307,0
shape (OrthoPolyLine
uid 40308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,150000,95250,150000"
pts [
"84500,150000"
"95250,150000"
]
)
end &190
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40312,0
va (VaSet
)
xt "85000,149000,93600,150000"
st "raw_dat_ch2_i : (13:0)"
blo "85000,149800"
tm "WireNameMgr"
)
)
on &82
)
*1249 (Wire
uid 40315,0
shape (OrthoPolyLine
uid 40316,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,151500,95250,151500"
pts [
"84500,151500"
"95250,151500"
]
)
end &191
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40320,0
va (VaSet
)
xt "85000,150500,93600,151500"
st "raw_dat_ch3_i : (13:0)"
blo "85000,151300"
tm "WireNameMgr"
)
)
on &83
)
*1250 (Wire
uid 40323,0
shape (OrthoPolyLine
uid 40324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,153000,95250,153000"
pts [
"84500,153000"
"95250,153000"
]
)
end &192
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40328,0
va (VaSet
)
xt "85000,152000,93600,153000"
st "raw_dat_ch4_i : (13:0)"
blo "85000,152800"
tm "WireNameMgr"
)
)
on &84
)
*1251 (Wire
uid 40331,0
shape (OrthoPolyLine
uid 40332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,155000,95250,155000"
pts [
"84500,155000"
"95250,155000"
]
)
end &193
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40336,0
va (VaSet
)
xt "85000,154000,93600,155000"
st "raw_dat_ch5_i : (13:0)"
blo "85000,154800"
tm "WireNameMgr"
)
)
on &85
)
*1252 (Wire
uid 40339,0
shape (OrthoPolyLine
uid 40340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,156500,95250,156500"
pts [
"84500,156500"
"95250,156500"
]
)
end &194
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40344,0
va (VaSet
)
xt "85000,155500,93600,156500"
st "raw_dat_ch6_i : (13:0)"
blo "85000,156300"
tm "WireNameMgr"
)
)
on &86
)
*1253 (Wire
uid 40347,0
shape (OrthoPolyLine
uid 40348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,158500,95250,158500"
pts [
"84500,158500"
"95250,158500"
]
)
end &195
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40352,0
va (VaSet
)
xt "85000,157500,93600,158500"
st "raw_dat_ch7_i : (13:0)"
blo "85000,158300"
tm "WireNameMgr"
)
)
on &87
)
*1254 (Wire
uid 40355,0
shape (OrthoPolyLine
uid 40356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,160000,95250,160000"
pts [
"84500,160000"
"95250,160000"
]
)
end &196
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40360,0
va (VaSet
)
xt "85000,159000,93600,160000"
st "raw_dat_ch8_i : (13:0)"
blo "85000,159800"
tm "WireNameMgr"
)
)
on &88
)
*1255 (Wire
uid 51891,0
shape (OrthoPolyLine
uid 51892,0
va (VaSet
vasetType 3
)
xt "90000,38000,100500,38000"
pts [
"100500,38000"
"90000,38000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51898,0
va (VaSet
)
xt "95000,37000,100400,38000"
st "dac_dat_en_o"
blo "95000,37800"
tm "WireNameMgr"
)
)
on &89
)
*1256 (Wire
uid 51899,0
shape (OrthoPolyLine
uid 51900,0
va (VaSet
vasetType 3
)
xt "90000,39500,100500,39500"
pts [
"100500,39500"
"90000,39500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51906,0
va (VaSet
)
xt "93500,38500,99900,39500"
st "adc_coadd_en_o"
blo "93500,39300"
tm "WireNameMgr"
)
)
on &90
)
*1257 (Wire
uid 51907,0
shape (OrthoPolyLine
uid 51908,0
va (VaSet
vasetType 3
)
xt "90000,41000,100500,41000"
pts [
"100500,41000"
"90000,41000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51914,0
va (VaSet
)
xt "93500,40000,99600,41000"
st "restart_frame_o"
blo "93500,40800"
tm "WireNameMgr"
)
)
on &91
)
*1258 (Wire
uid 51915,0
shape (OrthoPolyLine
uid 51916,0
va (VaSet
vasetType 3
)
xt "90000,44000,100500,44000"
pts [
"100500,44000"
"90000,44000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51922,0
va (VaSet
)
xt "91500,43000,96800,44000"
st "row_switch_o"
blo "91500,43800"
tm "WireNameMgr"
)
)
on &92
)
*1259 (Wire
uid 51964,0
shape (OrthoPolyLine
uid 51965,0
va (VaSet
vasetType 3
)
xt "90000,33000,100500,33000"
pts [
"90000,33000"
"100500,33000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51971,0
va (VaSet
)
xt "91000,32000,92500,33000"
st "rst_i"
blo "91000,32800"
tm "WireNameMgr"
)
)
on &93
)
*1260 (Wire
uid 51976,0
shape (OrthoPolyLine
uid 51977,0
va (VaSet
vasetType 3
)
xt "90000,35000,100500,35000"
pts [
"90000,35000"
"100500,35000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51983,0
va (VaSet
)
xt "91000,34000,92500,35000"
st "clk_i"
blo "91000,34800"
tm "WireNameMgr"
)
)
on &94
)
*1261 (Wire
uid 52019,0
shape (OrthoPolyLine
uid 52020,0
va (VaSet
vasetType 3
)
xt "93500,10000,100500,10000"
pts [
"93500,10000"
"100500,10000"
]
)
start &98
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52022,0
va (VaSet
isHidden 1
)
xt "94500,9000,96000,10000"
st "rst_i"
blo "94500,9800"
tm "WireNameMgr"
)
)
on &93
)
*1262 (Wire
uid 52055,0
shape (OrthoPolyLine
uid 52056,0
va (VaSet
vasetType 3
)
xt "93500,15000,100500,15000"
pts [
"93500,15000"
"100500,15000"
]
)
start &99
end &96
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52058,0
va (VaSet
isHidden 1
)
xt "94500,14000,96000,15000"
st "clk_i"
blo "94500,14800"
tm "WireNameMgr"
)
)
on &94
)
*1263 (Wire
uid 52067,0
shape (OrthoPolyLine
uid 52068,0
va (VaSet
vasetType 3
)
xt "93000,20000,101000,20000"
pts [
"93000,20000"
"101000,20000"
]
)
start &100
end &97
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52070,0
va (VaSet
isHidden 1
)
xt "94000,19000,97500,20000"
st "mem_clk_i"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &101
)
*1264 (Wire
uid 52081,0
shape (OrthoPolyLine
uid 52082,0
va (VaSet
vasetType 3
)
xt "103000,20000,110500,20000"
pts [
"103000,20000"
"110500,20000"
]
)
start &97
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 52085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52086,0
va (VaSet
)
xt "104000,19000,107100,20000"
st "clk_200_i"
blo "104000,19800"
tm "WireNameMgr"
)
)
on &102
)
*1265 (Wire
uid 63691,0
shape (OrthoPolyLine
uid 63692,0
va (VaSet
vasetType 3
)
xt "9750,75500,20500,75500"
pts [
"9750,75500"
"20500,75500"
]
)
start &351
end &213
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63694,0
va (VaSet
)
xt "10500,74500,15000,75500"
st "dac_clk_o1"
blo "10500,75300"
tm "WireNameMgr"
)
)
on &216
)
*1266 (Wire
uid 63695,0
shape (OrthoPolyLine
uid 63696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,90500,20500,90500"
pts [
"9750,90500"
"20500,90500"
]
)
start &374
end &214
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63698,0
va (VaSet
)
xt "10500,89500,20700,90500"
st "sa_bias_dac_spi_o1 : (2:0)"
blo "10500,90300"
tm "WireNameMgr"
)
)
on &218
)
*1267 (Wire
uid 63699,0
shape (OrthoPolyLine
uid 63700,0
va (VaSet
vasetType 3
)
xt "9750,71000,20500,71000"
pts [
"9750,71000"
"20500,71000"
]
)
start &339
end &211
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63702,0
va (VaSet
)
xt "10500,70000,15000,71000"
st "adc_clk_o1"
blo "10500,70800"
tm "WireNameMgr"
)
)
on &217
)
*1268 (Wire
uid 63745,0
shape (OrthoPolyLine
uid 63746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,77000,20500,77000"
pts [
"9750,77000"
"20500,77000"
]
)
start &353
end &212
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63748,0
va (VaSet
)
xt "10500,76000,17700,77000"
st "dac_dat_o1 : (13:0)"
blo "10500,76800"
tm "WireNameMgr"
)
)
on &220
)
*1269 (Wire
uid 63749,0
shape (OrthoPolyLine
uid 63750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,84500,20500,84500"
pts [
"9750,84500"
"20500,84500"
]
)
start &362
end &215
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63752,0
va (VaSet
)
xt "10500,83500,19900,84500"
st "offset_dac_spi_o1 : (2:0)"
blo "10500,84300"
tm "WireNameMgr"
)
)
on &219
)
*1270 (Wire
uid 63777,0
shape (OrthoPolyLine
uid 63778,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,72500,-20750,72500"
pts [
"-31000,72500"
"-20750,72500"
]
)
start &208
end &341
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63780,0
va (VaSet
)
xt "-30500,71500,-23500,72500"
st "adc_dat_i1 : (13:0)"
blo "-30500,72300"
tm "WireNameMgr"
)
)
on &223
)
*1271 (Wire
uid 63787,0
shape (OrthoPolyLine
uid 63788,0
va (VaSet
vasetType 3
)
xt "-31000,76500,-20750,76500"
pts [
"-31000,76500"
"-20750,76500"
]
)
start &209
end &343
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63790,0
va (VaSet
)
xt "-30500,75500,-26100,76500"
st "adc_rdy_i1"
blo "-30500,76300"
tm "WireNameMgr"
)
)
on &221
)
*1272 (Wire
uid 63791,0
shape (OrthoPolyLine
uid 63792,0
va (VaSet
vasetType 3
)
xt "-31000,74500,-20750,74500"
pts [
"-31000,74500"
"-20750,74500"
]
)
start &210
end &342
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63794,0
va (VaSet
)
xt "-30500,73500,-26100,74500"
st "adc_ovr_i1"
blo "-30500,74300"
tm "WireNameMgr"
)
)
on &222
)
*1273 (Wire
uid 64224,0
shape (OrthoPolyLine
uid 64225,0
va (VaSet
vasetType 3
)
xt "7750,136000,18500,136000"
pts [
"7750,136000"
"18500,136000"
]
)
start &398
end &229
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64227,0
va (VaSet
)
xt "8500,135000,13000,136000"
st "dac_clk_o2"
blo "8500,135800"
tm "WireNameMgr"
)
)
on &232
)
*1274 (Wire
uid 64228,0
shape (OrthoPolyLine
uid 64229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,151000,18500,151000"
pts [
"7750,151000"
"18500,151000"
]
)
start &421
end &230
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64231,0
va (VaSet
)
xt "8500,150000,18700,151000"
st "sa_bias_dac_spi_o2 : (2:0)"
blo "8500,150800"
tm "WireNameMgr"
)
)
on &234
)
*1275 (Wire
uid 64232,0
shape (OrthoPolyLine
uid 64233,0
va (VaSet
vasetType 3
)
xt "7750,131500,18500,131500"
pts [
"7750,131500"
"18500,131500"
]
)
start &386
end &227
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64235,0
va (VaSet
)
xt "8500,130500,13000,131500"
st "adc_clk_o2"
blo "8500,131300"
tm "WireNameMgr"
)
)
on &233
)
*1276 (Wire
uid 64278,0
shape (OrthoPolyLine
uid 64279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,137500,18500,137500"
pts [
"7750,137500"
"18500,137500"
]
)
start &400
end &228
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64281,0
va (VaSet
)
xt "8500,136500,15700,137500"
st "dac_dat_o2 : (13:0)"
blo "8500,137300"
tm "WireNameMgr"
)
)
on &236
)
*1277 (Wire
uid 64282,0
shape (OrthoPolyLine
uid 64283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,145000,18500,145000"
pts [
"7750,145000"
"18500,145000"
]
)
start &409
end &231
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64285,0
va (VaSet
)
xt "8500,144000,17900,145000"
st "offset_dac_spi_o2 : (2:0)"
blo "8500,144800"
tm "WireNameMgr"
)
)
on &235
)
*1278 (Wire
uid 64310,0
shape (OrthoPolyLine
uid 64311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,133000,-22750,133000"
pts [
"-33000,133000"
"-22750,133000"
]
)
start &224
end &388
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64313,0
va (VaSet
)
xt "-32500,132000,-25500,133000"
st "adc_dat_i2 : (13:0)"
blo "-32500,132800"
tm "WireNameMgr"
)
)
on &239
)
*1279 (Wire
uid 64320,0
shape (OrthoPolyLine
uid 64321,0
va (VaSet
vasetType 3
)
xt "-33000,137000,-22750,137000"
pts [
"-33000,137000"
"-22750,137000"
]
)
start &225
end &390
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64323,0
va (VaSet
)
xt "-32500,136000,-28100,137000"
st "adc_rdy_i2"
blo "-32500,136800"
tm "WireNameMgr"
)
)
on &237
)
*1280 (Wire
uid 64324,0
shape (OrthoPolyLine
uid 64325,0
va (VaSet
vasetType 3
)
xt "-33000,135000,-22750,135000"
pts [
"-33000,135000"
"-22750,135000"
]
)
start &226
end &389
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64327,0
va (VaSet
)
xt "-32500,134000,-28100,135000"
st "adc_ovr_i2"
blo "-32500,134800"
tm "WireNameMgr"
)
)
on &238
)
*1281 (Wire
uid 64757,0
shape (OrthoPolyLine
uid 64758,0
va (VaSet
vasetType 3
)
xt "6750,199000,17500,199000"
pts [
"6750,199000"
"17500,199000"
]
)
start &445
end &245
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64760,0
va (VaSet
)
xt "7500,198000,12000,199000"
st "dac_clk_o3"
blo "7500,198800"
tm "WireNameMgr"
)
)
on &248
)
*1282 (Wire
uid 64761,0
shape (OrthoPolyLine
uid 64762,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,214000,17500,214000"
pts [
"6750,214000"
"17500,214000"
]
)
start &468
end &246
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64764,0
va (VaSet
)
xt "7500,213000,17700,214000"
st "sa_bias_dac_spi_o3 : (2:0)"
blo "7500,213800"
tm "WireNameMgr"
)
)
on &250
)
*1283 (Wire
uid 64765,0
shape (OrthoPolyLine
uid 64766,0
va (VaSet
vasetType 3
)
xt "6750,194500,17500,194500"
pts [
"6750,194500"
"17500,194500"
]
)
start &433
end &243
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64768,0
va (VaSet
)
xt "7500,193500,12000,194500"
st "adc_clk_o3"
blo "7500,194300"
tm "WireNameMgr"
)
)
on &249
)
*1284 (Wire
uid 64811,0
shape (OrthoPolyLine
uid 64812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,200500,17500,200500"
pts [
"6750,200500"
"17500,200500"
]
)
start &447
end &244
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64814,0
va (VaSet
)
xt "7500,199500,14700,200500"
st "dac_dat_o3 : (13:0)"
blo "7500,200300"
tm "WireNameMgr"
)
)
on &252
)
*1285 (Wire
uid 64815,0
shape (OrthoPolyLine
uid 64816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,208000,17500,208000"
pts [
"6750,208000"
"17500,208000"
]
)
start &456
end &247
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64818,0
va (VaSet
)
xt "7500,207000,16900,208000"
st "offset_dac_spi_o3 : (2:0)"
blo "7500,207800"
tm "WireNameMgr"
)
)
on &251
)
*1286 (Wire
uid 64843,0
shape (OrthoPolyLine
uid 64844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,194500,-23750,194500"
pts [
"-34000,194500"
"-23750,194500"
]
)
start &240
end &435
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64846,0
va (VaSet
)
xt "-33500,193500,-26500,194500"
st "adc_dat_i3 : (13:0)"
blo "-33500,194300"
tm "WireNameMgr"
)
)
on &255
)
*1287 (Wire
uid 64853,0
shape (OrthoPolyLine
uid 64854,0
va (VaSet
vasetType 3
)
xt "-34000,198500,-23750,198500"
pts [
"-34000,198500"
"-23750,198500"
]
)
start &241
end &437
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64856,0
va (VaSet
)
xt "-33500,197500,-29100,198500"
st "adc_rdy_i3"
blo "-33500,198300"
tm "WireNameMgr"
)
)
on &253
)
*1288 (Wire
uid 64857,0
shape (OrthoPolyLine
uid 64858,0
va (VaSet
vasetType 3
)
xt "-34000,196500,-23750,196500"
pts [
"-34000,196500"
"-23750,196500"
]
)
start &242
end &436
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64860,0
va (VaSet
)
xt "-33500,195500,-29100,196500"
st "adc_ovr_i3"
blo "-33500,196300"
tm "WireNameMgr"
)
)
on &254
)
*1289 (Wire
uid 65290,0
shape (OrthoPolyLine
uid 65291,0
va (VaSet
vasetType 3
)
xt "7750,255500,18000,255500"
pts [
"7750,255500"
"18000,255500"
]
)
start &492
end &261
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65293,0
va (VaSet
)
xt "8500,254500,13000,255500"
st "dac_clk_o4"
blo "8500,255300"
tm "WireNameMgr"
)
)
on &264
)
*1290 (Wire
uid 65294,0
shape (OrthoPolyLine
uid 65295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,270500,18000,270500"
pts [
"7750,270500"
"18000,270500"
]
)
start &515
end &262
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65297,0
va (VaSet
)
xt "8000,269500,18200,270500"
st "sa_bias_dac_spi_o4 : (2:0)"
blo "8000,270300"
tm "WireNameMgr"
)
)
on &266
)
*1291 (Wire
uid 65298,0
shape (OrthoPolyLine
uid 65299,0
va (VaSet
vasetType 3
)
xt "7750,251000,18000,251000"
pts [
"7750,251000"
"18000,251000"
]
)
start &480
end &259
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65301,0
va (VaSet
)
xt "8500,250000,13000,251000"
st "adc_clk_o4"
blo "8500,250800"
tm "WireNameMgr"
)
)
on &265
)
*1292 (Wire
uid 65344,0
shape (OrthoPolyLine
uid 65345,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,257000,18000,257000"
pts [
"7750,257000"
"18000,257000"
]
)
start &494
end &260
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65347,0
va (VaSet
)
xt "8500,256000,15700,257000"
st "dac_dat_o4 : (13:0)"
blo "8500,256800"
tm "WireNameMgr"
)
)
on &268
)
*1293 (Wire
uid 65348,0
shape (OrthoPolyLine
uid 65349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,264500,18000,264500"
pts [
"7750,264500"
"18000,264500"
]
)
start &503
end &263
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65351,0
va (VaSet
)
xt "8000,263500,17400,264500"
st "offset_dac_spi_o4 : (2:0)"
blo "8000,264300"
tm "WireNameMgr"
)
)
on &267
)
*1294 (Wire
uid 65376,0
shape (OrthoPolyLine
uid 65377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,252000,-22750,252500"
pts [
"-33000,252000"
"-22750,252500"
]
)
start &256
end &482
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65379,0
va (VaSet
)
xt "-32500,251000,-25500,252000"
st "adc_dat_i4 : (13:0)"
blo "-32500,251800"
tm "WireNameMgr"
)
)
on &271
)
*1295 (Wire
uid 65386,0
shape (OrthoPolyLine
uid 65387,0
va (VaSet
vasetType 3
)
xt "-33000,256000,-22750,256500"
pts [
"-33000,256000"
"-22750,256500"
]
)
start &257
end &484
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65389,0
va (VaSet
)
xt "-32500,255000,-28100,256000"
st "adc_rdy_i4"
blo "-32500,255800"
tm "WireNameMgr"
)
)
on &269
)
*1296 (Wire
uid 65390,0
shape (OrthoPolyLine
uid 65391,0
va (VaSet
vasetType 3
)
xt "-33000,254000,-22750,254500"
pts [
"-33000,254000"
"-22750,254500"
]
)
start &258
end &483
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65393,0
va (VaSet
)
xt "-32500,253000,-28100,254000"
st "adc_ovr_i4"
blo "-32500,253800"
tm "WireNameMgr"
)
)
on &270
)
*1297 (Wire
uid 65823,0
shape (OrthoPolyLine
uid 65824,0
va (VaSet
vasetType 3
)
xt "223250,75000,234000,75000"
pts [
"223250,75000"
"234000,75000"
]
)
start &539
end &277
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65826,0
va (VaSet
)
xt "224000,74000,228500,75000"
st "dac_clk_o5"
blo "224000,74800"
tm "WireNameMgr"
)
)
on &280
)
*1298 (Wire
uid 65827,0
shape (OrthoPolyLine
uid 65828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,90000,234000,90000"
pts [
"223250,90000"
"234000,90000"
]
)
start &562
end &278
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65830,0
va (VaSet
)
xt "224000,89000,234200,90000"
st "sa_bias_dac_spi_o5 : (2:0)"
blo "224000,89800"
tm "WireNameMgr"
)
)
on &282
)
*1299 (Wire
uid 65831,0
shape (OrthoPolyLine
uid 65832,0
va (VaSet
vasetType 3
)
xt "223250,70500,234000,70500"
pts [
"223250,70500"
"234000,70500"
]
)
start &527
end &275
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65834,0
va (VaSet
)
xt "224000,69500,228500,70500"
st "adc_clk_o5"
blo "224000,70300"
tm "WireNameMgr"
)
)
on &281
)
*1300 (Wire
uid 65877,0
shape (OrthoPolyLine
uid 65878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,76500,234000,76500"
pts [
"223250,76500"
"234000,76500"
]
)
start &541
end &276
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65880,0
va (VaSet
)
xt "224000,75500,231200,76500"
st "dac_dat_o5 : (13:0)"
blo "224000,76300"
tm "WireNameMgr"
)
)
on &284
)
*1301 (Wire
uid 65881,0
shape (OrthoPolyLine
uid 65882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,84000,234000,84000"
pts [
"223250,84000"
"234000,84000"
]
)
start &550
end &279
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65884,0
va (VaSet
)
xt "224000,83000,233400,84000"
st "offset_dac_spi_o5 : (2:0)"
blo "224000,83800"
tm "WireNameMgr"
)
)
on &283
)
*1302 (Wire
uid 65909,0
shape (OrthoPolyLine
uid 65910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,72000,192750,72000"
pts [
"182500,72000"
"192750,72000"
]
)
start &272
end &529
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65912,0
va (VaSet
)
xt "183000,71000,190000,72000"
st "adc_dat_i5 : (13:0)"
blo "183000,71800"
tm "WireNameMgr"
)
)
on &287
)
*1303 (Wire
uid 65919,0
shape (OrthoPolyLine
uid 65920,0
va (VaSet
vasetType 3
)
xt "182500,76000,192750,76000"
pts [
"182500,76000"
"192750,76000"
]
)
start &273
end &531
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65922,0
va (VaSet
)
xt "183000,75000,187400,76000"
st "adc_rdy_i5"
blo "183000,75800"
tm "WireNameMgr"
)
)
on &285
)
*1304 (Wire
uid 65923,0
shape (OrthoPolyLine
uid 65924,0
va (VaSet
vasetType 3
)
xt "182500,74000,192750,74000"
pts [
"182500,74000"
"192750,74000"
]
)
start &274
end &530
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65926,0
va (VaSet
)
xt "183000,73000,187400,74000"
st "adc_ovr_i5"
blo "183000,73800"
tm "WireNameMgr"
)
)
on &286
)
*1305 (Wire
uid 66356,0
shape (OrthoPolyLine
uid 66357,0
va (VaSet
vasetType 3
)
xt "221250,132000,232000,132000"
pts [
"221250,132000"
"232000,132000"
]
)
start &586
end &293
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66359,0
va (VaSet
)
xt "222000,131000,226500,132000"
st "dac_clk_o6"
blo "222000,131800"
tm "WireNameMgr"
)
)
on &296
)
*1306 (Wire
uid 66360,0
shape (OrthoPolyLine
uid 66361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,147000,232000,147000"
pts [
"221250,147000"
"232000,147000"
]
)
start &609
end &294
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66363,0
va (VaSet
)
xt "222000,146000,232200,147000"
st "sa_bias_dac_spi_o6 : (2:0)"
blo "222000,146800"
tm "WireNameMgr"
)
)
on &298
)
*1307 (Wire
uid 66364,0
shape (OrthoPolyLine
uid 66365,0
va (VaSet
vasetType 3
)
xt "221250,127500,232000,127500"
pts [
"221250,127500"
"232000,127500"
]
)
start &574
end &291
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66367,0
va (VaSet
)
xt "222000,126500,226500,127500"
st "adc_clk_o6"
blo "222000,127300"
tm "WireNameMgr"
)
)
on &297
)
*1308 (Wire
uid 66410,0
shape (OrthoPolyLine
uid 66411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,133500,232000,133500"
pts [
"221250,133500"
"232000,133500"
]
)
start &588
end &292
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66413,0
va (VaSet
)
xt "222000,132500,229200,133500"
st "dac_dat_o6 : (13:0)"
blo "222000,133300"
tm "WireNameMgr"
)
)
on &300
)
*1309 (Wire
uid 66414,0
shape (OrthoPolyLine
uid 66415,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,141000,232000,141000"
pts [
"221250,141000"
"232000,141000"
]
)
start &597
end &295
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66417,0
va (VaSet
)
xt "222000,140000,231400,141000"
st "offset_dac_spi_o6 : (2:0)"
blo "222000,140800"
tm "WireNameMgr"
)
)
on &299
)
*1310 (Wire
uid 66442,0
shape (OrthoPolyLine
uid 66443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,129000,190750,129000"
pts [
"180500,129000"
"190750,129000"
]
)
start &288
end &576
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66445,0
va (VaSet
)
xt "181000,128000,188000,129000"
st "adc_dat_i6 : (13:0)"
blo "181000,128800"
tm "WireNameMgr"
)
)
on &303
)
*1311 (Wire
uid 66452,0
shape (OrthoPolyLine
uid 66453,0
va (VaSet
vasetType 3
)
xt "180500,133000,190750,133000"
pts [
"180500,133000"
"190750,133000"
]
)
start &289
end &578
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66455,0
va (VaSet
)
xt "181000,132000,185400,133000"
st "adc_rdy_i6"
blo "181000,132800"
tm "WireNameMgr"
)
)
on &301
)
*1312 (Wire
uid 66456,0
shape (OrthoPolyLine
uid 66457,0
va (VaSet
vasetType 3
)
xt "180500,131000,190750,131000"
pts [
"180500,131000"
"190750,131000"
]
)
start &290
end &577
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66459,0
va (VaSet
)
xt "181000,130000,185400,131000"
st "adc_ovr_i6"
blo "181000,130800"
tm "WireNameMgr"
)
)
on &302
)
*1313 (Wire
uid 66889,0
shape (OrthoPolyLine
uid 66890,0
va (VaSet
vasetType 3
)
xt "225750,192000,236500,192000"
pts [
"225750,192000"
"236500,192000"
]
)
start &633
end &309
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66892,0
va (VaSet
)
xt "226500,191000,231000,192000"
st "dac_clk_o7"
blo "226500,191800"
tm "WireNameMgr"
)
)
on &312
)
*1314 (Wire
uid 66893,0
shape (OrthoPolyLine
uid 66894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,207000,236500,207000"
pts [
"225750,207000"
"236500,207000"
]
)
start &656
end &310
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66896,0
va (VaSet
)
xt "226500,206000,236700,207000"
st "sa_bias_dac_spi_o7 : (2:0)"
blo "226500,206800"
tm "WireNameMgr"
)
)
on &314
)
*1315 (Wire
uid 66897,0
shape (OrthoPolyLine
uid 66898,0
va (VaSet
vasetType 3
)
xt "225750,187500,236500,187500"
pts [
"225750,187500"
"236500,187500"
]
)
start &621
end &307
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66900,0
va (VaSet
)
xt "226500,186500,231000,187500"
st "adc_clk_o7"
blo "226500,187300"
tm "WireNameMgr"
)
)
on &313
)
*1316 (Wire
uid 66943,0
shape (OrthoPolyLine
uid 66944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,193500,236500,193500"
pts [
"225750,193500"
"236500,193500"
]
)
start &635
end &308
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66946,0
va (VaSet
)
xt "226500,192500,233700,193500"
st "dac_dat_o7 : (13:0)"
blo "226500,193300"
tm "WireNameMgr"
)
)
on &316
)
*1317 (Wire
uid 66947,0
shape (OrthoPolyLine
uid 66948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,201000,236500,201000"
pts [
"225750,201000"
"236500,201000"
]
)
start &644
end &311
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66950,0
va (VaSet
)
xt "226500,200000,235900,201000"
st "offset_dac_spi_o7 : (2:0)"
blo "226500,200800"
tm "WireNameMgr"
)
)
on &315
)
*1318 (Wire
uid 66975,0
shape (OrthoPolyLine
uid 66976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,188500,195250,189000"
pts [
"185000,188500"
"195250,189000"
]
)
start &304
end &623
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66978,0
va (VaSet
)
xt "185500,187500,192500,188500"
st "adc_dat_i7 : (13:0)"
blo "185500,188300"
tm "WireNameMgr"
)
)
on &319
)
*1319 (Wire
uid 66985,0
shape (OrthoPolyLine
uid 66986,0
va (VaSet
vasetType 3
)
xt "185000,192500,195250,193000"
pts [
"185000,192500"
"195250,193000"
]
)
start &305
end &625
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66988,0
va (VaSet
)
xt "185500,191500,189900,192500"
st "adc_rdy_i7"
blo "185500,192300"
tm "WireNameMgr"
)
)
on &317
)
*1320 (Wire
uid 66989,0
shape (OrthoPolyLine
uid 66990,0
va (VaSet
vasetType 3
)
xt "185000,190500,195250,191000"
pts [
"185000,190500"
"195250,191000"
]
)
start &306
end &624
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66992,0
va (VaSet
)
xt "185500,189500,189900,190500"
st "adc_ovr_i7"
blo "185500,190300"
tm "WireNameMgr"
)
)
on &318
)
*1321 (Wire
uid 67422,0
shape (OrthoPolyLine
uid 67423,0
va (VaSet
vasetType 3
)
xt "222750,250500,233500,250500"
pts [
"222750,250500"
"233500,250500"
]
)
start &680
end &325
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67425,0
va (VaSet
)
xt "223500,249500,228000,250500"
st "dac_clk_o8"
blo "223500,250300"
tm "WireNameMgr"
)
)
on &328
)
*1322 (Wire
uid 67426,0
shape (OrthoPolyLine
uid 67427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,265500,233500,265500"
pts [
"222750,265500"
"233500,265500"
]
)
start &703
end &326
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67429,0
va (VaSet
)
xt "223500,264500,233700,265500"
st "sa_bias_dac_spi_o8 : (2:0)"
blo "223500,265300"
tm "WireNameMgr"
)
)
on &330
)
*1323 (Wire
uid 67430,0
shape (OrthoPolyLine
uid 67431,0
va (VaSet
vasetType 3
)
xt "222750,246000,233500,246000"
pts [
"222750,246000"
"233500,246000"
]
)
start &668
end &323
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67433,0
va (VaSet
)
xt "223500,245000,228000,246000"
st "adc_clk_o8"
blo "223500,245800"
tm "WireNameMgr"
)
)
on &329
)
*1324 (Wire
uid 67476,0
shape (OrthoPolyLine
uid 67477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,252000,233500,252000"
pts [
"222750,252000"
"233500,252000"
]
)
start &682
end &324
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67479,0
va (VaSet
)
xt "223500,251000,230700,252000"
st "dac_dat_o8 : (13:0)"
blo "223500,251800"
tm "WireNameMgr"
)
)
on &332
)
*1325 (Wire
uid 67480,0
shape (OrthoPolyLine
uid 67481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,259500,233500,259500"
pts [
"222750,259500"
"233500,259500"
]
)
start &691
end &327
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67483,0
va (VaSet
)
xt "223500,258500,232900,259500"
st "offset_dac_spi_o8 : (2:0)"
blo "223500,259300"
tm "WireNameMgr"
)
)
on &331
)
*1326 (Wire
uid 67508,0
shape (OrthoPolyLine
uid 67509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,247500,192250,247500"
pts [
"182000,247500"
"192250,247500"
]
)
start &320
end &670
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67511,0
va (VaSet
)
xt "182500,246500,189500,247500"
st "adc_dat_i8 : (13:0)"
blo "182500,247300"
tm "WireNameMgr"
)
)
on &335
)
*1327 (Wire
uid 67518,0
shape (OrthoPolyLine
uid 67519,0
va (VaSet
vasetType 3
)
xt "182000,251500,192250,251500"
pts [
"182000,251500"
"192250,251500"
]
)
start &321
end &672
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67521,0
va (VaSet
)
xt "182500,250500,186900,251500"
st "adc_rdy_i8"
blo "182500,251300"
tm "WireNameMgr"
)
)
on &333
)
*1328 (Wire
uid 67522,0
shape (OrthoPolyLine
uid 67523,0
va (VaSet
vasetType 3
)
xt "182000,249500,192250,249500"
pts [
"182000,249500"
"192250,249500"
]
)
start &322
end &671
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67525,0
va (VaSet
)
xt "182500,248500,186900,249500"
st "adc_ovr_i8"
blo "182500,249300"
tm "WireNameMgr"
)
)
on &334
)
*1329 (Wire
uid 68622,0
shape (OrthoPolyLine
uid 68623,0
va (VaSet
vasetType 3
)
xt "102500,15000,110500,15000"
pts [
"102500,15000"
"110500,15000"
]
)
start &96
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 68626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68627,0
va (VaSet
)
xt "103500,14000,106200,15000"
st "clk_50_i"
blo "103500,14800"
tm "WireNameMgr"
)
)
on &336
)
*1330 (Wire
uid 74520,0
shape (OrthoPolyLine
uid 74521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,72500,20500,72500"
pts [
"9750,72500"
"20500,72500"
]
)
start &347
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74525,0
va (VaSet
)
xt "10500,71500,19700,72500"
st "coadded_dat_o1 : (31:0)"
blo "10500,72300"
tm "WireNameMgr"
)
)
on &714
)
*1331 (Wire
uid 74528,0
shape (OrthoPolyLine
uid 74529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,74000,20500,74000"
pts [
"9750,74000"
"20500,74000"
]
)
start &349
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74533,0
va (VaSet
)
xt "10500,73000,17000,74000"
st "d_addr_o1 : (5:0)"
blo "10500,73800"
tm "WireNameMgr"
)
)
on &715
)
*1332 (Wire
uid 74536,0
shape (OrthoPolyLine
uid 74537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,78500,20500,78500"
pts [
"9750,78500"
"20500,78500"
]
)
start &354
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74541,0
va (VaSet
)
xt "10500,77500,20500,78500"
st "filter_coeff_addr_o1 : (2:0)"
blo "10500,78300"
tm "WireNameMgr"
)
)
on &716
)
*1333 (Wire
uid 74544,0
shape (OrthoPolyLine
uid 74545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,80000,20500,80000"
pts [
"9750,80000"
"20500,80000"
]
)
start &357
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74549,0
va (VaSet
)
xt "10500,79000,19200,80000"
st "filtered_dat_o1 : (31:0)"
blo "10500,79800"
tm "WireNameMgr"
)
)
on &717
)
*1334 (Wire
uid 74552,0
shape (OrthoPolyLine
uid 74553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,81500,20500,81500"
pts [
"9750,81500"
"20500,81500"
]
)
start &359
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74557,0
va (VaSet
)
xt "10500,80500,18100,81500"
st "fsfb_dat_o1 : (31:0)"
blo "10500,81300"
tm "WireNameMgr"
)
)
on &718
)
*1335 (Wire
uid 74560,0
shape (OrthoPolyLine
uid 74561,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,83000,20500,83000"
pts [
"9750,83000"
"20500,83000"
]
)
start &360
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74565,0
va (VaSet
)
xt "10500,82000,16800,83000"
st "i_addr_o1 : (5:0)"
blo "10500,82800"
tm "WireNameMgr"
)
)
on &719
)
*1336 (Wire
uid 74568,0
shape (OrthoPolyLine
uid 74569,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,86000,20500,86000"
pts [
"9750,86000"
"20500,86000"
]
)
start &364
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74573,0
va (VaSet
)
xt "10500,85000,17000,86000"
st "p_addr_o1 : (5:0)"
blo "10500,85800"
tm "WireNameMgr"
)
)
on &720
)
*1337 (Wire
uid 74576,0
shape (OrthoPolyLine
uid 74577,0
va (VaSet
vasetType 3
)
xt "9750,87500,20500,87500"
pts [
"9750,87500"
"20500,87500"
]
)
start &367
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 74580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74581,0
va (VaSet
)
xt "10500,86500,15200,87500"
st "raw_ack_o1"
blo "10500,87300"
tm "WireNameMgr"
)
)
on &721
)
*1338 (Wire
uid 74584,0
shape (OrthoPolyLine
uid 74585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,89000,20500,89000"
pts [
"9750,89000"
"20500,89000"
]
)
start &369
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74589,0
va (VaSet
)
xt "10500,88000,17700,89000"
st "raw_dat_o1 : (13:0)"
blo "10500,88800"
tm "WireNameMgr"
)
)
on &722
)
*1339 (Wire
uid 74592,0
shape (OrthoPolyLine
uid 74593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,92000,20500,92000"
pts [
"9750,92000"
"20500,92000"
]
)
start &377
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74597,0
va (VaSet
)
xt "10500,91000,17000,92000"
st "z_addr_o1 : (5:0)"
blo "10500,91800"
tm "WireNameMgr"
)
)
on &723
)
*1340 (Wire
uid 74600,0
shape (OrthoPolyLine
uid 74601,0
va (VaSet
vasetType 3
)
xt "-31500,70500,-20750,70500"
pts [
"-31500,70500"
"-20750,70500"
]
)
end &340
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74605,0
va (VaSet
)
xt "-31000,69500,-24400,70500"
st "adc_coadd_en_i1"
blo "-31000,70300"
tm "WireNameMgr"
)
)
on &724
)
*1341 (Wire
uid 74608,0
shape (OrthoPolyLine
uid 74609,0
va (VaSet
vasetType 3
)
xt "-31500,78500,-20750,78500"
pts [
"-31500,78500"
"-20750,78500"
]
)
end &344
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74613,0
va (VaSet
)
xt "-31000,77500,-26700,78500"
st "clk_200_i1"
blo "-31000,78300"
tm "WireNameMgr"
)
)
on &725
)
*1342 (Wire
uid 74616,0
shape (OrthoPolyLine
uid 74617,0
va (VaSet
vasetType 3
)
xt "-31500,79500,-20750,79500"
pts [
"-31500,79500"
"-20750,79500"
]
)
end &345
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74621,0
va (VaSet
)
xt "-31000,78500,-27900,79500"
st "clk_50_i1"
blo "-31000,79300"
tm "WireNameMgr"
)
)
on &726
)
*1343 (Wire
uid 74624,0
shape (OrthoPolyLine
uid 74625,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,81500,-20750,81500"
pts [
"-31500,81500"
"-20750,81500"
]
)
end &346
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74629,0
va (VaSet
)
xt "-31000,80500,-21900,81500"
st "coadded_addr_i1 : (5:0)"
blo "-31000,81300"
tm "WireNameMgr"
)
)
on &727
)
*1344 (Wire
uid 74632,0
shape (OrthoPolyLine
uid 74633,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,83500,-20750,83500"
pts [
"-31500,83500"
"-20750,83500"
]
)
end &348
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74637,0
va (VaSet
)
xt "-31000,82500,-23100,83500"
st "const_val_i1 : (13:0)"
blo "-31000,83300"
tm "WireNameMgr"
)
)
on &728
)
*1345 (Wire
uid 74640,0
shape (OrthoPolyLine
uid 74641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,85500,-20750,85500"
pts [
"-31500,85500"
"-20750,85500"
]
)
end &350
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74645,0
va (VaSet
)
xt "-31000,84500,-24800,85500"
st "d_dat_i1 : (31:0)"
blo "-31000,85300"
tm "WireNameMgr"
)
)
on &729
)
*1346 (Wire
uid 74648,0
shape (OrthoPolyLine
uid 74649,0
va (VaSet
vasetType 3
)
xt "-31500,87500,-20750,87500"
pts [
"-31500,87500"
"-20750,87500"
]
)
end &352
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74653,0
va (VaSet
)
xt "-31000,86500,-25400,87500"
st "dac_dat_en_i1"
blo "-31000,87300"
tm "WireNameMgr"
)
)
on &730
)
*1347 (Wire
uid 74656,0
shape (OrthoPolyLine
uid 74657,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,89500,-20750,89500"
pts [
"-31500,89500"
"-20750,89500"
]
)
end &355
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74661,0
va (VaSet
)
xt "-31000,88500,-21300,89500"
st "filter_coeff_dat_i1 : (31:0)"
blo "-31000,89300"
tm "WireNameMgr"
)
)
on &731
)
*1348 (Wire
uid 74664,0
shape (OrthoPolyLine
uid 74665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,91500,-20750,91500"
pts [
"-31500,91500"
"-20750,91500"
]
)
end &356
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74669,0
va (VaSet
)
xt "-31000,90500,-22400,91500"
st "filtered_addr_i1 : (5:0)"
blo "-31000,91300"
tm "WireNameMgr"
)
)
on &732
)
*1349 (Wire
uid 74672,0
shape (OrthoPolyLine
uid 74673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,93500,-20750,93500"
pts [
"-31500,93500"
"-20750,93500"
]
)
end &358
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74677,0
va (VaSet
)
xt "-31000,92500,-23500,93500"
st "fsfb_addr_i1 : (5:0)"
blo "-31000,93300"
tm "WireNameMgr"
)
)
on &733
)
*1350 (Wire
uid 74680,0
shape (OrthoPolyLine
uid 74681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,95500,-20750,95500"
pts [
"-31500,95500"
"-20750,95500"
]
)
end &361
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74685,0
va (VaSet
)
xt "-31000,94500,-25000,95500"
st "i_dat_i1 : (31:0)"
blo "-31000,95300"
tm "WireNameMgr"
)
)
on &734
)
*1351 (Wire
uid 74688,0
shape (OrthoPolyLine
uid 74689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,96500,-20750,96500"
pts [
"-31500,96500"
"-20750,96500"
]
)
end &363
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74693,0
va (VaSet
)
xt "-31000,95500,-23000,96500"
st "offset_dat_i1 : (31:0)"
blo "-31000,96300"
tm "WireNameMgr"
)
)
on &735
)
*1352 (Wire
uid 74696,0
shape (OrthoPolyLine
uid 74697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,98500,-20750,98500"
pts [
"-31500,98500"
"-20750,98500"
]
)
end &365
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74701,0
va (VaSet
)
xt "-31000,97500,-24800,98500"
st "p_dat_i1 : (31:0)"
blo "-31000,98300"
tm "WireNameMgr"
)
)
on &736
)
*1353 (Wire
uid 74704,0
shape (OrthoPolyLine
uid 74705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,100500,-20750,100500"
pts [
"-31500,100500"
"-20750,100500"
]
)
end &366
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74709,0
va (VaSet
)
xt "-31000,99500,-22700,100500"
st "ramp_amp_i1 : (13:0)"
blo "-31000,100300"
tm "WireNameMgr"
)
)
on &737
)
*1354 (Wire
uid 74712,0
shape (OrthoPolyLine
uid 74713,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,102500,-20750,102500"
pts [
"-31500,102500"
"-20750,102500"
]
)
end &368
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74717,0
va (VaSet
)
xt "-31000,101500,-23100,102500"
st "raw_addr_i1 : (12:0)"
blo "-31000,102300"
tm "WireNameMgr"
)
)
on &738
)
*1355 (Wire
uid 74720,0
shape (OrthoPolyLine
uid 74721,0
va (VaSet
vasetType 3
)
xt "-31500,104500,-20750,104500"
pts [
"-31500,104500"
"-20750,104500"
]
)
end &370
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74725,0
va (VaSet
)
xt "-31000,103500,-26400,104500"
st "raw_req_i1"
blo "-31000,104300"
tm "WireNameMgr"
)
)
on &739
)
*1356 (Wire
uid 74728,0
shape (OrthoPolyLine
uid 74729,0
va (VaSet
vasetType 3
)
xt "-31500,106500,-20750,106500"
pts [
"-31500,106500"
"-20750,106500"
]
)
end &371
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74733,0
va (VaSet
)
xt "-31000,105500,-24700,106500"
st "restart_frame_i1"
blo "-31000,106300"
tm "WireNameMgr"
)
)
on &740
)
*1357 (Wire
uid 74736,0
shape (OrthoPolyLine
uid 74737,0
va (VaSet
vasetType 3
)
xt "-31500,108500,-20750,108500"
pts [
"-31500,108500"
"-20750,108500"
]
)
end &372
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74741,0
va (VaSet
)
xt "-31000,107500,-25500,108500"
st "row_switch_i1"
blo "-31000,108300"
tm "WireNameMgr"
)
)
on &741
)
*1358 (Wire
uid 74744,0
shape (OrthoPolyLine
uid 74745,0
va (VaSet
vasetType 3
)
xt "-31500,110500,-20750,110500"
pts [
"-31500,110500"
"-20750,110500"
]
)
end &373
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74749,0
va (VaSet
)
xt "-31000,109500,-29100,110500"
st "rst_i1"
blo "-31000,110300"
tm "WireNameMgr"
)
)
on &742
)
*1359 (Wire
uid 74752,0
shape (OrthoPolyLine
uid 74753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,112500,-20750,112500"
pts [
"-31500,112500"
"-20750,112500"
]
)
end &375
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74757,0
va (VaSet
)
xt "-31000,111500,-22200,112500"
st "sa_bias_dat_i1 : (31:0)"
blo "-31000,112300"
tm "WireNameMgr"
)
)
on &743
)
*1360 (Wire
uid 74760,0
shape (OrthoPolyLine
uid 74761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,113500,-20750,113500"
pts [
"-31500,113500"
"-20750,113500"
]
)
end &376
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74765,0
va (VaSet
)
xt "-31000,112500,-22600,113500"
st "servo_mode_i1 : (1:0)"
blo "-31000,113300"
tm "WireNameMgr"
)
)
on &744
)
*1361 (Wire
uid 74768,0
shape (OrthoPolyLine
uid 74769,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,115500,-20750,115500"
pts [
"-31500,115500"
"-20750,115500"
]
)
end &378
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74773,0
va (VaSet
)
xt "-31000,114500,-24800,115500"
st "z_dat_i1 : (31:0)"
blo "-31000,115300"
tm "WireNameMgr"
)
)
on &745
)
*1362 (Wire
uid 74776,0
shape (OrthoPolyLine
uid 74777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31500,117500,-20750,117500"
pts [
"-31500,117500"
"-20750,117500"
]
)
end &379
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74781,0
va (VaSet
)
xt "-31000,116500,-20900,117500"
st "ramp_step_size_i1 : (13:0)"
blo "-31000,117300"
tm "WireNameMgr"
)
)
on &746
)
*1363 (Wire
uid 74784,0
shape (OrthoPolyLine
uid 74785,0
va (VaSet
vasetType 3
)
xt "-31500,119500,-20750,119500"
pts [
"-31500,119500"
"-20750,119500"
]
)
end &380
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74789,0
va (VaSet
)
xt "-31000,118500,-23200,119500"
st "initialize_window_i1"
blo "-31000,119300"
tm "WireNameMgr"
)
)
on &747
)
*1364 (Wire
uid 74792,0
shape (OrthoPolyLine
uid 74793,0
va (VaSet
vasetType 3
)
xt "-31500,121500,-20750,121500"
pts [
"-31500,121500"
"-20750,121500"
]
)
end &381
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74797,0
va (VaSet
)
xt "-31000,120500,-21400,121500"
st "restart_frame_aligned_i1"
blo "-31000,121300"
tm "WireNameMgr"
)
)
on &748
)
*1365 (Wire
uid 74800,0
shape (OrthoPolyLine
uid 74801,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,133000,18500,133000"
pts [
"7750,133000"
"18500,133000"
]
)
start &394
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74805,0
va (VaSet
)
xt "8500,132000,17700,133000"
st "coadded_dat_o2 : (31:0)"
blo "8500,132800"
tm "WireNameMgr"
)
)
on &749
)
*1366 (Wire
uid 74808,0
shape (OrthoPolyLine
uid 74809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,134500,18500,134500"
pts [
"7750,134500"
"18500,134500"
]
)
start &396
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74813,0
va (VaSet
)
xt "8500,133500,15000,134500"
st "d_addr_o2 : (5:0)"
blo "8500,134300"
tm "WireNameMgr"
)
)
on &750
)
*1367 (Wire
uid 74816,0
shape (OrthoPolyLine
uid 74817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,139000,18500,139000"
pts [
"7750,139000"
"18500,139000"
]
)
start &401
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74821,0
va (VaSet
)
xt "8500,138000,18500,139000"
st "filter_coeff_addr_o2 : (2:0)"
blo "8500,138800"
tm "WireNameMgr"
)
)
on &751
)
*1368 (Wire
uid 74824,0
shape (OrthoPolyLine
uid 74825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,140500,18500,140500"
pts [
"7750,140500"
"18500,140500"
]
)
start &404
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74829,0
va (VaSet
)
xt "8500,139500,17200,140500"
st "filtered_dat_o2 : (31:0)"
blo "8500,140300"
tm "WireNameMgr"
)
)
on &752
)
*1369 (Wire
uid 74832,0
shape (OrthoPolyLine
uid 74833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,142000,18500,142000"
pts [
"7750,142000"
"18500,142000"
]
)
start &406
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74837,0
va (VaSet
)
xt "8500,141000,16100,142000"
st "fsfb_dat_o2 : (31:0)"
blo "8500,141800"
tm "WireNameMgr"
)
)
on &753
)
*1370 (Wire
uid 74840,0
shape (OrthoPolyLine
uid 74841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,143500,18500,143500"
pts [
"7750,143500"
"18500,143500"
]
)
start &407
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74845,0
va (VaSet
)
xt "8500,142500,14800,143500"
st "i_addr_o2 : (5:0)"
blo "8500,143300"
tm "WireNameMgr"
)
)
on &754
)
*1371 (Wire
uid 74848,0
shape (OrthoPolyLine
uid 74849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,146500,18500,146500"
pts [
"7750,146500"
"18500,146500"
]
)
start &411
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74853,0
va (VaSet
)
xt "8500,145500,15000,146500"
st "p_addr_o2 : (5:0)"
blo "8500,146300"
tm "WireNameMgr"
)
)
on &755
)
*1372 (Wire
uid 74856,0
shape (OrthoPolyLine
uid 74857,0
va (VaSet
vasetType 3
)
xt "7750,148000,18500,148000"
pts [
"7750,148000"
"18500,148000"
]
)
start &414
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 74860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74861,0
va (VaSet
)
xt "8500,147000,13200,148000"
st "raw_ack_o2"
blo "8500,147800"
tm "WireNameMgr"
)
)
on &756
)
*1373 (Wire
uid 74864,0
shape (OrthoPolyLine
uid 74865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,149500,18500,149500"
pts [
"7750,149500"
"18500,149500"
]
)
start &416
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74869,0
va (VaSet
)
xt "8500,148500,15700,149500"
st "raw_dat_o2 : (13:0)"
blo "8500,149300"
tm "WireNameMgr"
)
)
on &757
)
*1374 (Wire
uid 74872,0
shape (OrthoPolyLine
uid 74873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,152500,18500,152500"
pts [
"7750,152500"
"18500,152500"
]
)
start &424
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 74876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74877,0
va (VaSet
)
xt "8500,151500,15000,152500"
st "z_addr_o2 : (5:0)"
blo "8500,152300"
tm "WireNameMgr"
)
)
on &758
)
*1375 (Wire
uid 74880,0
shape (OrthoPolyLine
uid 74881,0
va (VaSet
vasetType 3
)
xt "-33500,131500,-22750,131500"
pts [
"-33500,131500"
"-22750,131500"
]
)
end &387
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74885,0
va (VaSet
)
xt "-33000,130500,-26400,131500"
st "adc_coadd_en_i2"
blo "-33000,131300"
tm "WireNameMgr"
)
)
on &759
)
*1376 (Wire
uid 74888,0
shape (OrthoPolyLine
uid 74889,0
va (VaSet
vasetType 3
)
xt "-33500,139000,-22750,139000"
pts [
"-33500,139000"
"-22750,139000"
]
)
end &391
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74893,0
va (VaSet
)
xt "-33000,138000,-28700,139000"
st "clk_200_i2"
blo "-33000,138800"
tm "WireNameMgr"
)
)
on &760
)
*1377 (Wire
uid 74896,0
shape (OrthoPolyLine
uid 74897,0
va (VaSet
vasetType 3
)
xt "-33500,140000,-22750,140000"
pts [
"-33500,140000"
"-22750,140000"
]
)
end &392
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74901,0
va (VaSet
)
xt "-33000,139000,-29900,140000"
st "clk_50_i2"
blo "-33000,139800"
tm "WireNameMgr"
)
)
on &761
)
*1378 (Wire
uid 74904,0
shape (OrthoPolyLine
uid 74905,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,142000,-22750,142000"
pts [
"-33500,142000"
"-22750,142000"
]
)
end &393
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74909,0
va (VaSet
)
xt "-33000,141000,-23900,142000"
st "coadded_addr_i2 : (5:0)"
blo "-33000,141800"
tm "WireNameMgr"
)
)
on &762
)
*1379 (Wire
uid 74912,0
shape (OrthoPolyLine
uid 74913,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,144000,-22750,144000"
pts [
"-33500,144000"
"-22750,144000"
]
)
end &395
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74917,0
va (VaSet
)
xt "-33000,143000,-25100,144000"
st "const_val_i2 : (13:0)"
blo "-33000,143800"
tm "WireNameMgr"
)
)
on &763
)
*1380 (Wire
uid 74920,0
shape (OrthoPolyLine
uid 74921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,146000,-22750,146000"
pts [
"-33500,146000"
"-22750,146000"
]
)
end &397
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74925,0
va (VaSet
)
xt "-33000,145000,-26800,146000"
st "d_dat_i2 : (31:0)"
blo "-33000,145800"
tm "WireNameMgr"
)
)
on &764
)
*1381 (Wire
uid 74928,0
shape (OrthoPolyLine
uid 74929,0
va (VaSet
vasetType 3
)
xt "-33500,148000,-22750,148000"
pts [
"-33500,148000"
"-22750,148000"
]
)
end &399
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 74932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74933,0
va (VaSet
)
xt "-33000,147000,-27400,148000"
st "dac_dat_en_i2"
blo "-33000,147800"
tm "WireNameMgr"
)
)
on &765
)
*1382 (Wire
uid 74936,0
shape (OrthoPolyLine
uid 74937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,150000,-22750,150000"
pts [
"-33500,150000"
"-22750,150000"
]
)
end &402
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74941,0
va (VaSet
)
xt "-33000,149000,-23300,150000"
st "filter_coeff_dat_i2 : (31:0)"
blo "-33000,149800"
tm "WireNameMgr"
)
)
on &766
)
*1383 (Wire
uid 74944,0
shape (OrthoPolyLine
uid 74945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,152000,-22750,152000"
pts [
"-33500,152000"
"-22750,152000"
]
)
end &403
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74949,0
va (VaSet
)
xt "-33000,151000,-24400,152000"
st "filtered_addr_i2 : (5:0)"
blo "-33000,151800"
tm "WireNameMgr"
)
)
on &767
)
*1384 (Wire
uid 74952,0
shape (OrthoPolyLine
uid 74953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,154000,-22750,154000"
pts [
"-33500,154000"
"-22750,154000"
]
)
end &405
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74957,0
va (VaSet
)
xt "-33000,153000,-25500,154000"
st "fsfb_addr_i2 : (5:0)"
blo "-33000,153800"
tm "WireNameMgr"
)
)
on &768
)
*1385 (Wire
uid 74960,0
shape (OrthoPolyLine
uid 74961,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,156000,-22750,156000"
pts [
"-33500,156000"
"-22750,156000"
]
)
end &408
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74965,0
va (VaSet
)
xt "-33000,155000,-27000,156000"
st "i_dat_i2 : (31:0)"
blo "-33000,155800"
tm "WireNameMgr"
)
)
on &769
)
*1386 (Wire
uid 74968,0
shape (OrthoPolyLine
uid 74969,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,157000,-22750,157000"
pts [
"-33500,157000"
"-22750,157000"
]
)
end &410
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74973,0
va (VaSet
)
xt "-33000,156000,-25000,157000"
st "offset_dat_i2 : (31:0)"
blo "-33000,156800"
tm "WireNameMgr"
)
)
on &770
)
*1387 (Wire
uid 74976,0
shape (OrthoPolyLine
uid 74977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,159000,-22750,159000"
pts [
"-33500,159000"
"-22750,159000"
]
)
end &412
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74981,0
va (VaSet
)
xt "-33000,158000,-26800,159000"
st "p_dat_i2 : (31:0)"
blo "-33000,158800"
tm "WireNameMgr"
)
)
on &771
)
*1388 (Wire
uid 74984,0
shape (OrthoPolyLine
uid 74985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,161000,-22750,161000"
pts [
"-33500,161000"
"-22750,161000"
]
)
end &413
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74989,0
va (VaSet
)
xt "-33000,160000,-24700,161000"
st "ramp_amp_i2 : (13:0)"
blo "-33000,160800"
tm "WireNameMgr"
)
)
on &772
)
*1389 (Wire
uid 74992,0
shape (OrthoPolyLine
uid 74993,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,163000,-22750,163000"
pts [
"-33500,163000"
"-22750,163000"
]
)
end &415
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 74996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74997,0
va (VaSet
)
xt "-33000,162000,-25100,163000"
st "raw_addr_i2 : (12:0)"
blo "-33000,162800"
tm "WireNameMgr"
)
)
on &773
)
*1390 (Wire
uid 75000,0
shape (OrthoPolyLine
uid 75001,0
va (VaSet
vasetType 3
)
xt "-33500,165000,-22750,165000"
pts [
"-33500,165000"
"-22750,165000"
]
)
end &417
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75005,0
va (VaSet
)
xt "-33000,164000,-28400,165000"
st "raw_req_i2"
blo "-33000,164800"
tm "WireNameMgr"
)
)
on &774
)
*1391 (Wire
uid 75008,0
shape (OrthoPolyLine
uid 75009,0
va (VaSet
vasetType 3
)
xt "-33500,167000,-22750,167000"
pts [
"-33500,167000"
"-22750,167000"
]
)
end &418
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75013,0
va (VaSet
)
xt "-33000,166000,-26700,167000"
st "restart_frame_i2"
blo "-33000,166800"
tm "WireNameMgr"
)
)
on &775
)
*1392 (Wire
uid 75016,0
shape (OrthoPolyLine
uid 75017,0
va (VaSet
vasetType 3
)
xt "-33500,169000,-22750,169000"
pts [
"-33500,169000"
"-22750,169000"
]
)
end &419
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75021,0
va (VaSet
)
xt "-33000,168000,-27500,169000"
st "row_switch_i2"
blo "-33000,168800"
tm "WireNameMgr"
)
)
on &776
)
*1393 (Wire
uid 75024,0
shape (OrthoPolyLine
uid 75025,0
va (VaSet
vasetType 3
)
xt "-33500,171000,-22750,171000"
pts [
"-33500,171000"
"-22750,171000"
]
)
end &420
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75029,0
va (VaSet
)
xt "-33000,170000,-31100,171000"
st "rst_i2"
blo "-33000,170800"
tm "WireNameMgr"
)
)
on &777
)
*1394 (Wire
uid 75032,0
shape (OrthoPolyLine
uid 75033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,173000,-22750,173000"
pts [
"-33500,173000"
"-22750,173000"
]
)
end &422
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75037,0
va (VaSet
)
xt "-33000,172000,-24200,173000"
st "sa_bias_dat_i2 : (31:0)"
blo "-33000,172800"
tm "WireNameMgr"
)
)
on &778
)
*1395 (Wire
uid 75040,0
shape (OrthoPolyLine
uid 75041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,174000,-22750,174000"
pts [
"-33500,174000"
"-22750,174000"
]
)
end &423
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75045,0
va (VaSet
)
xt "-33000,173000,-24600,174000"
st "servo_mode_i2 : (1:0)"
blo "-33000,173800"
tm "WireNameMgr"
)
)
on &779
)
*1396 (Wire
uid 75048,0
shape (OrthoPolyLine
uid 75049,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,176000,-22750,176000"
pts [
"-33500,176000"
"-22750,176000"
]
)
end &425
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75053,0
va (VaSet
)
xt "-33000,175000,-26800,176000"
st "z_dat_i2 : (31:0)"
blo "-33000,175800"
tm "WireNameMgr"
)
)
on &780
)
*1397 (Wire
uid 75056,0
shape (OrthoPolyLine
uid 75057,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,178000,-22750,178000"
pts [
"-33500,178000"
"-22750,178000"
]
)
end &426
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75061,0
va (VaSet
)
xt "-33000,177000,-22900,178000"
st "ramp_step_size_i2 : (13:0)"
blo "-33000,177800"
tm "WireNameMgr"
)
)
on &781
)
*1398 (Wire
uid 75064,0
shape (OrthoPolyLine
uid 75065,0
va (VaSet
vasetType 3
)
xt "-33500,180000,-22750,180000"
pts [
"-33500,180000"
"-22750,180000"
]
)
end &427
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75069,0
va (VaSet
)
xt "-33000,179000,-25200,180000"
st "initialize_window_i2"
blo "-33000,179800"
tm "WireNameMgr"
)
)
on &782
)
*1399 (Wire
uid 75072,0
shape (OrthoPolyLine
uid 75073,0
va (VaSet
vasetType 3
)
xt "-33500,182000,-22750,182000"
pts [
"-33500,182000"
"-22750,182000"
]
)
end &428
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75077,0
va (VaSet
)
xt "-33000,181000,-23400,182000"
st "restart_frame_aligned_i2"
blo "-33000,181800"
tm "WireNameMgr"
)
)
on &783
)
*1400 (Wire
uid 75080,0
shape (OrthoPolyLine
uid 75081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,196500,17500,196500"
pts [
"6750,196500"
"17500,196500"
]
)
start &441
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75085,0
va (VaSet
)
xt "7500,195500,16700,196500"
st "coadded_dat_o3 : (31:0)"
blo "7500,196300"
tm "WireNameMgr"
)
)
on &784
)
*1401 (Wire
uid 75088,0
shape (OrthoPolyLine
uid 75089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,198000,17500,198000"
pts [
"6750,198000"
"17500,198000"
]
)
start &443
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75093,0
va (VaSet
)
xt "7500,197000,14000,198000"
st "d_addr_o3 : (5:0)"
blo "7500,197800"
tm "WireNameMgr"
)
)
on &785
)
*1402 (Wire
uid 75096,0
shape (OrthoPolyLine
uid 75097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,202500,17500,202500"
pts [
"6750,202500"
"17500,202500"
]
)
start &448
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75101,0
va (VaSet
)
xt "7500,201500,17500,202500"
st "filter_coeff_addr_o3 : (2:0)"
blo "7500,202300"
tm "WireNameMgr"
)
)
on &786
)
*1403 (Wire
uid 75104,0
shape (OrthoPolyLine
uid 75105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,204000,17500,204000"
pts [
"6750,204000"
"17500,204000"
]
)
start &451
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75109,0
va (VaSet
)
xt "7500,203000,16200,204000"
st "filtered_dat_o3 : (31:0)"
blo "7500,203800"
tm "WireNameMgr"
)
)
on &787
)
*1404 (Wire
uid 75112,0
shape (OrthoPolyLine
uid 75113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,205500,17500,205500"
pts [
"6750,205500"
"17500,205500"
]
)
start &453
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75117,0
va (VaSet
)
xt "7500,204500,15100,205500"
st "fsfb_dat_o3 : (31:0)"
blo "7500,205300"
tm "WireNameMgr"
)
)
on &788
)
*1405 (Wire
uid 75120,0
shape (OrthoPolyLine
uid 75121,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,207000,17500,207000"
pts [
"6750,207000"
"17500,207000"
]
)
start &454
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75125,0
va (VaSet
)
xt "7500,206000,13800,207000"
st "i_addr_o3 : (5:0)"
blo "7500,206800"
tm "WireNameMgr"
)
)
on &789
)
*1406 (Wire
uid 75128,0
shape (OrthoPolyLine
uid 75129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,210000,17500,210000"
pts [
"6750,210000"
"17500,210000"
]
)
start &458
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75133,0
va (VaSet
)
xt "7500,209000,14000,210000"
st "p_addr_o3 : (5:0)"
blo "7500,209800"
tm "WireNameMgr"
)
)
on &790
)
*1407 (Wire
uid 75136,0
shape (OrthoPolyLine
uid 75137,0
va (VaSet
vasetType 3
)
xt "6750,211500,17500,211500"
pts [
"6750,211500"
"17500,211500"
]
)
start &461
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 75140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75141,0
va (VaSet
)
xt "7500,210500,12200,211500"
st "raw_ack_o3"
blo "7500,211300"
tm "WireNameMgr"
)
)
on &791
)
*1408 (Wire
uid 75144,0
shape (OrthoPolyLine
uid 75145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,213000,17500,213000"
pts [
"6750,213000"
"17500,213000"
]
)
start &463
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75149,0
va (VaSet
)
xt "7500,212000,14700,213000"
st "raw_dat_o3 : (13:0)"
blo "7500,212800"
tm "WireNameMgr"
)
)
on &792
)
*1409 (Wire
uid 75152,0
shape (OrthoPolyLine
uid 75153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,216000,17500,216000"
pts [
"6750,216000"
"17500,216000"
]
)
start &471
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75157,0
va (VaSet
)
xt "7500,215000,14000,216000"
st "z_addr_o3 : (5:0)"
blo "7500,215800"
tm "WireNameMgr"
)
)
on &793
)
*1410 (Wire
uid 75160,0
shape (OrthoPolyLine
uid 75161,0
va (VaSet
vasetType 3
)
xt "-34500,193000,-23750,193000"
pts [
"-34500,193000"
"-23750,193000"
]
)
end &434
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75165,0
va (VaSet
)
xt "-34000,192000,-27400,193000"
st "adc_coadd_en_i3"
blo "-34000,192800"
tm "WireNameMgr"
)
)
on &794
)
*1411 (Wire
uid 75168,0
shape (OrthoPolyLine
uid 75169,0
va (VaSet
vasetType 3
)
xt "-34500,200000,-23750,200000"
pts [
"-34500,200000"
"-23750,200000"
]
)
end &438
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75173,0
va (VaSet
)
xt "-34000,199000,-29700,200000"
st "clk_200_i3"
blo "-34000,199800"
tm "WireNameMgr"
)
)
on &795
)
*1412 (Wire
uid 75176,0
shape (OrthoPolyLine
uid 75177,0
va (VaSet
vasetType 3
)
xt "-34500,201000,-23750,201000"
pts [
"-34500,201000"
"-23750,201000"
]
)
end &439
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75181,0
va (VaSet
)
xt "-34000,200000,-30900,201000"
st "clk_50_i3"
blo "-34000,200800"
tm "WireNameMgr"
)
)
on &796
)
*1413 (Wire
uid 75184,0
shape (OrthoPolyLine
uid 75185,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,203000,-23750,203000"
pts [
"-34500,203000"
"-23750,203000"
]
)
end &440
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75189,0
va (VaSet
)
xt "-34000,202000,-24900,203000"
st "coadded_addr_i3 : (5:0)"
blo "-34000,202800"
tm "WireNameMgr"
)
)
on &797
)
*1414 (Wire
uid 75192,0
shape (OrthoPolyLine
uid 75193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,205000,-23750,205000"
pts [
"-34500,205000"
"-23750,205000"
]
)
end &442
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75197,0
va (VaSet
)
xt "-34000,204000,-26100,205000"
st "const_val_i3 : (13:0)"
blo "-34000,204800"
tm "WireNameMgr"
)
)
on &798
)
*1415 (Wire
uid 75200,0
shape (OrthoPolyLine
uid 75201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,207000,-23750,207000"
pts [
"-34500,207000"
"-23750,207000"
]
)
end &444
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75205,0
va (VaSet
)
xt "-34000,206000,-27800,207000"
st "d_dat_i3 : (31:0)"
blo "-34000,206800"
tm "WireNameMgr"
)
)
on &799
)
*1416 (Wire
uid 75208,0
shape (OrthoPolyLine
uid 75209,0
va (VaSet
vasetType 3
)
xt "-34500,209000,-23750,209000"
pts [
"-34500,209000"
"-23750,209000"
]
)
end &446
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75213,0
va (VaSet
)
xt "-34000,208000,-28400,209000"
st "dac_dat_en_i3"
blo "-34000,208800"
tm "WireNameMgr"
)
)
on &800
)
*1417 (Wire
uid 75216,0
shape (OrthoPolyLine
uid 75217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,211000,-23750,211000"
pts [
"-34500,211000"
"-23750,211000"
]
)
end &449
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75221,0
va (VaSet
)
xt "-34000,210000,-24300,211000"
st "filter_coeff_dat_i3 : (31:0)"
blo "-34000,210800"
tm "WireNameMgr"
)
)
on &801
)
*1418 (Wire
uid 75224,0
shape (OrthoPolyLine
uid 75225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,213000,-23750,213000"
pts [
"-34500,213000"
"-23750,213000"
]
)
end &450
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75229,0
va (VaSet
)
xt "-34000,212000,-25400,213000"
st "filtered_addr_i3 : (5:0)"
blo "-34000,212800"
tm "WireNameMgr"
)
)
on &802
)
*1419 (Wire
uid 75232,0
shape (OrthoPolyLine
uid 75233,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,215000,-23750,215000"
pts [
"-34500,215000"
"-23750,215000"
]
)
end &452
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75237,0
va (VaSet
)
xt "-34000,214000,-26500,215000"
st "fsfb_addr_i3 : (5:0)"
blo "-34000,214800"
tm "WireNameMgr"
)
)
on &803
)
*1420 (Wire
uid 75240,0
shape (OrthoPolyLine
uid 75241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,217000,-23750,217000"
pts [
"-34500,217000"
"-23750,217000"
]
)
end &455
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75245,0
va (VaSet
)
xt "-34000,216000,-28000,217000"
st "i_dat_i3 : (31:0)"
blo "-34000,216800"
tm "WireNameMgr"
)
)
on &804
)
*1421 (Wire
uid 75248,0
shape (OrthoPolyLine
uid 75249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,218000,-23750,218000"
pts [
"-34500,218000"
"-23750,218000"
]
)
end &457
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75253,0
va (VaSet
)
xt "-34000,217000,-26000,218000"
st "offset_dat_i3 : (31:0)"
blo "-34000,217800"
tm "WireNameMgr"
)
)
on &805
)
*1422 (Wire
uid 75256,0
shape (OrthoPolyLine
uid 75257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,220000,-23750,220000"
pts [
"-34500,220000"
"-23750,220000"
]
)
end &459
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75261,0
va (VaSet
)
xt "-34000,219000,-27800,220000"
st "p_dat_i3 : (31:0)"
blo "-34000,219800"
tm "WireNameMgr"
)
)
on &806
)
*1423 (Wire
uid 75264,0
shape (OrthoPolyLine
uid 75265,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,222000,-23750,222000"
pts [
"-34500,222000"
"-23750,222000"
]
)
end &460
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75269,0
va (VaSet
)
xt "-34000,221000,-25700,222000"
st "ramp_amp_i3 : (13:0)"
blo "-34000,221800"
tm "WireNameMgr"
)
)
on &807
)
*1424 (Wire
uid 75272,0
shape (OrthoPolyLine
uid 75273,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,224000,-23750,224000"
pts [
"-34500,224000"
"-23750,224000"
]
)
end &462
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75277,0
va (VaSet
)
xt "-34000,223000,-26100,224000"
st "raw_addr_i3 : (12:0)"
blo "-34000,223800"
tm "WireNameMgr"
)
)
on &808
)
*1425 (Wire
uid 75280,0
shape (OrthoPolyLine
uid 75281,0
va (VaSet
vasetType 3
)
xt "-34500,226000,-23750,226000"
pts [
"-34500,226000"
"-23750,226000"
]
)
end &464
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75285,0
va (VaSet
)
xt "-34000,225000,-29400,226000"
st "raw_req_i3"
blo "-34000,225800"
tm "WireNameMgr"
)
)
on &809
)
*1426 (Wire
uid 75288,0
shape (OrthoPolyLine
uid 75289,0
va (VaSet
vasetType 3
)
xt "-34500,228000,-23750,228000"
pts [
"-34500,228000"
"-23750,228000"
]
)
end &465
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75293,0
va (VaSet
)
xt "-34000,227000,-27700,228000"
st "restart_frame_i3"
blo "-34000,227800"
tm "WireNameMgr"
)
)
on &810
)
*1427 (Wire
uid 75296,0
shape (OrthoPolyLine
uid 75297,0
va (VaSet
vasetType 3
)
xt "-34500,230000,-23750,230000"
pts [
"-34500,230000"
"-23750,230000"
]
)
end &466
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75301,0
va (VaSet
)
xt "-34000,229000,-28500,230000"
st "row_switch_i3"
blo "-34000,229800"
tm "WireNameMgr"
)
)
on &811
)
*1428 (Wire
uid 75304,0
shape (OrthoPolyLine
uid 75305,0
va (VaSet
vasetType 3
)
xt "-34500,232000,-23750,232000"
pts [
"-34500,232000"
"-23750,232000"
]
)
end &467
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75309,0
va (VaSet
)
xt "-34000,231000,-32100,232000"
st "rst_i3"
blo "-34000,231800"
tm "WireNameMgr"
)
)
on &812
)
*1429 (Wire
uid 75312,0
shape (OrthoPolyLine
uid 75313,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,234000,-23750,234000"
pts [
"-34500,234000"
"-23750,234000"
]
)
end &469
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75317,0
va (VaSet
)
xt "-34000,233000,-25200,234000"
st "sa_bias_dat_i3 : (31:0)"
blo "-34000,233800"
tm "WireNameMgr"
)
)
on &813
)
*1430 (Wire
uid 75320,0
shape (OrthoPolyLine
uid 75321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,235000,-23750,235000"
pts [
"-34500,235000"
"-23750,235000"
]
)
end &470
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75325,0
va (VaSet
)
xt "-34000,234000,-25600,235000"
st "servo_mode_i3 : (1:0)"
blo "-34000,234800"
tm "WireNameMgr"
)
)
on &814
)
*1431 (Wire
uid 75328,0
shape (OrthoPolyLine
uid 75329,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,237000,-23750,237000"
pts [
"-34500,237000"
"-23750,237000"
]
)
end &472
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75333,0
va (VaSet
)
xt "-34000,236000,-27800,237000"
st "z_dat_i3 : (31:0)"
blo "-34000,236800"
tm "WireNameMgr"
)
)
on &815
)
*1432 (Wire
uid 75336,0
shape (OrthoPolyLine
uid 75337,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34500,239000,-23750,239000"
pts [
"-34500,239000"
"-23750,239000"
]
)
end &473
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75341,0
va (VaSet
)
xt "-34000,238000,-23900,239000"
st "ramp_step_size_i3 : (13:0)"
blo "-34000,238800"
tm "WireNameMgr"
)
)
on &816
)
*1433 (Wire
uid 75344,0
shape (OrthoPolyLine
uid 75345,0
va (VaSet
vasetType 3
)
xt "-34500,241000,-23750,241000"
pts [
"-34500,241000"
"-23750,241000"
]
)
end &474
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75349,0
va (VaSet
)
xt "-34000,240000,-26200,241000"
st "initialize_window_i3"
blo "-34000,240800"
tm "WireNameMgr"
)
)
on &817
)
*1434 (Wire
uid 75352,0
shape (OrthoPolyLine
uid 75353,0
va (VaSet
vasetType 3
)
xt "-34500,243000,-23750,243000"
pts [
"-34500,243000"
"-23750,243000"
]
)
end &475
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75357,0
va (VaSet
)
xt "-34000,242000,-24400,243000"
st "restart_frame_aligned_i3"
blo "-34000,242800"
tm "WireNameMgr"
)
)
on &818
)
*1435 (Wire
uid 75360,0
shape (OrthoPolyLine
uid 75361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,252500,18500,252500"
pts [
"7750,252500"
"18500,252500"
]
)
start &488
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75365,0
va (VaSet
)
xt "8500,251500,17700,252500"
st "coadded_dat_o4 : (31:0)"
blo "8500,252300"
tm "WireNameMgr"
)
)
on &819
)
*1436 (Wire
uid 75368,0
shape (OrthoPolyLine
uid 75369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,254000,18500,254000"
pts [
"7750,254000"
"18500,254000"
]
)
start &490
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75373,0
va (VaSet
)
xt "8500,253000,15000,254000"
st "d_addr_o4 : (5:0)"
blo "8500,253800"
tm "WireNameMgr"
)
)
on &820
)
*1437 (Wire
uid 75376,0
shape (OrthoPolyLine
uid 75377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,258500,18500,258500"
pts [
"7750,258500"
"18500,258500"
]
)
start &495
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75381,0
va (VaSet
)
xt "8500,257500,18500,258500"
st "filter_coeff_addr_o4 : (2:0)"
blo "8500,258300"
tm "WireNameMgr"
)
)
on &821
)
*1438 (Wire
uid 75384,0
shape (OrthoPolyLine
uid 75385,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,260000,18500,260000"
pts [
"7750,260000"
"18500,260000"
]
)
start &498
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75389,0
va (VaSet
)
xt "8500,259000,17200,260000"
st "filtered_dat_o4 : (31:0)"
blo "8500,259800"
tm "WireNameMgr"
)
)
on &822
)
*1439 (Wire
uid 75392,0
shape (OrthoPolyLine
uid 75393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,261500,18500,261500"
pts [
"7750,261500"
"18500,261500"
]
)
start &500
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75397,0
va (VaSet
)
xt "8500,260500,16100,261500"
st "fsfb_dat_o4 : (31:0)"
blo "8500,261300"
tm "WireNameMgr"
)
)
on &823
)
*1440 (Wire
uid 75400,0
shape (OrthoPolyLine
uid 75401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,263000,18500,263000"
pts [
"7750,263000"
"18500,263000"
]
)
start &501
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75405,0
va (VaSet
)
xt "8500,262000,14800,263000"
st "i_addr_o4 : (5:0)"
blo "8500,262800"
tm "WireNameMgr"
)
)
on &824
)
*1441 (Wire
uid 75408,0
shape (OrthoPolyLine
uid 75409,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,266000,18500,266000"
pts [
"7750,266000"
"18500,266000"
]
)
start &505
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75413,0
va (VaSet
)
xt "8500,265000,15000,266000"
st "p_addr_o4 : (5:0)"
blo "8500,265800"
tm "WireNameMgr"
)
)
on &825
)
*1442 (Wire
uid 75416,0
shape (OrthoPolyLine
uid 75417,0
va (VaSet
vasetType 3
)
xt "7750,267500,18500,267500"
pts [
"7750,267500"
"18500,267500"
]
)
start &508
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 75420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75421,0
va (VaSet
)
xt "8500,266500,13200,267500"
st "raw_ack_o4"
blo "8500,267300"
tm "WireNameMgr"
)
)
on &826
)
*1443 (Wire
uid 75424,0
shape (OrthoPolyLine
uid 75425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,269000,18500,269000"
pts [
"7750,269000"
"18500,269000"
]
)
start &510
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75429,0
va (VaSet
)
xt "8500,268000,15700,269000"
st "raw_dat_o4 : (13:0)"
blo "8500,268800"
tm "WireNameMgr"
)
)
on &827
)
*1444 (Wire
uid 75432,0
shape (OrthoPolyLine
uid 75433,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,272000,18500,272000"
pts [
"7750,272000"
"18500,272000"
]
)
start &518
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75437,0
va (VaSet
)
xt "8500,271000,15000,272000"
st "z_addr_o4 : (5:0)"
blo "8500,271800"
tm "WireNameMgr"
)
)
on &828
)
*1445 (Wire
uid 75440,0
shape (OrthoPolyLine
uid 75441,0
va (VaSet
vasetType 3
)
xt "-33500,250500,-22750,250500"
pts [
"-33500,250500"
"-22750,250500"
]
)
end &481
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75445,0
va (VaSet
)
xt "-33000,249500,-26400,250500"
st "adc_coadd_en_i4"
blo "-33000,250300"
tm "WireNameMgr"
)
)
on &829
)
*1446 (Wire
uid 75448,0
shape (OrthoPolyLine
uid 75449,0
va (VaSet
vasetType 3
)
xt "-33500,258500,-22750,258500"
pts [
"-33500,258500"
"-22750,258500"
]
)
end &485
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75453,0
va (VaSet
)
xt "-33000,257500,-28700,258500"
st "clk_200_i4"
blo "-33000,258300"
tm "WireNameMgr"
)
)
on &830
)
*1447 (Wire
uid 75456,0
shape (OrthoPolyLine
uid 75457,0
va (VaSet
vasetType 3
)
xt "-33500,259500,-22750,259500"
pts [
"-33500,259500"
"-22750,259500"
]
)
end &486
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75461,0
va (VaSet
)
xt "-33000,258500,-29900,259500"
st "clk_50_i4"
blo "-33000,259300"
tm "WireNameMgr"
)
)
on &831
)
*1448 (Wire
uid 75464,0
shape (OrthoPolyLine
uid 75465,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,261500,-22750,261500"
pts [
"-33500,261500"
"-22750,261500"
]
)
end &487
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75469,0
va (VaSet
)
xt "-33000,260500,-23900,261500"
st "coadded_addr_i4 : (5:0)"
blo "-33000,261300"
tm "WireNameMgr"
)
)
on &832
)
*1449 (Wire
uid 75472,0
shape (OrthoPolyLine
uid 75473,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,263500,-22750,263500"
pts [
"-33500,263500"
"-22750,263500"
]
)
end &489
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75477,0
va (VaSet
)
xt "-33000,262500,-25100,263500"
st "const_val_i4 : (13:0)"
blo "-33000,263300"
tm "WireNameMgr"
)
)
on &833
)
*1450 (Wire
uid 75480,0
shape (OrthoPolyLine
uid 75481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,265500,-22750,265500"
pts [
"-33500,265500"
"-22750,265500"
]
)
end &491
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75485,0
va (VaSet
)
xt "-33000,264500,-26800,265500"
st "d_dat_i4 : (31:0)"
blo "-33000,265300"
tm "WireNameMgr"
)
)
on &834
)
*1451 (Wire
uid 75488,0
shape (OrthoPolyLine
uid 75489,0
va (VaSet
vasetType 3
)
xt "-33500,267500,-22750,267500"
pts [
"-33500,267500"
"-22750,267500"
]
)
end &493
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75493,0
va (VaSet
)
xt "-33000,266500,-27400,267500"
st "dac_dat_en_i4"
blo "-33000,267300"
tm "WireNameMgr"
)
)
on &835
)
*1452 (Wire
uid 75496,0
shape (OrthoPolyLine
uid 75497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,269500,-22750,269500"
pts [
"-33500,269500"
"-22750,269500"
]
)
end &496
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75501,0
va (VaSet
)
xt "-33000,268500,-23300,269500"
st "filter_coeff_dat_i4 : (31:0)"
blo "-33000,269300"
tm "WireNameMgr"
)
)
on &836
)
*1453 (Wire
uid 75504,0
shape (OrthoPolyLine
uid 75505,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,271500,-22750,271500"
pts [
"-33500,271500"
"-22750,271500"
]
)
end &497
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75509,0
va (VaSet
)
xt "-33000,270500,-24400,271500"
st "filtered_addr_i4 : (5:0)"
blo "-33000,271300"
tm "WireNameMgr"
)
)
on &837
)
*1454 (Wire
uid 75512,0
shape (OrthoPolyLine
uid 75513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,273500,-22750,273500"
pts [
"-33500,273500"
"-22750,273500"
]
)
end &499
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75517,0
va (VaSet
)
xt "-33000,272500,-25500,273500"
st "fsfb_addr_i4 : (5:0)"
blo "-33000,273300"
tm "WireNameMgr"
)
)
on &838
)
*1455 (Wire
uid 75520,0
shape (OrthoPolyLine
uid 75521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,275500,-22750,275500"
pts [
"-33500,275500"
"-22750,275500"
]
)
end &502
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75525,0
va (VaSet
)
xt "-33000,274500,-27000,275500"
st "i_dat_i4 : (31:0)"
blo "-33000,275300"
tm "WireNameMgr"
)
)
on &839
)
*1456 (Wire
uid 75528,0
shape (OrthoPolyLine
uid 75529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,276500,-22750,276500"
pts [
"-33500,276500"
"-22750,276500"
]
)
end &504
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75533,0
va (VaSet
)
xt "-33000,275500,-25000,276500"
st "offset_dat_i4 : (31:0)"
blo "-33000,276300"
tm "WireNameMgr"
)
)
on &840
)
*1457 (Wire
uid 75536,0
shape (OrthoPolyLine
uid 75537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,278500,-22750,278500"
pts [
"-33500,278500"
"-22750,278500"
]
)
end &506
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75541,0
va (VaSet
)
xt "-33000,277500,-26800,278500"
st "p_dat_i4 : (31:0)"
blo "-33000,278300"
tm "WireNameMgr"
)
)
on &841
)
*1458 (Wire
uid 75544,0
shape (OrthoPolyLine
uid 75545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,280500,-22750,280500"
pts [
"-33500,280500"
"-22750,280500"
]
)
end &507
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75549,0
va (VaSet
)
xt "-33000,279500,-24700,280500"
st "ramp_amp_i4 : (13:0)"
blo "-33000,280300"
tm "WireNameMgr"
)
)
on &842
)
*1459 (Wire
uid 75552,0
shape (OrthoPolyLine
uid 75553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,282500,-22750,282500"
pts [
"-33500,282500"
"-22750,282500"
]
)
end &509
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75557,0
va (VaSet
)
xt "-33000,281500,-25100,282500"
st "raw_addr_i4 : (12:0)"
blo "-33000,282300"
tm "WireNameMgr"
)
)
on &843
)
*1460 (Wire
uid 75560,0
shape (OrthoPolyLine
uid 75561,0
va (VaSet
vasetType 3
)
xt "-33500,284500,-22750,284500"
pts [
"-33500,284500"
"-22750,284500"
]
)
end &511
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75565,0
va (VaSet
)
xt "-33000,283500,-28400,284500"
st "raw_req_i4"
blo "-33000,284300"
tm "WireNameMgr"
)
)
on &844
)
*1461 (Wire
uid 75568,0
shape (OrthoPolyLine
uid 75569,0
va (VaSet
vasetType 3
)
xt "-33500,286500,-22750,286500"
pts [
"-33500,286500"
"-22750,286500"
]
)
end &512
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75573,0
va (VaSet
)
xt "-33000,285500,-26700,286500"
st "restart_frame_i4"
blo "-33000,286300"
tm "WireNameMgr"
)
)
on &845
)
*1462 (Wire
uid 75576,0
shape (OrthoPolyLine
uid 75577,0
va (VaSet
vasetType 3
)
xt "-33500,288500,-22750,288500"
pts [
"-33500,288500"
"-22750,288500"
]
)
end &513
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75581,0
va (VaSet
)
xt "-33000,287500,-27500,288500"
st "row_switch_i4"
blo "-33000,288300"
tm "WireNameMgr"
)
)
on &846
)
*1463 (Wire
uid 75584,0
shape (OrthoPolyLine
uid 75585,0
va (VaSet
vasetType 3
)
xt "-33500,290500,-22750,290500"
pts [
"-33500,290500"
"-22750,290500"
]
)
end &514
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75589,0
va (VaSet
)
xt "-33000,289500,-31100,290500"
st "rst_i4"
blo "-33000,290300"
tm "WireNameMgr"
)
)
on &847
)
*1464 (Wire
uid 75592,0
shape (OrthoPolyLine
uid 75593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,292500,-22750,292500"
pts [
"-33500,292500"
"-22750,292500"
]
)
end &516
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75597,0
va (VaSet
)
xt "-33000,291500,-24200,292500"
st "sa_bias_dat_i4 : (31:0)"
blo "-33000,292300"
tm "WireNameMgr"
)
)
on &848
)
*1465 (Wire
uid 75600,0
shape (OrthoPolyLine
uid 75601,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,293500,-22750,293500"
pts [
"-33500,293500"
"-22750,293500"
]
)
end &517
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75605,0
va (VaSet
)
xt "-33000,292500,-24600,293500"
st "servo_mode_i4 : (1:0)"
blo "-33000,293300"
tm "WireNameMgr"
)
)
on &849
)
*1466 (Wire
uid 75608,0
shape (OrthoPolyLine
uid 75609,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,295500,-22750,295500"
pts [
"-33500,295500"
"-22750,295500"
]
)
end &519
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75613,0
va (VaSet
)
xt "-33000,294500,-26800,295500"
st "z_dat_i4 : (31:0)"
blo "-33000,295300"
tm "WireNameMgr"
)
)
on &850
)
*1467 (Wire
uid 75616,0
shape (OrthoPolyLine
uid 75617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33500,297500,-22750,297500"
pts [
"-33500,297500"
"-22750,297500"
]
)
end &520
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75621,0
va (VaSet
)
xt "-33000,296500,-22900,297500"
st "ramp_step_size_i4 : (13:0)"
blo "-33000,297300"
tm "WireNameMgr"
)
)
on &851
)
*1468 (Wire
uid 75624,0
shape (OrthoPolyLine
uid 75625,0
va (VaSet
vasetType 3
)
xt "-33500,299500,-22750,299500"
pts [
"-33500,299500"
"-22750,299500"
]
)
end &521
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75629,0
va (VaSet
)
xt "-33000,298500,-25200,299500"
st "initialize_window_i4"
blo "-33000,299300"
tm "WireNameMgr"
)
)
on &852
)
*1469 (Wire
uid 75632,0
shape (OrthoPolyLine
uid 75633,0
va (VaSet
vasetType 3
)
xt "-33500,301500,-22750,301500"
pts [
"-33500,301500"
"-22750,301500"
]
)
end &522
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75637,0
va (VaSet
)
xt "-33000,300500,-23400,301500"
st "restart_frame_aligned_i4"
blo "-33000,301300"
tm "WireNameMgr"
)
)
on &853
)
*1470 (Wire
uid 75640,0
shape (OrthoPolyLine
uid 75641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,72500,234000,72500"
pts [
"223250,72500"
"234000,72500"
]
)
start &535
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75645,0
va (VaSet
)
xt "224000,71500,233200,72500"
st "coadded_dat_o5 : (31:0)"
blo "224000,72300"
tm "WireNameMgr"
)
)
on &854
)
*1471 (Wire
uid 75648,0
shape (OrthoPolyLine
uid 75649,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,74000,234000,74000"
pts [
"223250,74000"
"234000,74000"
]
)
start &537
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75653,0
va (VaSet
)
xt "224000,73000,230500,74000"
st "d_addr_o5 : (5:0)"
blo "224000,73800"
tm "WireNameMgr"
)
)
on &855
)
*1472 (Wire
uid 75656,0
shape (OrthoPolyLine
uid 75657,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,78500,234000,78500"
pts [
"223250,78500"
"234000,78500"
]
)
start &542
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75661,0
va (VaSet
)
xt "224000,77500,234000,78500"
st "filter_coeff_addr_o5 : (2:0)"
blo "224000,78300"
tm "WireNameMgr"
)
)
on &856
)
*1473 (Wire
uid 75664,0
shape (OrthoPolyLine
uid 75665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,80000,234000,80000"
pts [
"223250,80000"
"234000,80000"
]
)
start &545
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75669,0
va (VaSet
)
xt "224000,79000,232700,80000"
st "filtered_dat_o5 : (31:0)"
blo "224000,79800"
tm "WireNameMgr"
)
)
on &857
)
*1474 (Wire
uid 75672,0
shape (OrthoPolyLine
uid 75673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,81500,234000,81500"
pts [
"223250,81500"
"234000,81500"
]
)
start &547
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75677,0
va (VaSet
)
xt "224000,80500,231600,81500"
st "fsfb_dat_o5 : (31:0)"
blo "224000,81300"
tm "WireNameMgr"
)
)
on &858
)
*1475 (Wire
uid 75680,0
shape (OrthoPolyLine
uid 75681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,83000,234000,83000"
pts [
"223250,83000"
"234000,83000"
]
)
start &548
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75685,0
va (VaSet
)
xt "224000,82000,230300,83000"
st "i_addr_o5 : (5:0)"
blo "224000,82800"
tm "WireNameMgr"
)
)
on &859
)
*1476 (Wire
uid 75688,0
shape (OrthoPolyLine
uid 75689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,86000,234000,86000"
pts [
"223250,86000"
"234000,86000"
]
)
start &552
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75693,0
va (VaSet
)
xt "224000,85000,230500,86000"
st "p_addr_o5 : (5:0)"
blo "224000,85800"
tm "WireNameMgr"
)
)
on &860
)
*1477 (Wire
uid 75696,0
shape (OrthoPolyLine
uid 75697,0
va (VaSet
vasetType 3
)
xt "223250,87500,234000,87500"
pts [
"223250,87500"
"234000,87500"
]
)
start &555
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 75700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75701,0
va (VaSet
)
xt "224000,86500,228700,87500"
st "raw_ack_o5"
blo "224000,87300"
tm "WireNameMgr"
)
)
on &861
)
*1478 (Wire
uid 75704,0
shape (OrthoPolyLine
uid 75705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,89000,234000,89000"
pts [
"223250,89000"
"234000,89000"
]
)
start &557
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75709,0
va (VaSet
)
xt "224000,88000,231200,89000"
st "raw_dat_o5 : (13:0)"
blo "224000,88800"
tm "WireNameMgr"
)
)
on &862
)
*1479 (Wire
uid 75712,0
shape (OrthoPolyLine
uid 75713,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,92000,234000,92000"
pts [
"223250,92000"
"234000,92000"
]
)
start &565
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75717,0
va (VaSet
)
xt "224000,91000,230500,92000"
st "z_addr_o5 : (5:0)"
blo "224000,91800"
tm "WireNameMgr"
)
)
on &863
)
*1480 (Wire
uid 75720,0
shape (OrthoPolyLine
uid 75721,0
va (VaSet
vasetType 3
)
xt "182000,70000,192750,70000"
pts [
"182000,70000"
"192750,70000"
]
)
end &528
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75725,0
va (VaSet
)
xt "182500,69000,189100,70000"
st "adc_coadd_en_i5"
blo "182500,69800"
tm "WireNameMgr"
)
)
on &864
)
*1481 (Wire
uid 75728,0
shape (OrthoPolyLine
uid 75729,0
va (VaSet
vasetType 3
)
xt "182000,78000,192750,78000"
pts [
"182000,78000"
"192750,78000"
]
)
end &532
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75733,0
va (VaSet
)
xt "182500,77000,186800,78000"
st "clk_200_i5"
blo "182500,77800"
tm "WireNameMgr"
)
)
on &865
)
*1482 (Wire
uid 75736,0
shape (OrthoPolyLine
uid 75737,0
va (VaSet
vasetType 3
)
xt "182000,79000,192750,79000"
pts [
"182000,79000"
"192750,79000"
]
)
end &533
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75741,0
va (VaSet
)
xt "182500,78000,185600,79000"
st "clk_50_i5"
blo "182500,78800"
tm "WireNameMgr"
)
)
on &866
)
*1483 (Wire
uid 75744,0
shape (OrthoPolyLine
uid 75745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,81000,192750,81000"
pts [
"182000,81000"
"192750,81000"
]
)
end &534
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75749,0
va (VaSet
)
xt "182500,80000,191600,81000"
st "coadded_addr_i5 : (5:0)"
blo "182500,80800"
tm "WireNameMgr"
)
)
on &867
)
*1484 (Wire
uid 75752,0
shape (OrthoPolyLine
uid 75753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,83000,192750,83000"
pts [
"182000,83000"
"192750,83000"
]
)
end &536
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75757,0
va (VaSet
)
xt "182500,82000,190400,83000"
st "const_val_i5 : (13:0)"
blo "182500,82800"
tm "WireNameMgr"
)
)
on &868
)
*1485 (Wire
uid 75760,0
shape (OrthoPolyLine
uid 75761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,85000,192750,85000"
pts [
"182000,85000"
"192750,85000"
]
)
end &538
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75765,0
va (VaSet
)
xt "182500,84000,188700,85000"
st "d_dat_i5 : (31:0)"
blo "182500,84800"
tm "WireNameMgr"
)
)
on &869
)
*1486 (Wire
uid 75768,0
shape (OrthoPolyLine
uid 75769,0
va (VaSet
vasetType 3
)
xt "182000,87000,192750,87000"
pts [
"182000,87000"
"192750,87000"
]
)
end &540
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75773,0
va (VaSet
)
xt "182500,86000,188100,87000"
st "dac_dat_en_i5"
blo "182500,86800"
tm "WireNameMgr"
)
)
on &870
)
*1487 (Wire
uid 75776,0
shape (OrthoPolyLine
uid 75777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,89000,192750,89000"
pts [
"182000,89000"
"192750,89000"
]
)
end &543
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75781,0
va (VaSet
)
xt "182500,88000,192200,89000"
st "filter_coeff_dat_i5 : (31:0)"
blo "182500,88800"
tm "WireNameMgr"
)
)
on &871
)
*1488 (Wire
uid 75784,0
shape (OrthoPolyLine
uid 75785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,91000,192750,91000"
pts [
"182000,91000"
"192750,91000"
]
)
end &544
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75789,0
va (VaSet
)
xt "182500,90000,191100,91000"
st "filtered_addr_i5 : (5:0)"
blo "182500,90800"
tm "WireNameMgr"
)
)
on &872
)
*1489 (Wire
uid 75792,0
shape (OrthoPolyLine
uid 75793,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,93000,192750,93000"
pts [
"182000,93000"
"192750,93000"
]
)
end &546
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75797,0
va (VaSet
)
xt "182500,92000,190000,93000"
st "fsfb_addr_i5 : (5:0)"
blo "182500,92800"
tm "WireNameMgr"
)
)
on &873
)
*1490 (Wire
uid 75800,0
shape (OrthoPolyLine
uid 75801,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,95000,192750,95000"
pts [
"182000,95000"
"192750,95000"
]
)
end &549
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75805,0
va (VaSet
)
xt "182500,94000,188500,95000"
st "i_dat_i5 : (31:0)"
blo "182500,94800"
tm "WireNameMgr"
)
)
on &874
)
*1491 (Wire
uid 75808,0
shape (OrthoPolyLine
uid 75809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,96000,192750,96000"
pts [
"182000,96000"
"192750,96000"
]
)
end &551
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75813,0
va (VaSet
)
xt "182500,95000,190500,96000"
st "offset_dat_i5 : (31:0)"
blo "182500,95800"
tm "WireNameMgr"
)
)
on &875
)
*1492 (Wire
uid 75816,0
shape (OrthoPolyLine
uid 75817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,98000,192750,98000"
pts [
"182000,98000"
"192750,98000"
]
)
end &553
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75821,0
va (VaSet
)
xt "182500,97000,188700,98000"
st "p_dat_i5 : (31:0)"
blo "182500,97800"
tm "WireNameMgr"
)
)
on &876
)
*1493 (Wire
uid 75824,0
shape (OrthoPolyLine
uid 75825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,100000,192750,100000"
pts [
"182000,100000"
"192750,100000"
]
)
end &554
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75829,0
va (VaSet
)
xt "182500,99000,190800,100000"
st "ramp_amp_i5 : (13:0)"
blo "182500,99800"
tm "WireNameMgr"
)
)
on &877
)
*1494 (Wire
uid 75832,0
shape (OrthoPolyLine
uid 75833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,102000,192750,102000"
pts [
"182000,102000"
"192750,102000"
]
)
end &556
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75837,0
va (VaSet
)
xt "182500,101000,190400,102000"
st "raw_addr_i5 : (12:0)"
blo "182500,101800"
tm "WireNameMgr"
)
)
on &878
)
*1495 (Wire
uid 75840,0
shape (OrthoPolyLine
uid 75841,0
va (VaSet
vasetType 3
)
xt "182000,104000,192750,104000"
pts [
"182000,104000"
"192750,104000"
]
)
end &558
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75845,0
va (VaSet
)
xt "182500,103000,187100,104000"
st "raw_req_i5"
blo "182500,103800"
tm "WireNameMgr"
)
)
on &879
)
*1496 (Wire
uid 75848,0
shape (OrthoPolyLine
uid 75849,0
va (VaSet
vasetType 3
)
xt "182000,106000,192750,106000"
pts [
"182000,106000"
"192750,106000"
]
)
end &559
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75853,0
va (VaSet
)
xt "182500,105000,188800,106000"
st "restart_frame_i5"
blo "182500,105800"
tm "WireNameMgr"
)
)
on &880
)
*1497 (Wire
uid 75856,0
shape (OrthoPolyLine
uid 75857,0
va (VaSet
vasetType 3
)
xt "182000,108000,192750,108000"
pts [
"182000,108000"
"192750,108000"
]
)
end &560
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75861,0
va (VaSet
)
xt "182500,107000,188000,108000"
st "row_switch_i5"
blo "182500,107800"
tm "WireNameMgr"
)
)
on &881
)
*1498 (Wire
uid 75864,0
shape (OrthoPolyLine
uid 75865,0
va (VaSet
vasetType 3
)
xt "182000,110000,192750,110000"
pts [
"182000,110000"
"192750,110000"
]
)
end &561
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75869,0
va (VaSet
)
xt "182500,109000,184400,110000"
st "rst_i5"
blo "182500,109800"
tm "WireNameMgr"
)
)
on &882
)
*1499 (Wire
uid 75872,0
shape (OrthoPolyLine
uid 75873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,112000,192750,112000"
pts [
"182000,112000"
"192750,112000"
]
)
end &563
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75877,0
va (VaSet
)
xt "182500,111000,191300,112000"
st "sa_bias_dat_i5 : (31:0)"
blo "182500,111800"
tm "WireNameMgr"
)
)
on &883
)
*1500 (Wire
uid 75880,0
shape (OrthoPolyLine
uid 75881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,113000,192750,113000"
pts [
"182000,113000"
"192750,113000"
]
)
end &564
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75885,0
va (VaSet
)
xt "182500,112000,190900,113000"
st "servo_mode_i5 : (1:0)"
blo "182500,112800"
tm "WireNameMgr"
)
)
on &884
)
*1501 (Wire
uid 75888,0
shape (OrthoPolyLine
uid 75889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,115000,192750,115000"
pts [
"182000,115000"
"192750,115000"
]
)
end &566
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75893,0
va (VaSet
)
xt "182500,114000,188700,115000"
st "z_dat_i5 : (31:0)"
blo "182500,114800"
tm "WireNameMgr"
)
)
on &885
)
*1502 (Wire
uid 75896,0
shape (OrthoPolyLine
uid 75897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,117000,192750,117000"
pts [
"182000,117000"
"192750,117000"
]
)
end &567
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 75900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75901,0
va (VaSet
)
xt "182500,116000,192600,117000"
st "ramp_step_size_i5 : (13:0)"
blo "182500,116800"
tm "WireNameMgr"
)
)
on &886
)
*1503 (Wire
uid 75904,0
shape (OrthoPolyLine
uid 75905,0
va (VaSet
vasetType 3
)
xt "182000,119000,192750,119000"
pts [
"182000,119000"
"192750,119000"
]
)
end &568
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75909,0
va (VaSet
)
xt "182500,118000,190300,119000"
st "initialize_window_i5"
blo "182500,118800"
tm "WireNameMgr"
)
)
on &887
)
*1504 (Wire
uid 75912,0
shape (OrthoPolyLine
uid 75913,0
va (VaSet
vasetType 3
)
xt "182000,121000,192750,121000"
pts [
"182000,121000"
"192750,121000"
]
)
end &569
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 75916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75917,0
va (VaSet
)
xt "182500,120000,192100,121000"
st "restart_frame_aligned_i5"
blo "182500,120800"
tm "WireNameMgr"
)
)
on &888
)
*1505 (Wire
uid 75920,0
shape (OrthoPolyLine
uid 75921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,129000,232000,129000"
pts [
"221250,129000"
"232000,129000"
]
)
start &582
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75925,0
va (VaSet
)
xt "222000,128000,231200,129000"
st "coadded_dat_o6 : (31:0)"
blo "222000,128800"
tm "WireNameMgr"
)
)
on &889
)
*1506 (Wire
uid 75928,0
shape (OrthoPolyLine
uid 75929,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,130500,232000,130500"
pts [
"221250,130500"
"232000,130500"
]
)
start &584
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75933,0
va (VaSet
)
xt "222000,129500,228500,130500"
st "d_addr_o6 : (5:0)"
blo "222000,130300"
tm "WireNameMgr"
)
)
on &890
)
*1507 (Wire
uid 75936,0
shape (OrthoPolyLine
uid 75937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,135000,232000,135000"
pts [
"221250,135000"
"232000,135000"
]
)
start &589
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75941,0
va (VaSet
)
xt "222000,134000,232000,135000"
st "filter_coeff_addr_o6 : (2:0)"
blo "222000,134800"
tm "WireNameMgr"
)
)
on &891
)
*1508 (Wire
uid 75944,0
shape (OrthoPolyLine
uid 75945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,136500,232000,136500"
pts [
"221250,136500"
"232000,136500"
]
)
start &592
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75949,0
va (VaSet
)
xt "222000,135500,230700,136500"
st "filtered_dat_o6 : (31:0)"
blo "222000,136300"
tm "WireNameMgr"
)
)
on &892
)
*1509 (Wire
uid 75952,0
shape (OrthoPolyLine
uid 75953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,138000,232000,138000"
pts [
"221250,138000"
"232000,138000"
]
)
start &594
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75957,0
va (VaSet
)
xt "222000,137000,229600,138000"
st "fsfb_dat_o6 : (31:0)"
blo "222000,137800"
tm "WireNameMgr"
)
)
on &893
)
*1510 (Wire
uid 75960,0
shape (OrthoPolyLine
uid 75961,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,139500,232000,139500"
pts [
"221250,139500"
"232000,139500"
]
)
start &595
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75965,0
va (VaSet
)
xt "222000,138500,228300,139500"
st "i_addr_o6 : (5:0)"
blo "222000,139300"
tm "WireNameMgr"
)
)
on &894
)
*1511 (Wire
uid 75968,0
shape (OrthoPolyLine
uid 75969,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,142500,232000,142500"
pts [
"221250,142500"
"232000,142500"
]
)
start &599
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75973,0
va (VaSet
)
xt "222000,141500,228500,142500"
st "p_addr_o6 : (5:0)"
blo "222000,142300"
tm "WireNameMgr"
)
)
on &895
)
*1512 (Wire
uid 75976,0
shape (OrthoPolyLine
uid 75977,0
va (VaSet
vasetType 3
)
xt "221250,144000,232000,144000"
pts [
"221250,144000"
"232000,144000"
]
)
start &602
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 75980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75981,0
va (VaSet
)
xt "222000,143000,226700,144000"
st "raw_ack_o6"
blo "222000,143800"
tm "WireNameMgr"
)
)
on &896
)
*1513 (Wire
uid 75984,0
shape (OrthoPolyLine
uid 75985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,145500,232000,145500"
pts [
"221250,145500"
"232000,145500"
]
)
start &604
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75989,0
va (VaSet
)
xt "222000,144500,229200,145500"
st "raw_dat_o6 : (13:0)"
blo "222000,145300"
tm "WireNameMgr"
)
)
on &897
)
*1514 (Wire
uid 75992,0
shape (OrthoPolyLine
uid 75993,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,148500,232000,148500"
pts [
"221250,148500"
"232000,148500"
]
)
start &612
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 75996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75997,0
va (VaSet
)
xt "222000,147500,228500,148500"
st "z_addr_o6 : (5:0)"
blo "222000,148300"
tm "WireNameMgr"
)
)
on &898
)
*1515 (Wire
uid 76000,0
shape (OrthoPolyLine
uid 76001,0
va (VaSet
vasetType 3
)
xt "180000,127000,190750,127000"
pts [
"180000,127000"
"190750,127000"
]
)
end &575
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76005,0
va (VaSet
)
xt "180500,126000,187100,127000"
st "adc_coadd_en_i6"
blo "180500,126800"
tm "WireNameMgr"
)
)
on &899
)
*1516 (Wire
uid 76008,0
shape (OrthoPolyLine
uid 76009,0
va (VaSet
vasetType 3
)
xt "180000,135000,190750,135000"
pts [
"180000,135000"
"190750,135000"
]
)
end &579
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76013,0
va (VaSet
)
xt "180500,134000,184800,135000"
st "clk_200_i6"
blo "180500,134800"
tm "WireNameMgr"
)
)
on &900
)
*1517 (Wire
uid 76016,0
shape (OrthoPolyLine
uid 76017,0
va (VaSet
vasetType 3
)
xt "180000,136000,190750,136000"
pts [
"180000,136000"
"190750,136000"
]
)
end &580
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76021,0
va (VaSet
)
xt "180500,135000,183600,136000"
st "clk_50_i6"
blo "180500,135800"
tm "WireNameMgr"
)
)
on &901
)
*1518 (Wire
uid 76024,0
shape (OrthoPolyLine
uid 76025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,138000,190750,138000"
pts [
"180000,138000"
"190750,138000"
]
)
end &581
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76029,0
va (VaSet
)
xt "180500,137000,189600,138000"
st "coadded_addr_i6 : (5:0)"
blo "180500,137800"
tm "WireNameMgr"
)
)
on &902
)
*1519 (Wire
uid 76032,0
shape (OrthoPolyLine
uid 76033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,140000,190750,140000"
pts [
"180000,140000"
"190750,140000"
]
)
end &583
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76037,0
va (VaSet
)
xt "180500,139000,188400,140000"
st "const_val_i6 : (13:0)"
blo "180500,139800"
tm "WireNameMgr"
)
)
on &903
)
*1520 (Wire
uid 76040,0
shape (OrthoPolyLine
uid 76041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,142000,190750,142000"
pts [
"180000,142000"
"190750,142000"
]
)
end &585
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76045,0
va (VaSet
)
xt "180500,141000,186700,142000"
st "d_dat_i6 : (31:0)"
blo "180500,141800"
tm "WireNameMgr"
)
)
on &904
)
*1521 (Wire
uid 76048,0
shape (OrthoPolyLine
uid 76049,0
va (VaSet
vasetType 3
)
xt "180000,144000,190750,144000"
pts [
"180000,144000"
"190750,144000"
]
)
end &587
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76053,0
va (VaSet
)
xt "180500,143000,186100,144000"
st "dac_dat_en_i6"
blo "180500,143800"
tm "WireNameMgr"
)
)
on &905
)
*1522 (Wire
uid 76056,0
shape (OrthoPolyLine
uid 76057,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,146000,190750,146000"
pts [
"180000,146000"
"190750,146000"
]
)
end &590
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76061,0
va (VaSet
)
xt "180500,145000,190200,146000"
st "filter_coeff_dat_i6 : (31:0)"
blo "180500,145800"
tm "WireNameMgr"
)
)
on &906
)
*1523 (Wire
uid 76064,0
shape (OrthoPolyLine
uid 76065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,148000,190750,148000"
pts [
"180000,148000"
"190750,148000"
]
)
end &591
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76069,0
va (VaSet
)
xt "180500,147000,189100,148000"
st "filtered_addr_i6 : (5:0)"
blo "180500,147800"
tm "WireNameMgr"
)
)
on &907
)
*1524 (Wire
uid 76072,0
shape (OrthoPolyLine
uid 76073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,150000,190750,150000"
pts [
"180000,150000"
"190750,150000"
]
)
end &593
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76077,0
va (VaSet
)
xt "180500,149000,188000,150000"
st "fsfb_addr_i6 : (5:0)"
blo "180500,149800"
tm "WireNameMgr"
)
)
on &908
)
*1525 (Wire
uid 76080,0
shape (OrthoPolyLine
uid 76081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,152000,190750,152000"
pts [
"180000,152000"
"190750,152000"
]
)
end &596
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76085,0
va (VaSet
)
xt "180500,151000,186500,152000"
st "i_dat_i6 : (31:0)"
blo "180500,151800"
tm "WireNameMgr"
)
)
on &909
)
*1526 (Wire
uid 76088,0
shape (OrthoPolyLine
uid 76089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,153000,190750,153000"
pts [
"180000,153000"
"190750,153000"
]
)
end &598
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76093,0
va (VaSet
)
xt "180500,152000,188500,153000"
st "offset_dat_i6 : (31:0)"
blo "180500,152800"
tm "WireNameMgr"
)
)
on &910
)
*1527 (Wire
uid 76096,0
shape (OrthoPolyLine
uid 76097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,155000,190750,155000"
pts [
"180000,155000"
"190750,155000"
]
)
end &600
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76101,0
va (VaSet
)
xt "180500,154000,186700,155000"
st "p_dat_i6 : (31:0)"
blo "180500,154800"
tm "WireNameMgr"
)
)
on &911
)
*1528 (Wire
uid 76104,0
shape (OrthoPolyLine
uid 76105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,157000,190750,157000"
pts [
"180000,157000"
"190750,157000"
]
)
end &601
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76109,0
va (VaSet
)
xt "180500,156000,188800,157000"
st "ramp_amp_i6 : (13:0)"
blo "180500,156800"
tm "WireNameMgr"
)
)
on &912
)
*1529 (Wire
uid 76112,0
shape (OrthoPolyLine
uid 76113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,159000,190750,159000"
pts [
"180000,159000"
"190750,159000"
]
)
end &603
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76117,0
va (VaSet
)
xt "180500,158000,188400,159000"
st "raw_addr_i6 : (12:0)"
blo "180500,158800"
tm "WireNameMgr"
)
)
on &913
)
*1530 (Wire
uid 76120,0
shape (OrthoPolyLine
uid 76121,0
va (VaSet
vasetType 3
)
xt "180000,161000,190750,161000"
pts [
"180000,161000"
"190750,161000"
]
)
end &605
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76125,0
va (VaSet
)
xt "180500,160000,185100,161000"
st "raw_req_i6"
blo "180500,160800"
tm "WireNameMgr"
)
)
on &914
)
*1531 (Wire
uid 76128,0
shape (OrthoPolyLine
uid 76129,0
va (VaSet
vasetType 3
)
xt "180000,163000,190750,163000"
pts [
"180000,163000"
"190750,163000"
]
)
end &606
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76133,0
va (VaSet
)
xt "180500,162000,186800,163000"
st "restart_frame_i6"
blo "180500,162800"
tm "WireNameMgr"
)
)
on &915
)
*1532 (Wire
uid 76136,0
shape (OrthoPolyLine
uid 76137,0
va (VaSet
vasetType 3
)
xt "180000,165000,190750,165000"
pts [
"180000,165000"
"190750,165000"
]
)
end &607
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76141,0
va (VaSet
)
xt "180500,164000,186000,165000"
st "row_switch_i6"
blo "180500,164800"
tm "WireNameMgr"
)
)
on &916
)
*1533 (Wire
uid 76144,0
shape (OrthoPolyLine
uid 76145,0
va (VaSet
vasetType 3
)
xt "180000,167000,190750,167000"
pts [
"180000,167000"
"190750,167000"
]
)
end &608
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76149,0
va (VaSet
)
xt "180500,166000,182400,167000"
st "rst_i6"
blo "180500,166800"
tm "WireNameMgr"
)
)
on &917
)
*1534 (Wire
uid 76152,0
shape (OrthoPolyLine
uid 76153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,169000,190750,169000"
pts [
"180000,169000"
"190750,169000"
]
)
end &610
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76157,0
va (VaSet
)
xt "180500,168000,189300,169000"
st "sa_bias_dat_i6 : (31:0)"
blo "180500,168800"
tm "WireNameMgr"
)
)
on &918
)
*1535 (Wire
uid 76160,0
shape (OrthoPolyLine
uid 76161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,170000,190750,170000"
pts [
"180000,170000"
"190750,170000"
]
)
end &611
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76165,0
va (VaSet
)
xt "180500,169000,188900,170000"
st "servo_mode_i6 : (1:0)"
blo "180500,169800"
tm "WireNameMgr"
)
)
on &919
)
*1536 (Wire
uid 76168,0
shape (OrthoPolyLine
uid 76169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,172000,190750,172000"
pts [
"180000,172000"
"190750,172000"
]
)
end &613
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76173,0
va (VaSet
)
xt "180500,171000,186700,172000"
st "z_dat_i6 : (31:0)"
blo "180500,171800"
tm "WireNameMgr"
)
)
on &920
)
*1537 (Wire
uid 76176,0
shape (OrthoPolyLine
uid 76177,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180000,174000,190750,174000"
pts [
"180000,174000"
"190750,174000"
]
)
end &614
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76181,0
va (VaSet
)
xt "180500,173000,190600,174000"
st "ramp_step_size_i6 : (13:0)"
blo "180500,173800"
tm "WireNameMgr"
)
)
on &921
)
*1538 (Wire
uid 76184,0
shape (OrthoPolyLine
uid 76185,0
va (VaSet
vasetType 3
)
xt "180000,176000,190750,176000"
pts [
"180000,176000"
"190750,176000"
]
)
end &615
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76189,0
va (VaSet
)
xt "180500,175000,188300,176000"
st "initialize_window_i6"
blo "180500,175800"
tm "WireNameMgr"
)
)
on &922
)
*1539 (Wire
uid 76192,0
shape (OrthoPolyLine
uid 76193,0
va (VaSet
vasetType 3
)
xt "180000,178000,190750,178000"
pts [
"180000,178000"
"190750,178000"
]
)
end &616
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76197,0
va (VaSet
)
xt "180500,177000,190100,178000"
st "restart_frame_aligned_i6"
blo "180500,177800"
tm "WireNameMgr"
)
)
on &923
)
*1540 (Wire
uid 76200,0
shape (OrthoPolyLine
uid 76201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,189000,236500,189000"
pts [
"225750,189000"
"236500,189000"
]
)
start &629
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76205,0
va (VaSet
)
xt "226500,188000,235700,189000"
st "coadded_dat_o7 : (31:0)"
blo "226500,188800"
tm "WireNameMgr"
)
)
on &924
)
*1541 (Wire
uid 76208,0
shape (OrthoPolyLine
uid 76209,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,190500,236500,190500"
pts [
"225750,190500"
"236500,190500"
]
)
start &631
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76213,0
va (VaSet
)
xt "226500,189500,233000,190500"
st "d_addr_o7 : (5:0)"
blo "226500,190300"
tm "WireNameMgr"
)
)
on &925
)
*1542 (Wire
uid 76216,0
shape (OrthoPolyLine
uid 76217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,195000,236500,195000"
pts [
"225750,195000"
"236500,195000"
]
)
start &636
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76221,0
va (VaSet
)
xt "226500,194000,236500,195000"
st "filter_coeff_addr_o7 : (2:0)"
blo "226500,194800"
tm "WireNameMgr"
)
)
on &926
)
*1543 (Wire
uid 76224,0
shape (OrthoPolyLine
uid 76225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,196500,236500,196500"
pts [
"225750,196500"
"236500,196500"
]
)
start &639
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76229,0
va (VaSet
)
xt "226500,195500,235200,196500"
st "filtered_dat_o7 : (31:0)"
blo "226500,196300"
tm "WireNameMgr"
)
)
on &927
)
*1544 (Wire
uid 76232,0
shape (OrthoPolyLine
uid 76233,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,198000,236500,198000"
pts [
"225750,198000"
"236500,198000"
]
)
start &641
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76237,0
va (VaSet
)
xt "226500,197000,234100,198000"
st "fsfb_dat_o7 : (31:0)"
blo "226500,197800"
tm "WireNameMgr"
)
)
on &928
)
*1545 (Wire
uid 76240,0
shape (OrthoPolyLine
uid 76241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,199500,236500,199500"
pts [
"225750,199500"
"236500,199500"
]
)
start &642
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76245,0
va (VaSet
)
xt "226500,198500,232800,199500"
st "i_addr_o7 : (5:0)"
blo "226500,199300"
tm "WireNameMgr"
)
)
on &929
)
*1546 (Wire
uid 76248,0
shape (OrthoPolyLine
uid 76249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,202500,236500,202500"
pts [
"225750,202500"
"236500,202500"
]
)
start &646
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76253,0
va (VaSet
)
xt "226500,201500,233000,202500"
st "p_addr_o7 : (5:0)"
blo "226500,202300"
tm "WireNameMgr"
)
)
on &930
)
*1547 (Wire
uid 76256,0
shape (OrthoPolyLine
uid 76257,0
va (VaSet
vasetType 3
)
xt "225750,204000,236500,204000"
pts [
"225750,204000"
"236500,204000"
]
)
start &649
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 76260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76261,0
va (VaSet
)
xt "226500,203000,231200,204000"
st "raw_ack_o7"
blo "226500,203800"
tm "WireNameMgr"
)
)
on &931
)
*1548 (Wire
uid 76264,0
shape (OrthoPolyLine
uid 76265,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,205500,236500,205500"
pts [
"225750,205500"
"236500,205500"
]
)
start &651
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76269,0
va (VaSet
)
xt "226500,204500,233700,205500"
st "raw_dat_o7 : (13:0)"
blo "226500,205300"
tm "WireNameMgr"
)
)
on &932
)
*1549 (Wire
uid 76272,0
shape (OrthoPolyLine
uid 76273,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,208500,236500,208500"
pts [
"225750,208500"
"236500,208500"
]
)
start &659
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76277,0
va (VaSet
)
xt "226500,207500,233000,208500"
st "z_addr_o7 : (5:0)"
blo "226500,208300"
tm "WireNameMgr"
)
)
on &933
)
*1550 (Wire
uid 76280,0
shape (OrthoPolyLine
uid 76281,0
va (VaSet
vasetType 3
)
xt "184500,187000,195250,187000"
pts [
"184500,187000"
"195250,187000"
]
)
end &622
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76285,0
va (VaSet
)
xt "185000,186000,191600,187000"
st "adc_coadd_en_i7"
blo "185000,186800"
tm "WireNameMgr"
)
)
on &934
)
*1551 (Wire
uid 76288,0
shape (OrthoPolyLine
uid 76289,0
va (VaSet
vasetType 3
)
xt "184500,195000,195250,195000"
pts [
"184500,195000"
"195250,195000"
]
)
end &626
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76293,0
va (VaSet
)
xt "185000,194000,189300,195000"
st "clk_200_i7"
blo "185000,194800"
tm "WireNameMgr"
)
)
on &935
)
*1552 (Wire
uid 76296,0
shape (OrthoPolyLine
uid 76297,0
va (VaSet
vasetType 3
)
xt "184500,196000,195250,196000"
pts [
"184500,196000"
"195250,196000"
]
)
end &627
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76301,0
va (VaSet
)
xt "185000,195000,188100,196000"
st "clk_50_i7"
blo "185000,195800"
tm "WireNameMgr"
)
)
on &936
)
*1553 (Wire
uid 76304,0
shape (OrthoPolyLine
uid 76305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,198000,195250,198000"
pts [
"184500,198000"
"195250,198000"
]
)
end &628
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76309,0
va (VaSet
)
xt "185000,197000,194100,198000"
st "coadded_addr_i7 : (5:0)"
blo "185000,197800"
tm "WireNameMgr"
)
)
on &937
)
*1554 (Wire
uid 76312,0
shape (OrthoPolyLine
uid 76313,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,200000,195250,200000"
pts [
"184500,200000"
"195250,200000"
]
)
end &630
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76317,0
va (VaSet
)
xt "185000,199000,192900,200000"
st "const_val_i7 : (13:0)"
blo "185000,199800"
tm "WireNameMgr"
)
)
on &938
)
*1555 (Wire
uid 76320,0
shape (OrthoPolyLine
uid 76321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,202000,195250,202000"
pts [
"184500,202000"
"195250,202000"
]
)
end &632
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76325,0
va (VaSet
)
xt "185000,201000,191200,202000"
st "d_dat_i7 : (31:0)"
blo "185000,201800"
tm "WireNameMgr"
)
)
on &939
)
*1556 (Wire
uid 76328,0
shape (OrthoPolyLine
uid 76329,0
va (VaSet
vasetType 3
)
xt "184500,204000,195250,204000"
pts [
"184500,204000"
"195250,204000"
]
)
end &634
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76333,0
va (VaSet
)
xt "185000,203000,190600,204000"
st "dac_dat_en_i7"
blo "185000,203800"
tm "WireNameMgr"
)
)
on &940
)
*1557 (Wire
uid 76336,0
shape (OrthoPolyLine
uid 76337,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,206000,195250,206000"
pts [
"184500,206000"
"195250,206000"
]
)
end &637
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76341,0
va (VaSet
)
xt "185000,205000,194700,206000"
st "filter_coeff_dat_i7 : (31:0)"
blo "185000,205800"
tm "WireNameMgr"
)
)
on &941
)
*1558 (Wire
uid 76344,0
shape (OrthoPolyLine
uid 76345,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,208000,195250,208000"
pts [
"184500,208000"
"195250,208000"
]
)
end &638
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76349,0
va (VaSet
)
xt "185000,207000,193600,208000"
st "filtered_addr_i7 : (5:0)"
blo "185000,207800"
tm "WireNameMgr"
)
)
on &942
)
*1559 (Wire
uid 76352,0
shape (OrthoPolyLine
uid 76353,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,210000,195250,210000"
pts [
"184500,210000"
"195250,210000"
]
)
end &640
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76357,0
va (VaSet
)
xt "185000,209000,192500,210000"
st "fsfb_addr_i7 : (5:0)"
blo "185000,209800"
tm "WireNameMgr"
)
)
on &943
)
*1560 (Wire
uid 76360,0
shape (OrthoPolyLine
uid 76361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,212000,195250,212000"
pts [
"184500,212000"
"195250,212000"
]
)
end &643
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76365,0
va (VaSet
)
xt "185000,211000,191000,212000"
st "i_dat_i7 : (31:0)"
blo "185000,211800"
tm "WireNameMgr"
)
)
on &944
)
*1561 (Wire
uid 76368,0
shape (OrthoPolyLine
uid 76369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,213000,195250,213000"
pts [
"184500,213000"
"195250,213000"
]
)
end &645
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76373,0
va (VaSet
)
xt "185000,212000,193000,213000"
st "offset_dat_i7 : (31:0)"
blo "185000,212800"
tm "WireNameMgr"
)
)
on &945
)
*1562 (Wire
uid 76376,0
shape (OrthoPolyLine
uid 76377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,215000,195250,215000"
pts [
"184500,215000"
"195250,215000"
]
)
end &647
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76381,0
va (VaSet
)
xt "185000,214000,191200,215000"
st "p_dat_i7 : (31:0)"
blo "185000,214800"
tm "WireNameMgr"
)
)
on &946
)
*1563 (Wire
uid 76384,0
shape (OrthoPolyLine
uid 76385,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,217000,195250,217000"
pts [
"184500,217000"
"195250,217000"
]
)
end &648
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76389,0
va (VaSet
)
xt "185000,216000,193300,217000"
st "ramp_amp_i7 : (13:0)"
blo "185000,216800"
tm "WireNameMgr"
)
)
on &947
)
*1564 (Wire
uid 76392,0
shape (OrthoPolyLine
uid 76393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,219000,195250,219000"
pts [
"184500,219000"
"195250,219000"
]
)
end &650
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76397,0
va (VaSet
)
xt "185000,218000,192900,219000"
st "raw_addr_i7 : (12:0)"
blo "185000,218800"
tm "WireNameMgr"
)
)
on &948
)
*1565 (Wire
uid 76400,0
shape (OrthoPolyLine
uid 76401,0
va (VaSet
vasetType 3
)
xt "184500,221000,195250,221000"
pts [
"184500,221000"
"195250,221000"
]
)
end &652
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76405,0
va (VaSet
)
xt "185000,220000,189600,221000"
st "raw_req_i7"
blo "185000,220800"
tm "WireNameMgr"
)
)
on &949
)
*1566 (Wire
uid 76408,0
shape (OrthoPolyLine
uid 76409,0
va (VaSet
vasetType 3
)
xt "184500,223000,195250,223000"
pts [
"184500,223000"
"195250,223000"
]
)
end &653
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76413,0
va (VaSet
)
xt "185000,222000,191300,223000"
st "restart_frame_i7"
blo "185000,222800"
tm "WireNameMgr"
)
)
on &950
)
*1567 (Wire
uid 76416,0
shape (OrthoPolyLine
uid 76417,0
va (VaSet
vasetType 3
)
xt "184500,225000,195250,225000"
pts [
"184500,225000"
"195250,225000"
]
)
end &654
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76421,0
va (VaSet
)
xt "185000,224000,190500,225000"
st "row_switch_i7"
blo "185000,224800"
tm "WireNameMgr"
)
)
on &951
)
*1568 (Wire
uid 76424,0
shape (OrthoPolyLine
uid 76425,0
va (VaSet
vasetType 3
)
xt "184500,227000,195250,227000"
pts [
"184500,227000"
"195250,227000"
]
)
end &655
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76429,0
va (VaSet
)
xt "185000,226000,186900,227000"
st "rst_i7"
blo "185000,226800"
tm "WireNameMgr"
)
)
on &952
)
*1569 (Wire
uid 76432,0
shape (OrthoPolyLine
uid 76433,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,229000,195250,229000"
pts [
"184500,229000"
"195250,229000"
]
)
end &657
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76437,0
va (VaSet
)
xt "185000,228000,193800,229000"
st "sa_bias_dat_i7 : (31:0)"
blo "185000,228800"
tm "WireNameMgr"
)
)
on &953
)
*1570 (Wire
uid 76440,0
shape (OrthoPolyLine
uid 76441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,230000,195250,230000"
pts [
"184500,230000"
"195250,230000"
]
)
end &658
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76445,0
va (VaSet
)
xt "185000,229000,193400,230000"
st "servo_mode_i7 : (1:0)"
blo "185000,229800"
tm "WireNameMgr"
)
)
on &954
)
*1571 (Wire
uid 76448,0
shape (OrthoPolyLine
uid 76449,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,232000,195250,232000"
pts [
"184500,232000"
"195250,232000"
]
)
end &660
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76453,0
va (VaSet
)
xt "185000,231000,191200,232000"
st "z_dat_i7 : (31:0)"
blo "185000,231800"
tm "WireNameMgr"
)
)
on &955
)
*1572 (Wire
uid 76456,0
shape (OrthoPolyLine
uid 76457,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184500,234000,195250,234000"
pts [
"184500,234000"
"195250,234000"
]
)
end &661
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76461,0
va (VaSet
)
xt "185000,233000,195100,234000"
st "ramp_step_size_i7 : (13:0)"
blo "185000,233800"
tm "WireNameMgr"
)
)
on &956
)
*1573 (Wire
uid 76464,0
shape (OrthoPolyLine
uid 76465,0
va (VaSet
vasetType 3
)
xt "184500,236000,195250,236000"
pts [
"184500,236000"
"195250,236000"
]
)
end &662
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76469,0
va (VaSet
)
xt "185000,235000,192800,236000"
st "initialize_window_i7"
blo "185000,235800"
tm "WireNameMgr"
)
)
on &957
)
*1574 (Wire
uid 76472,0
shape (OrthoPolyLine
uid 76473,0
va (VaSet
vasetType 3
)
xt "184500,238000,195250,238000"
pts [
"184500,238000"
"195250,238000"
]
)
end &663
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76477,0
va (VaSet
)
xt "185000,237000,194600,238000"
st "restart_frame_aligned_i7"
blo "185000,237800"
tm "WireNameMgr"
)
)
on &958
)
*1575 (Wire
uid 76480,0
shape (OrthoPolyLine
uid 76481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,247500,233500,247500"
pts [
"222750,247500"
"233500,247500"
]
)
start &676
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76485,0
va (VaSet
)
xt "223500,246500,232700,247500"
st "coadded_dat_o8 : (31:0)"
blo "223500,247300"
tm "WireNameMgr"
)
)
on &959
)
*1576 (Wire
uid 76488,0
shape (OrthoPolyLine
uid 76489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,249000,233500,249000"
pts [
"222750,249000"
"233500,249000"
]
)
start &678
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76493,0
va (VaSet
)
xt "223500,248000,230000,249000"
st "d_addr_o8 : (5:0)"
blo "223500,248800"
tm "WireNameMgr"
)
)
on &960
)
*1577 (Wire
uid 76496,0
shape (OrthoPolyLine
uid 76497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,253500,233500,253500"
pts [
"222750,253500"
"233500,253500"
]
)
start &683
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76501,0
va (VaSet
)
xt "223500,252500,233500,253500"
st "filter_coeff_addr_o8 : (2:0)"
blo "223500,253300"
tm "WireNameMgr"
)
)
on &961
)
*1578 (Wire
uid 76504,0
shape (OrthoPolyLine
uid 76505,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,255000,233500,255000"
pts [
"222750,255000"
"233500,255000"
]
)
start &686
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76509,0
va (VaSet
)
xt "223500,254000,232200,255000"
st "filtered_dat_o8 : (31:0)"
blo "223500,254800"
tm "WireNameMgr"
)
)
on &962
)
*1579 (Wire
uid 76512,0
shape (OrthoPolyLine
uid 76513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,256500,233500,256500"
pts [
"222750,256500"
"233500,256500"
]
)
start &688
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76517,0
va (VaSet
)
xt "223500,255500,231100,256500"
st "fsfb_dat_o8 : (31:0)"
blo "223500,256300"
tm "WireNameMgr"
)
)
on &963
)
*1580 (Wire
uid 76520,0
shape (OrthoPolyLine
uid 76521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,258000,233500,258000"
pts [
"222750,258000"
"233500,258000"
]
)
start &689
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76525,0
va (VaSet
)
xt "223500,257000,229800,258000"
st "i_addr_o8 : (5:0)"
blo "223500,257800"
tm "WireNameMgr"
)
)
on &964
)
*1581 (Wire
uid 76528,0
shape (OrthoPolyLine
uid 76529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,261000,233500,261000"
pts [
"222750,261000"
"233500,261000"
]
)
start &693
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76533,0
va (VaSet
)
xt "223500,260000,230000,261000"
st "p_addr_o8 : (5:0)"
blo "223500,260800"
tm "WireNameMgr"
)
)
on &965
)
*1582 (Wire
uid 76536,0
shape (OrthoPolyLine
uid 76537,0
va (VaSet
vasetType 3
)
xt "222750,262500,233500,262500"
pts [
"222750,262500"
"233500,262500"
]
)
start &696
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 76540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76541,0
va (VaSet
)
xt "223500,261500,228200,262500"
st "raw_ack_o8"
blo "223500,262300"
tm "WireNameMgr"
)
)
on &966
)
*1583 (Wire
uid 76544,0
shape (OrthoPolyLine
uid 76545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,264000,233500,264000"
pts [
"222750,264000"
"233500,264000"
]
)
start &698
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76549,0
va (VaSet
)
xt "223500,263000,230700,264000"
st "raw_dat_o8 : (13:0)"
blo "223500,263800"
tm "WireNameMgr"
)
)
on &967
)
*1584 (Wire
uid 76552,0
shape (OrthoPolyLine
uid 76553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,267000,233500,267000"
pts [
"222750,267000"
"233500,267000"
]
)
start &706
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 76556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76557,0
va (VaSet
)
xt "223500,266000,230000,267000"
st "z_addr_o8 : (5:0)"
blo "223500,266800"
tm "WireNameMgr"
)
)
on &968
)
*1585 (Wire
uid 76560,0
shape (OrthoPolyLine
uid 76561,0
va (VaSet
vasetType 3
)
xt "181500,245500,192250,245500"
pts [
"181500,245500"
"192250,245500"
]
)
end &669
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76565,0
va (VaSet
)
xt "182000,244500,188600,245500"
st "adc_coadd_en_i8"
blo "182000,245300"
tm "WireNameMgr"
)
)
on &969
)
*1586 (Wire
uid 76568,0
shape (OrthoPolyLine
uid 76569,0
va (VaSet
vasetType 3
)
xt "181500,253500,192250,253500"
pts [
"181500,253500"
"192250,253500"
]
)
end &673
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76573,0
va (VaSet
)
xt "182000,252500,186300,253500"
st "clk_200_i8"
blo "182000,253300"
tm "WireNameMgr"
)
)
on &970
)
*1587 (Wire
uid 76576,0
shape (OrthoPolyLine
uid 76577,0
va (VaSet
vasetType 3
)
xt "181500,254500,192250,254500"
pts [
"181500,254500"
"192250,254500"
]
)
end &674
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76581,0
va (VaSet
)
xt "182000,253500,185100,254500"
st "clk_50_i8"
blo "182000,254300"
tm "WireNameMgr"
)
)
on &971
)
*1588 (Wire
uid 76584,0
shape (OrthoPolyLine
uid 76585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,256500,192250,256500"
pts [
"181500,256500"
"192250,256500"
]
)
end &675
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76589,0
va (VaSet
)
xt "182000,255500,191100,256500"
st "coadded_addr_i8 : (5:0)"
blo "182000,256300"
tm "WireNameMgr"
)
)
on &972
)
*1589 (Wire
uid 76592,0
shape (OrthoPolyLine
uid 76593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,258500,192250,258500"
pts [
"181500,258500"
"192250,258500"
]
)
end &677
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76597,0
va (VaSet
)
xt "182000,257500,189900,258500"
st "const_val_i8 : (13:0)"
blo "182000,258300"
tm "WireNameMgr"
)
)
on &973
)
*1590 (Wire
uid 76600,0
shape (OrthoPolyLine
uid 76601,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,260500,192250,260500"
pts [
"181500,260500"
"192250,260500"
]
)
end &679
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76605,0
va (VaSet
)
xt "182000,259500,188200,260500"
st "d_dat_i8 : (31:0)"
blo "182000,260300"
tm "WireNameMgr"
)
)
on &974
)
*1591 (Wire
uid 76608,0
shape (OrthoPolyLine
uid 76609,0
va (VaSet
vasetType 3
)
xt "181500,262500,192250,262500"
pts [
"181500,262500"
"192250,262500"
]
)
end &681
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76613,0
va (VaSet
)
xt "182000,261500,187600,262500"
st "dac_dat_en_i8"
blo "182000,262300"
tm "WireNameMgr"
)
)
on &975
)
*1592 (Wire
uid 76616,0
shape (OrthoPolyLine
uid 76617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,264500,192250,264500"
pts [
"181500,264500"
"192250,264500"
]
)
end &684
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76621,0
va (VaSet
)
xt "182000,263500,191700,264500"
st "filter_coeff_dat_i8 : (31:0)"
blo "182000,264300"
tm "WireNameMgr"
)
)
on &976
)
*1593 (Wire
uid 76624,0
shape (OrthoPolyLine
uid 76625,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,266500,192250,266500"
pts [
"181500,266500"
"192250,266500"
]
)
end &685
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76629,0
va (VaSet
)
xt "182000,265500,190600,266500"
st "filtered_addr_i8 : (5:0)"
blo "182000,266300"
tm "WireNameMgr"
)
)
on &977
)
*1594 (Wire
uid 76632,0
shape (OrthoPolyLine
uid 76633,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,268500,192250,268500"
pts [
"181500,268500"
"192250,268500"
]
)
end &687
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76637,0
va (VaSet
)
xt "182000,267500,189500,268500"
st "fsfb_addr_i8 : (5:0)"
blo "182000,268300"
tm "WireNameMgr"
)
)
on &978
)
*1595 (Wire
uid 76640,0
shape (OrthoPolyLine
uid 76641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,270500,192250,270500"
pts [
"181500,270500"
"192250,270500"
]
)
end &690
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76645,0
va (VaSet
)
xt "182000,269500,188000,270500"
st "i_dat_i8 : (31:0)"
blo "182000,270300"
tm "WireNameMgr"
)
)
on &979
)
*1596 (Wire
uid 76648,0
shape (OrthoPolyLine
uid 76649,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,271500,192250,271500"
pts [
"181500,271500"
"192250,271500"
]
)
end &692
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76653,0
va (VaSet
)
xt "182000,270500,190000,271500"
st "offset_dat_i8 : (31:0)"
blo "182000,271300"
tm "WireNameMgr"
)
)
on &980
)
*1597 (Wire
uid 76656,0
shape (OrthoPolyLine
uid 76657,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,273500,192250,273500"
pts [
"181500,273500"
"192250,273500"
]
)
end &694
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76661,0
va (VaSet
)
xt "182000,272500,188200,273500"
st "p_dat_i8 : (31:0)"
blo "182000,273300"
tm "WireNameMgr"
)
)
on &981
)
*1598 (Wire
uid 76664,0
shape (OrthoPolyLine
uid 76665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,275500,192250,275500"
pts [
"181500,275500"
"192250,275500"
]
)
end &695
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76669,0
va (VaSet
)
xt "182000,274500,190300,275500"
st "ramp_amp_i8 : (13:0)"
blo "182000,275300"
tm "WireNameMgr"
)
)
on &982
)
*1599 (Wire
uid 76672,0
shape (OrthoPolyLine
uid 76673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,277500,192250,277500"
pts [
"181500,277500"
"192250,277500"
]
)
end &697
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76677,0
va (VaSet
)
xt "182000,276500,189900,277500"
st "raw_addr_i8 : (12:0)"
blo "182000,277300"
tm "WireNameMgr"
)
)
on &983
)
*1600 (Wire
uid 76680,0
shape (OrthoPolyLine
uid 76681,0
va (VaSet
vasetType 3
)
xt "181500,279500,192250,279500"
pts [
"181500,279500"
"192250,279500"
]
)
end &699
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76685,0
va (VaSet
)
xt "182000,278500,186600,279500"
st "raw_req_i8"
blo "182000,279300"
tm "WireNameMgr"
)
)
on &984
)
*1601 (Wire
uid 76688,0
shape (OrthoPolyLine
uid 76689,0
va (VaSet
vasetType 3
)
xt "181500,281500,192250,281500"
pts [
"181500,281500"
"192250,281500"
]
)
end &700
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76693,0
va (VaSet
)
xt "182000,280500,188300,281500"
st "restart_frame_i8"
blo "182000,281300"
tm "WireNameMgr"
)
)
on &985
)
*1602 (Wire
uid 76696,0
shape (OrthoPolyLine
uid 76697,0
va (VaSet
vasetType 3
)
xt "181500,283500,192250,283500"
pts [
"181500,283500"
"192250,283500"
]
)
end &701
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76701,0
va (VaSet
)
xt "182000,282500,187500,283500"
st "row_switch_i8"
blo "182000,283300"
tm "WireNameMgr"
)
)
on &986
)
*1603 (Wire
uid 76704,0
shape (OrthoPolyLine
uid 76705,0
va (VaSet
vasetType 3
)
xt "181500,285500,192250,285500"
pts [
"181500,285500"
"192250,285500"
]
)
end &702
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76709,0
va (VaSet
)
xt "182000,284500,183900,285500"
st "rst_i8"
blo "182000,285300"
tm "WireNameMgr"
)
)
on &987
)
*1604 (Wire
uid 76712,0
shape (OrthoPolyLine
uid 76713,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,287500,192250,287500"
pts [
"181500,287500"
"192250,287500"
]
)
end &704
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76717,0
va (VaSet
)
xt "182000,286500,190800,287500"
st "sa_bias_dat_i8 : (31:0)"
blo "182000,287300"
tm "WireNameMgr"
)
)
on &988
)
*1605 (Wire
uid 76720,0
shape (OrthoPolyLine
uid 76721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,288500,192250,288500"
pts [
"181500,288500"
"192250,288500"
]
)
end &705
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76725,0
va (VaSet
)
xt "182000,287500,190400,288500"
st "servo_mode_i8 : (1:0)"
blo "182000,288300"
tm "WireNameMgr"
)
)
on &989
)
*1606 (Wire
uid 76728,0
shape (OrthoPolyLine
uid 76729,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,290500,192250,290500"
pts [
"181500,290500"
"192250,290500"
]
)
end &707
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76733,0
va (VaSet
)
xt "182000,289500,188200,290500"
st "z_dat_i8 : (31:0)"
blo "182000,290300"
tm "WireNameMgr"
)
)
on &990
)
*1607 (Wire
uid 76736,0
shape (OrthoPolyLine
uid 76737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181500,292500,192250,292500"
pts [
"181500,292500"
"192250,292500"
]
)
end &708
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 76740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76741,0
va (VaSet
)
xt "182000,291500,192100,292500"
st "ramp_step_size_i8 : (13:0)"
blo "182000,292300"
tm "WireNameMgr"
)
)
on &991
)
*1608 (Wire
uid 76744,0
shape (OrthoPolyLine
uid 76745,0
va (VaSet
vasetType 3
)
xt "181500,294500,192250,294500"
pts [
"181500,294500"
"192250,294500"
]
)
end &709
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76749,0
va (VaSet
)
xt "182000,293500,189800,294500"
st "initialize_window_i8"
blo "182000,294300"
tm "WireNameMgr"
)
)
on &992
)
*1609 (Wire
uid 76752,0
shape (OrthoPolyLine
uid 76753,0
va (VaSet
vasetType 3
)
xt "181500,296500,192250,296500"
pts [
"181500,296500"
"192250,296500"
]
)
end &710
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 76756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76757,0
va (VaSet
)
xt "182000,295500,191600,296500"
st "restart_frame_aligned_i8"
blo "182000,296300"
tm "WireNameMgr"
)
)
on &993
)
*1610 (Wire
uid 77117,0
shape (OrthoPolyLine
uid 77118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,189000,142500,189000"
pts [
"131750,189000"
"142500,189000"
]
)
start &1003
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77122,0
va (VaSet
)
xt "132500,188000,140500,189000"
st "d_dat_ch1_o : (31:0)"
blo "132500,188800"
tm "WireNameMgr"
)
)
on &1085
)
*1611 (Wire
uid 77125,0
shape (OrthoPolyLine
uid 77126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,190500,142500,190500"
pts [
"131750,190500"
"142500,190500"
]
)
start &1004
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77130,0
va (VaSet
)
xt "132500,189500,140500,190500"
st "d_dat_ch2_o : (31:0)"
blo "132500,190300"
tm "WireNameMgr"
)
)
on &1086
)
*1612 (Wire
uid 77133,0
shape (OrthoPolyLine
uid 77134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,192000,142500,192000"
pts [
"131750,192000"
"142500,192000"
]
)
start &1005
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77138,0
va (VaSet
)
xt "132500,191000,140500,192000"
st "d_dat_ch3_o : (31:0)"
blo "132500,191800"
tm "WireNameMgr"
)
)
on &1087
)
*1613 (Wire
uid 77141,0
shape (OrthoPolyLine
uid 77142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,193500,142500,193500"
pts [
"131750,193500"
"142500,193500"
]
)
start &1006
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77146,0
va (VaSet
)
xt "132500,192500,140500,193500"
st "d_dat_ch4_o : (31:0)"
blo "132500,193300"
tm "WireNameMgr"
)
)
on &1088
)
*1614 (Wire
uid 77149,0
shape (OrthoPolyLine
uid 77150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,195000,142500,195000"
pts [
"131750,195000"
"142500,195000"
]
)
start &1007
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77154,0
va (VaSet
)
xt "132500,194000,140500,195000"
st "d_dat_ch5_o : (31:0)"
blo "132500,194800"
tm "WireNameMgr"
)
)
on &1089
)
*1615 (Wire
uid 77157,0
shape (OrthoPolyLine
uid 77158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,196500,142500,196500"
pts [
"131750,196500"
"142500,196500"
]
)
start &1008
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77162,0
va (VaSet
)
xt "132500,195500,140500,196500"
st "d_dat_ch6_o : (31:0)"
blo "132500,196300"
tm "WireNameMgr"
)
)
on &1090
)
*1616 (Wire
uid 77165,0
shape (OrthoPolyLine
uid 77166,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,198000,142500,198000"
pts [
"131750,198000"
"142500,198000"
]
)
start &1009
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77170,0
va (VaSet
)
xt "132500,197000,140500,198000"
st "d_dat_ch7_o : (31:0)"
blo "132500,197800"
tm "WireNameMgr"
)
)
on &1091
)
*1617 (Wire
uid 77173,0
shape (OrthoPolyLine
uid 77174,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,199500,142500,199500"
pts [
"131750,199500"
"142500,199500"
]
)
start &1010
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77178,0
va (VaSet
)
xt "132500,198500,140500,199500"
st "d_dat_ch8_o : (31:0)"
blo "132500,199300"
tm "WireNameMgr"
)
)
on &1092
)
*1618 (Wire
uid 77181,0
shape (OrthoPolyLine
uid 77182,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,201000,142500,201000"
pts [
"131750,201000"
"142500,201000"
]
)
start &1019
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77186,0
va (VaSet
)
xt "132500,200000,140300,201000"
st "i_dat_ch1_o : (31:0)"
blo "132500,200800"
tm "WireNameMgr"
)
)
on &1093
)
*1619 (Wire
uid 77189,0
shape (OrthoPolyLine
uid 77190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,203000,142500,203000"
pts [
"131750,203000"
"142500,203000"
]
)
start &1020
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77194,0
va (VaSet
)
xt "132500,202000,140300,203000"
st "i_dat_ch2_o : (31:0)"
blo "132500,202800"
tm "WireNameMgr"
)
)
on &1094
)
*1620 (Wire
uid 77197,0
shape (OrthoPolyLine
uid 77198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,204500,142500,204500"
pts [
"131750,204500"
"142500,204500"
]
)
start &1021
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77202,0
va (VaSet
)
xt "132500,203500,140300,204500"
st "i_dat_ch3_o : (31:0)"
blo "132500,204300"
tm "WireNameMgr"
)
)
on &1095
)
*1621 (Wire
uid 77205,0
shape (OrthoPolyLine
uid 77206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,206000,142500,206000"
pts [
"131750,206000"
"142500,206000"
]
)
start &1022
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77210,0
va (VaSet
)
xt "132500,205000,140300,206000"
st "i_dat_ch4_o : (31:0)"
blo "132500,205800"
tm "WireNameMgr"
)
)
on &1096
)
*1622 (Wire
uid 77213,0
shape (OrthoPolyLine
uid 77214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,207500,142500,207500"
pts [
"131750,207500"
"142500,207500"
]
)
start &1023
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77218,0
va (VaSet
)
xt "132500,206500,140300,207500"
st "i_dat_ch5_o : (31:0)"
blo "132500,207300"
tm "WireNameMgr"
)
)
on &1097
)
*1623 (Wire
uid 77221,0
shape (OrthoPolyLine
uid 77222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,209000,142500,209000"
pts [
"131750,209000"
"142500,209000"
]
)
start &1024
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77226,0
va (VaSet
)
xt "132500,208000,140300,209000"
st "i_dat_ch6_o : (31:0)"
blo "132500,208800"
tm "WireNameMgr"
)
)
on &1098
)
*1624 (Wire
uid 77229,0
shape (OrthoPolyLine
uid 77230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,210500,142500,210500"
pts [
"131750,210500"
"142500,210500"
]
)
start &1025
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77234,0
va (VaSet
)
xt "132500,209500,140300,210500"
st "i_dat_ch7_o : (31:0)"
blo "132500,210300"
tm "WireNameMgr"
)
)
on &1099
)
*1625 (Wire
uid 77237,0
shape (OrthoPolyLine
uid 77238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,212000,142500,212000"
pts [
"131750,212000"
"142500,212000"
]
)
start &1026
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77242,0
va (VaSet
)
xt "132500,211000,140300,212000"
st "i_dat_ch8_o : (31:0)"
blo "132500,211800"
tm "WireNameMgr"
)
)
on &1100
)
*1626 (Wire
uid 77245,0
shape (OrthoPolyLine
uid 77246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,213500,142500,213500"
pts [
"131750,213500"
"142500,213500"
]
)
start &1027
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77250,0
va (VaSet
)
xt "132500,212500,141900,213500"
st "offset_dat_ch1_o : (31:0)"
blo "132500,213300"
tm "WireNameMgr"
)
)
on &1101
)
*1627 (Wire
uid 77253,0
shape (OrthoPolyLine
uid 77254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,215000,142500,215000"
pts [
"131750,215000"
"142500,215000"
]
)
start &1028
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77258,0
va (VaSet
)
xt "132500,214000,141900,215000"
st "offset_dat_ch2_o : (31:0)"
blo "132500,214800"
tm "WireNameMgr"
)
)
on &1102
)
*1628 (Wire
uid 77261,0
shape (OrthoPolyLine
uid 77262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,217000,142500,217000"
pts [
"131750,217000"
"142500,217000"
]
)
start &1029
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77266,0
va (VaSet
)
xt "132500,216000,141900,217000"
st "offset_dat_ch3_o : (31:0)"
blo "132500,216800"
tm "WireNameMgr"
)
)
on &1103
)
*1629 (Wire
uid 77269,0
shape (OrthoPolyLine
uid 77270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,218500,142500,218500"
pts [
"131750,218500"
"142500,218500"
]
)
start &1030
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77274,0
va (VaSet
)
xt "132500,217500,141900,218500"
st "offset_dat_ch4_o : (31:0)"
blo "132500,218300"
tm "WireNameMgr"
)
)
on &1104
)
*1630 (Wire
uid 77277,0
shape (OrthoPolyLine
uid 77278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,220000,142500,220000"
pts [
"131750,220000"
"142500,220000"
]
)
start &1031
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77282,0
va (VaSet
)
xt "132500,219000,141900,220000"
st "offset_dat_ch5_o : (31:0)"
blo "132500,219800"
tm "WireNameMgr"
)
)
on &1105
)
*1631 (Wire
uid 77285,0
shape (OrthoPolyLine
uid 77286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,221500,142500,221500"
pts [
"131750,221500"
"142500,221500"
]
)
start &1032
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77290,0
va (VaSet
)
xt "132500,220500,141900,221500"
st "offset_dat_ch6_o : (31:0)"
blo "132500,221300"
tm "WireNameMgr"
)
)
on &1106
)
*1632 (Wire
uid 77293,0
shape (OrthoPolyLine
uid 77294,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,223000,142500,223000"
pts [
"131750,223000"
"142500,223000"
]
)
start &1033
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77298,0
va (VaSet
)
xt "132500,222000,141900,223000"
st "offset_dat_ch7_o : (31:0)"
blo "132500,222800"
tm "WireNameMgr"
)
)
on &1107
)
*1633 (Wire
uid 77301,0
shape (OrthoPolyLine
uid 77302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,224500,142500,224500"
pts [
"131750,224500"
"142500,224500"
]
)
start &1034
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77306,0
va (VaSet
)
xt "132500,223500,141900,224500"
st "offset_dat_ch8_o : (31:0)"
blo "132500,224300"
tm "WireNameMgr"
)
)
on &1108
)
*1634 (Wire
uid 77309,0
shape (OrthoPolyLine
uid 77310,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,226000,142500,226000"
pts [
"131750,226000"
"142500,226000"
]
)
start &1043
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77314,0
va (VaSet
)
xt "132500,225000,140500,226000"
st "p_dat_ch1_o : (31:0)"
blo "132500,225800"
tm "WireNameMgr"
)
)
on &1109
)
*1635 (Wire
uid 77317,0
shape (OrthoPolyLine
uid 77318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,227500,142500,227500"
pts [
"131750,227500"
"142500,227500"
]
)
start &1044
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77322,0
va (VaSet
)
xt "132500,226500,140500,227500"
st "p_dat_ch2_o : (31:0)"
blo "132500,227300"
tm "WireNameMgr"
)
)
on &1110
)
*1636 (Wire
uid 77325,0
shape (OrthoPolyLine
uid 77326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,229000,142500,229000"
pts [
"131750,229000"
"142500,229000"
]
)
start &1045
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77330,0
va (VaSet
)
xt "132500,228000,140500,229000"
st "p_dat_ch3_o : (31:0)"
blo "132500,228800"
tm "WireNameMgr"
)
)
on &1111
)
*1637 (Wire
uid 77333,0
shape (OrthoPolyLine
uid 77334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,231000,142500,231000"
pts [
"131750,231000"
"142500,231000"
]
)
start &1046
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77338,0
va (VaSet
)
xt "132500,230000,140500,231000"
st "p_dat_ch4_o : (31:0)"
blo "132500,230800"
tm "WireNameMgr"
)
)
on &1112
)
*1638 (Wire
uid 77341,0
shape (OrthoPolyLine
uid 77342,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,232500,142500,232500"
pts [
"131750,232500"
"142500,232500"
]
)
start &1047
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77346,0
va (VaSet
)
xt "132500,231500,140500,232500"
st "p_dat_ch5_o : (31:0)"
blo "132500,232300"
tm "WireNameMgr"
)
)
on &1113
)
*1639 (Wire
uid 77349,0
shape (OrthoPolyLine
uid 77350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,234000,142500,234000"
pts [
"131750,234000"
"142500,234000"
]
)
start &1048
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77354,0
va (VaSet
)
xt "132500,233000,140500,234000"
st "p_dat_ch6_o : (31:0)"
blo "132500,233800"
tm "WireNameMgr"
)
)
on &1114
)
*1640 (Wire
uid 77357,0
shape (OrthoPolyLine
uid 77358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,235500,142500,235500"
pts [
"131750,235500"
"142500,235500"
]
)
start &1049
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77362,0
va (VaSet
)
xt "132500,234500,140500,235500"
st "p_dat_ch7_o : (31:0)"
blo "132500,235300"
tm "WireNameMgr"
)
)
on &1115
)
*1641 (Wire
uid 77365,0
shape (OrthoPolyLine
uid 77366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,237000,142500,237000"
pts [
"131750,237000"
"142500,237000"
]
)
start &1050
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77370,0
va (VaSet
)
xt "132500,236000,140500,237000"
st "p_dat_ch8_o : (31:0)"
blo "132500,236800"
tm "WireNameMgr"
)
)
on &1116
)
*1642 (Wire
uid 77373,0
shape (OrthoPolyLine
uid 77374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,238500,142500,238500"
pts [
"131750,238500"
"142500,238500"
]
)
start &1051
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77378,0
va (VaSet
)
xt "132500,237500,142700,238500"
st "sa_bias_dat_ch1_o : (31:0)"
blo "132500,238300"
tm "WireNameMgr"
)
)
on &1117
)
*1643 (Wire
uid 77381,0
shape (OrthoPolyLine
uid 77382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,240000,142500,240000"
pts [
"131750,240000"
"142500,240000"
]
)
start &1052
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77386,0
va (VaSet
)
xt "132500,239000,142700,240000"
st "sa_bias_dat_ch2_o : (31:0)"
blo "132500,239800"
tm "WireNameMgr"
)
)
on &1118
)
*1644 (Wire
uid 77389,0
shape (OrthoPolyLine
uid 77390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,241500,142500,241500"
pts [
"131750,241500"
"142500,241500"
]
)
start &1053
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77394,0
va (VaSet
)
xt "132500,240500,142700,241500"
st "sa_bias_dat_ch3_o : (31:0)"
blo "132500,241300"
tm "WireNameMgr"
)
)
on &1119
)
*1645 (Wire
uid 77397,0
shape (OrthoPolyLine
uid 77398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,243000,142500,243000"
pts [
"131750,243000"
"142500,243000"
]
)
start &1054
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77402,0
va (VaSet
)
xt "132500,242000,142700,243000"
st "sa_bias_dat_ch4_o : (31:0)"
blo "132500,242800"
tm "WireNameMgr"
)
)
on &1120
)
*1646 (Wire
uid 77405,0
shape (OrthoPolyLine
uid 77406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,245000,142500,245000"
pts [
"131750,245000"
"142500,245000"
]
)
start &1055
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77410,0
va (VaSet
)
xt "132500,244000,142700,245000"
st "sa_bias_dat_ch5_o : (31:0)"
blo "132500,244800"
tm "WireNameMgr"
)
)
on &1121
)
*1647 (Wire
uid 77413,0
shape (OrthoPolyLine
uid 77414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,246500,142500,246500"
pts [
"131750,246500"
"142500,246500"
]
)
start &1056
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77418,0
va (VaSet
)
xt "132500,245500,142700,246500"
st "sa_bias_dat_ch6_o : (31:0)"
blo "132500,246300"
tm "WireNameMgr"
)
)
on &1122
)
*1648 (Wire
uid 77421,0
shape (OrthoPolyLine
uid 77422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,248000,142500,248000"
pts [
"131750,248000"
"142500,248000"
]
)
start &1057
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77426,0
va (VaSet
)
xt "132500,247000,142700,248000"
st "sa_bias_dat_ch7_o : (31:0)"
blo "132500,247800"
tm "WireNameMgr"
)
)
on &1123
)
*1649 (Wire
uid 77429,0
shape (OrthoPolyLine
uid 77430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,249500,142500,249500"
pts [
"131750,249500"
"142500,249500"
]
)
start &1058
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77434,0
va (VaSet
)
xt "132500,248500,142700,249500"
st "sa_bias_dat_ch8_o : (31:0)"
blo "132500,249300"
tm "WireNameMgr"
)
)
on &1124
)
*1650 (Wire
uid 77437,0
shape (OrthoPolyLine
uid 77438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,251000,142500,251000"
pts [
"131750,251000"
"142500,251000"
]
)
start &1067
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77442,0
va (VaSet
)
xt "132500,250000,140500,251000"
st "z_dat_ch1_o : (31:0)"
blo "132500,250800"
tm "WireNameMgr"
)
)
on &1125
)
*1651 (Wire
uid 77445,0
shape (OrthoPolyLine
uid 77446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,252500,142500,252500"
pts [
"131750,252500"
"142500,252500"
]
)
start &1068
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77450,0
va (VaSet
)
xt "132500,251500,140500,252500"
st "z_dat_ch2_o : (31:0)"
blo "132500,252300"
tm "WireNameMgr"
)
)
on &1126
)
*1652 (Wire
uid 77453,0
shape (OrthoPolyLine
uid 77454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,254000,142500,254000"
pts [
"131750,254000"
"142500,254000"
]
)
start &1069
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77458,0
va (VaSet
)
xt "132500,253000,140500,254000"
st "z_dat_ch3_o : (31:0)"
blo "132500,253800"
tm "WireNameMgr"
)
)
on &1127
)
*1653 (Wire
uid 77461,0
shape (OrthoPolyLine
uid 77462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,255500,142500,255500"
pts [
"131750,255500"
"142500,255500"
]
)
start &1070
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77466,0
va (VaSet
)
xt "132500,254500,140500,255500"
st "z_dat_ch4_o : (31:0)"
blo "132500,255300"
tm "WireNameMgr"
)
)
on &1128
)
*1654 (Wire
uid 77469,0
shape (OrthoPolyLine
uid 77470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,257000,142500,257000"
pts [
"131750,257000"
"142500,257000"
]
)
start &1071
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77474,0
va (VaSet
)
xt "132500,256000,140500,257000"
st "z_dat_ch5_o : (31:0)"
blo "132500,256800"
tm "WireNameMgr"
)
)
on &1129
)
*1655 (Wire
uid 77477,0
shape (OrthoPolyLine
uid 77478,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,259000,142500,259000"
pts [
"131750,259000"
"142500,259000"
]
)
start &1072
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77482,0
va (VaSet
)
xt "132500,258000,140500,259000"
st "z_dat_ch6_o : (31:0)"
blo "132500,258800"
tm "WireNameMgr"
)
)
on &1130
)
*1656 (Wire
uid 77485,0
shape (OrthoPolyLine
uid 77486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,260500,142500,260500"
pts [
"131750,260500"
"142500,260500"
]
)
start &1073
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77490,0
va (VaSet
)
xt "132500,259500,140500,260500"
st "z_dat_ch7_o : (31:0)"
blo "132500,260300"
tm "WireNameMgr"
)
)
on &1131
)
*1657 (Wire
uid 77493,0
shape (OrthoPolyLine
uid 77494,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,262000,142500,262000"
pts [
"131750,262000"
"142500,262000"
]
)
start &1074
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77498,0
va (VaSet
)
xt "132500,261000,140500,262000"
st "z_dat_ch8_o : (31:0)"
blo "132500,261800"
tm "WireNameMgr"
)
)
on &1132
)
*1658 (Wire
uid 77501,0
shape (OrthoPolyLine
uid 77502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,263500,142500,263500"
pts [
"131750,263500"
"142500,263500"
]
)
start &1075
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77506,0
va (VaSet
)
xt "132500,262500,140200,263500"
st "const_val_o : (13:0)"
blo "132500,263300"
tm "WireNameMgr"
)
)
on &1133
)
*1659 (Wire
uid 77509,0
shape (OrthoPolyLine
uid 77510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,265000,142500,265000"
pts [
"131750,265000"
"142500,265000"
]
)
start &1077
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77514,0
va (VaSet
)
xt "132500,264000,142000,265000"
st "filter_coeff_dat_o : (31:0)"
blo "132500,264800"
tm "WireNameMgr"
)
)
on &1134
)
*1660 (Wire
uid 77517,0
shape (OrthoPolyLine
uid 77518,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,266500,142500,266500"
pts [
"131750,266500"
"142500,266500"
]
)
start &1078
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77522,0
va (VaSet
)
xt "132500,265500,140200,266500"
st "ramp_amp_o : (13:0)"
blo "132500,266300"
tm "WireNameMgr"
)
)
on &1135
)
*1661 (Wire
uid 77525,0
shape (OrthoPolyLine
uid 77526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,268000,142500,268000"
pts [
"131750,268000"
"142500,268000"
]
)
start &1079
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77530,0
va (VaSet
)
xt "132500,267000,140700,268000"
st "servo_mode_o : (1:0)"
blo "132500,267800"
tm "WireNameMgr"
)
)
on &1136
)
*1662 (Wire
uid 77533,0
shape (OrthoPolyLine
uid 77534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,269500,142500,269500"
pts [
"131750,269500"
"142500,269500"
]
)
start &1080
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 77537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77538,0
va (VaSet
)
xt "132500,268500,142400,269500"
st "ramp_step_size_o : (13:0)"
blo "132500,269300"
tm "WireNameMgr"
)
)
on &1137
)
*1663 (Wire
uid 77541,0
shape (OrthoPolyLine
uid 77542,0
va (VaSet
vasetType 3
)
xt "131750,270500,142500,270500"
pts [
"131750,270500"
"142500,270500"
]
)
start &1081
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 77545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77546,0
va (VaSet
)
xt "132500,269500,138900,270500"
st "mode_flag_clr_o"
blo "132500,270300"
tm "WireNameMgr"
)
)
on &1138
)
*1664 (Wire
uid 77549,0
shape (OrthoPolyLine
uid 77550,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,189500,97250,189500"
pts [
"87000,189500"
"97250,189500"
]
)
end &995
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77554,0
va (VaSet
)
xt "87500,188500,95400,189500"
st "d_addr_ch1_i : (5:0)"
blo "87500,189300"
tm "WireNameMgr"
)
)
on &1139
)
*1665 (Wire
uid 77557,0
shape (OrthoPolyLine
uid 77558,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,192000,97250,192000"
pts [
"87000,192000"
"97250,192000"
]
)
end &996
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77562,0
va (VaSet
)
xt "87500,191000,95400,192000"
st "d_addr_ch2_i : (5:0)"
blo "87500,191800"
tm "WireNameMgr"
)
)
on &1140
)
*1666 (Wire
uid 77565,0
shape (OrthoPolyLine
uid 77566,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,194500,97250,194500"
pts [
"87000,194500"
"97250,194500"
]
)
end &997
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77570,0
va (VaSet
)
xt "87500,193500,95400,194500"
st "d_addr_ch3_i : (5:0)"
blo "87500,194300"
tm "WireNameMgr"
)
)
on &1141
)
*1667 (Wire
uid 77573,0
shape (OrthoPolyLine
uid 77574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,197000,97250,197000"
pts [
"87000,197000"
"97250,197000"
]
)
end &998
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77578,0
va (VaSet
)
xt "87500,196000,95400,197000"
st "d_addr_ch4_i : (5:0)"
blo "87500,196800"
tm "WireNameMgr"
)
)
on &1142
)
*1668 (Wire
uid 77581,0
shape (OrthoPolyLine
uid 77582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,199500,97250,199500"
pts [
"87000,199500"
"97250,199500"
]
)
end &999
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77586,0
va (VaSet
)
xt "87500,198500,95400,199500"
st "d_addr_ch5_i : (5:0)"
blo "87500,199300"
tm "WireNameMgr"
)
)
on &1143
)
*1669 (Wire
uid 77589,0
shape (OrthoPolyLine
uid 77590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,202000,97250,202000"
pts [
"87000,202000"
"97250,202000"
]
)
end &1000
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77594,0
va (VaSet
)
xt "87500,201000,95400,202000"
st "d_addr_ch6_i : (5:0)"
blo "87500,201800"
tm "WireNameMgr"
)
)
on &1144
)
*1670 (Wire
uid 77597,0
shape (OrthoPolyLine
uid 77598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,204500,97250,204500"
pts [
"87000,204500"
"97250,204500"
]
)
end &1001
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77602,0
va (VaSet
)
xt "87500,203500,95400,204500"
st "d_addr_ch7_i : (5:0)"
blo "87500,204300"
tm "WireNameMgr"
)
)
on &1145
)
*1671 (Wire
uid 77605,0
shape (OrthoPolyLine
uid 77606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,207000,97250,207000"
pts [
"87000,207000"
"97250,207000"
]
)
end &1002
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77610,0
va (VaSet
)
xt "87500,206000,95400,207000"
st "d_addr_ch8_i : (5:0)"
blo "87500,206800"
tm "WireNameMgr"
)
)
on &1146
)
*1672 (Wire
uid 77613,0
shape (OrthoPolyLine
uid 77614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,209500,97250,209500"
pts [
"87000,209500"
"97250,209500"
]
)
end &1011
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77618,0
va (VaSet
)
xt "87500,208500,95200,209500"
st "i_addr_ch1_i : (5:0)"
blo "87500,209300"
tm "WireNameMgr"
)
)
on &1147
)
*1673 (Wire
uid 77621,0
shape (OrthoPolyLine
uid 77622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,212000,97250,212000"
pts [
"87000,212000"
"97250,212000"
]
)
end &1012
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77626,0
va (VaSet
)
xt "87500,211000,95200,212000"
st "i_addr_ch2_i : (5:0)"
blo "87500,211800"
tm "WireNameMgr"
)
)
on &1148
)
*1674 (Wire
uid 77629,0
shape (OrthoPolyLine
uid 77630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,214500,97250,214500"
pts [
"87000,214500"
"97250,214500"
]
)
end &1013
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77634,0
va (VaSet
)
xt "87500,213500,95200,214500"
st "i_addr_ch3_i : (5:0)"
blo "87500,214300"
tm "WireNameMgr"
)
)
on &1149
)
*1675 (Wire
uid 77637,0
shape (OrthoPolyLine
uid 77638,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,217000,97250,217000"
pts [
"87000,217000"
"97250,217000"
]
)
end &1014
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77642,0
va (VaSet
)
xt "87500,216000,95200,217000"
st "i_addr_ch4_i : (5:0)"
blo "87500,216800"
tm "WireNameMgr"
)
)
on &1150
)
*1676 (Wire
uid 77645,0
shape (OrthoPolyLine
uid 77646,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,219500,97250,219500"
pts [
"87000,219500"
"97250,219500"
]
)
end &1015
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77650,0
va (VaSet
)
xt "87500,218500,95200,219500"
st "i_addr_ch5_i : (5:0)"
blo "87500,219300"
tm "WireNameMgr"
)
)
on &1151
)
*1677 (Wire
uid 77653,0
shape (OrthoPolyLine
uid 77654,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,222000,97250,222000"
pts [
"87000,222000"
"97250,222000"
]
)
end &1016
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77658,0
va (VaSet
)
xt "87500,221000,95200,222000"
st "i_addr_ch6_i : (5:0)"
blo "87500,221800"
tm "WireNameMgr"
)
)
on &1152
)
*1678 (Wire
uid 77661,0
shape (OrthoPolyLine
uid 77662,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,224500,97250,224500"
pts [
"87000,224500"
"97250,224500"
]
)
end &1017
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77666,0
va (VaSet
)
xt "87500,223500,95200,224500"
st "i_addr_ch7_i : (5:0)"
blo "87500,224300"
tm "WireNameMgr"
)
)
on &1153
)
*1679 (Wire
uid 77669,0
shape (OrthoPolyLine
uid 77670,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,227000,97250,227000"
pts [
"87000,227000"
"97250,227000"
]
)
end &1018
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77674,0
va (VaSet
)
xt "87500,226000,95200,227000"
st "i_addr_ch8_i : (5:0)"
blo "87500,226800"
tm "WireNameMgr"
)
)
on &1154
)
*1680 (Wire
uid 77677,0
shape (OrthoPolyLine
uid 77678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,229500,97250,229500"
pts [
"87000,229500"
"97250,229500"
]
)
end &1035
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77682,0
va (VaSet
)
xt "87500,228500,95400,229500"
st "p_addr_ch1_i : (5:0)"
blo "87500,229300"
tm "WireNameMgr"
)
)
on &1155
)
*1681 (Wire
uid 77685,0
shape (OrthoPolyLine
uid 77686,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,232000,97250,232000"
pts [
"87000,232000"
"97250,232000"
]
)
end &1036
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77690,0
va (VaSet
)
xt "87500,231000,95400,232000"
st "p_addr_ch2_i : (5:0)"
blo "87500,231800"
tm "WireNameMgr"
)
)
on &1156
)
*1682 (Wire
uid 77693,0
shape (OrthoPolyLine
uid 77694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,234500,97250,234500"
pts [
"87000,234500"
"97250,234500"
]
)
end &1037
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77698,0
va (VaSet
)
xt "87500,233500,95400,234500"
st "p_addr_ch3_i : (5:0)"
blo "87500,234300"
tm "WireNameMgr"
)
)
on &1157
)
*1683 (Wire
uid 77701,0
shape (OrthoPolyLine
uid 77702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,237000,97250,237000"
pts [
"87000,237000"
"97250,237000"
]
)
end &1038
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77706,0
va (VaSet
)
xt "87500,236000,95400,237000"
st "p_addr_ch4_i : (5:0)"
blo "87500,236800"
tm "WireNameMgr"
)
)
on &1158
)
*1684 (Wire
uid 77709,0
shape (OrthoPolyLine
uid 77710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,239500,97250,239500"
pts [
"87000,239500"
"97250,239500"
]
)
end &1039
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77714,0
va (VaSet
)
xt "87500,238500,95400,239500"
st "p_addr_ch5_i : (5:0)"
blo "87500,239300"
tm "WireNameMgr"
)
)
on &1159
)
*1685 (Wire
uid 77717,0
shape (OrthoPolyLine
uid 77718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,242000,97250,242000"
pts [
"87000,242000"
"97250,242000"
]
)
end &1040
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77722,0
va (VaSet
)
xt "87500,241000,95400,242000"
st "p_addr_ch6_i : (5:0)"
blo "87500,241800"
tm "WireNameMgr"
)
)
on &1160
)
*1686 (Wire
uid 77725,0
shape (OrthoPolyLine
uid 77726,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,244500,97250,244500"
pts [
"87000,244500"
"97250,244500"
]
)
end &1041
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77730,0
va (VaSet
)
xt "87500,243500,95400,244500"
st "p_addr_ch7_i : (5:0)"
blo "87500,244300"
tm "WireNameMgr"
)
)
on &1161
)
*1687 (Wire
uid 77733,0
shape (OrthoPolyLine
uid 77734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,247000,97250,247000"
pts [
"87000,247000"
"97250,247000"
]
)
end &1042
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77738,0
va (VaSet
)
xt "87500,246000,95400,247000"
st "p_addr_ch8_i : (5:0)"
blo "87500,246800"
tm "WireNameMgr"
)
)
on &1162
)
*1688 (Wire
uid 77741,0
shape (OrthoPolyLine
uid 77742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,249500,97250,249500"
pts [
"87000,249500"
"97250,249500"
]
)
end &1059
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77746,0
va (VaSet
)
xt "87500,248500,95400,249500"
st "z_addr_ch1_i : (5:0)"
blo "87500,249300"
tm "WireNameMgr"
)
)
on &1163
)
*1689 (Wire
uid 77749,0
shape (OrthoPolyLine
uid 77750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,252000,97250,252000"
pts [
"87000,252000"
"97250,252000"
]
)
end &1060
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77754,0
va (VaSet
)
xt "87500,251000,95400,252000"
st "z_addr_ch2_i : (5:0)"
blo "87500,251800"
tm "WireNameMgr"
)
)
on &1164
)
*1690 (Wire
uid 77757,0
shape (OrthoPolyLine
uid 77758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,254500,97250,254500"
pts [
"87000,254500"
"97250,254500"
]
)
end &1061
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77762,0
va (VaSet
)
xt "87500,253500,95400,254500"
st "z_addr_ch3_i : (5:0)"
blo "87500,254300"
tm "WireNameMgr"
)
)
on &1165
)
*1691 (Wire
uid 77765,0
shape (OrthoPolyLine
uid 77766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,257000,97250,257000"
pts [
"87000,257000"
"97250,257000"
]
)
end &1062
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77770,0
va (VaSet
)
xt "87500,256000,95400,257000"
st "z_addr_ch4_i : (5:0)"
blo "87500,256800"
tm "WireNameMgr"
)
)
on &1166
)
*1692 (Wire
uid 77773,0
shape (OrthoPolyLine
uid 77774,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,259500,97250,259500"
pts [
"87000,259500"
"97250,259500"
]
)
end &1063
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77778,0
va (VaSet
)
xt "87500,258500,95400,259500"
st "z_addr_ch5_i : (5:0)"
blo "87500,259300"
tm "WireNameMgr"
)
)
on &1167
)
*1693 (Wire
uid 77781,0
shape (OrthoPolyLine
uid 77782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,262000,97250,262000"
pts [
"87000,262000"
"97250,262000"
]
)
end &1064
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77786,0
va (VaSet
)
xt "87500,261000,95400,262000"
st "z_addr_ch6_i : (5:0)"
blo "87500,261800"
tm "WireNameMgr"
)
)
on &1168
)
*1694 (Wire
uid 77789,0
shape (OrthoPolyLine
uid 77790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,264500,97250,264500"
pts [
"87000,264500"
"97250,264500"
]
)
end &1065
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77794,0
va (VaSet
)
xt "87500,263500,95400,264500"
st "z_addr_ch7_i : (5:0)"
blo "87500,264300"
tm "WireNameMgr"
)
)
on &1169
)
*1695 (Wire
uid 77797,0
shape (OrthoPolyLine
uid 77798,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,267000,97250,267000"
pts [
"87000,267000"
"97250,267000"
]
)
end &1066
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77802,0
va (VaSet
)
xt "87500,266000,95400,267000"
st "z_addr_ch8_i : (5:0)"
blo "87500,266800"
tm "WireNameMgr"
)
)
on &1170
)
*1696 (Wire
uid 77805,0
shape (OrthoPolyLine
uid 77806,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,269500,97250,269500"
pts [
"87000,269500"
"97250,269500"
]
)
end &1076
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 77809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77810,0
va (VaSet
)
xt "87500,268500,96900,269500"
st "filter_coeff_addr_i : (2:0)"
blo "87500,269300"
tm "WireNameMgr"
)
)
on &1171
)
*1697 (Wire
uid 77813,0
shape (OrthoPolyLine
uid 77814,0
va (VaSet
vasetType 3
)
xt "113500,48000,120500,48000"
pts [
"120500,48000"
"113500,48000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 77819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77820,0
va (VaSet
)
xt "118500,47000,124700,48000"
st "mode_flag_clr_i"
blo "118500,47800"
tm "WireNameMgr"
)
)
on &1172
)
*1698 (Wire
uid 77855,0
shape (OrthoPolyLine
uid 77856,0
va (VaSet
vasetType 3
)
xt "90000,42500,100500,42500"
pts [
"100500,42500"
"90000,42500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 77861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77862,0
va (VaSet
)
xt "91000,41500,100400,42500"
st "restart_frame_aligned_o"
blo "91000,42300"
tm "WireNameMgr"
)
)
on &1173
)
*1699 (Wire
uid 77867,0
shape (OrthoPolyLine
uid 77868,0
va (VaSet
vasetType 3
)
xt "90000,47000,100500,47000"
pts [
"100500,47000"
"90000,47000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 77873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77874,0
va (VaSet
)
xt "92500,46000,99700,47000"
st "initialize_window_o"
blo "92500,46800"
tm "WireNameMgr"
)
)
on &1174
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 500
xySpacing 500
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1700 (PackageList
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*1701 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "40000,1900,47600,3100"
st "Package List"
blo "40000,2900"
)
*1702 (MLText
uid 47,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "40000,3100,55600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*1703 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*1704 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,1200,33000,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*1705 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,2400,27500,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1706 (Text
uid 52,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,5000,33500,6200"
st "Post-module directives:"
blo "20000,6000"
)
*1707 (MLText
uid 53,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*1708 (Text
uid 54,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,6200,33200,7400"
st "End-module directives:"
blo "20000,7200"
)
*1709 (MLText
uid 55,0
va (VaSet
isHidden 1
)
xt "20000,7400,20000,7400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1277,994"
viewArea "-64683,-4365,434589,311880"
cachedDiagramExtent "-415500,0,269000,308500"
pageSetupInfo (PageSetupInfo
ptrCmd "Acrobat Distiller,winspool,"
fileName "C:\\Documents and Settings\\All Users\\Desktop\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
scale 75
panelVisible 1
allPanelsVisible 1
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-91500,0"
lastUid 77876,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1710 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,2750,6500,4250"
st "<library>"
blo "1500,3950"
tm "BdLibraryNameMgr"
)
*1711 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,4250,6000,5750"
st "<block>"
blo "1500,5450"
tm "BlkNameMgr"
)
*1712 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,5750,2500,7250"
st "I0"
blo "1500,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "1500,12750,1500,12750"
)
header ""
)
elements [
]
)
gi *1713 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1550,0,9550,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1714 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,2750,2950,4250"
st "Library"
blo "-1050,3950"
)
*1715 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,4250,9050,5750"
st "MWComponent"
blo "-1050,5450"
)
*1716 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,5750,-50,7250"
st "I0"
blo "-1050,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8050,750,-8050,750"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1717 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,2750,3300,4250"
st "Library"
blo "-700,3950"
)
*1718 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,4250,8700,5750"
st "SaComponent"
blo "-700,5450"
)
*1719 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,5750,300,7250"
st "I0"
blo "-700,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,750,-7700,750"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1700,0,9700,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1720 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,2750,2800,4250"
st "Library"
blo "-1200,3950"
)
*1721 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,4250,9200,5750"
st "VhdlComponent"
blo "-1200,5450"
)
*1722 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,5750,-200,7250"
st "I0"
blo "-1200,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8200,750,-8200,750"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2450,0,10450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1723 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,2750,2050,4250"
st "Library"
blo "-1950,3950"
)
*1724 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,4250,9950,5750"
st "VerilogComponent"
blo "-1950,5450"
)
*1725 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,5750,-950,7250"
st "I0"
blo "-1950,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8950,750,-8950,750"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1726 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,3500,5050,5000"
st "eb1"
blo "2950,4700"
tm "HdlTextNameMgr"
)
*1727 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,5000,3650,6500"
st "1"
blo "2950,6200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-400,-650,400,650"
st "G"
blo "-400,350"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,2700,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1300,6300,2300"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,12600,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1728 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*1729 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,7400,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1730 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*1731 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,1200,67500,2400"
st "Declarations"
blo "60500,2100"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,63500,3600"
st "Ports:"
blo "60500,3300"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,65100,2400"
st "Pre User:"
blo "60500,2200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,69500,3600"
st "Diagram Signals:"
blo "60500,3300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,66800,2400"
st "Post User:"
blo "60500,2200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
showAttributes 1
)
)
