$date
	Tue Apr 19 19:40:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! done $end
$var wire 3 " M [2:0] $end
$var wire 3 # D [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % init $end
$var reg 3 & portA [2:0] $end
$var reg 3 ' portB [2:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % init $end
$var wire 3 ( portA [2:0] $end
$var wire 3 ) portB [2:0] $end
$var wire 1 * z $end
$var wire 1 + LT $end
$var reg 3 , A [2:0] $end
$var reg 3 - D [2:0] $end
$var reg 3 . DR [2:0] $end
$var reg 3 / DV [2:0] $end
$var reg 3 0 M [2:0] $end
$var reg 1 1 SH_DC $end
$var reg 2 2 ct [1:0] $end
$var reg 1 ! done $end
$var reg 1 3 rst $end
$var reg 3 4 status [2:0] $end
$var reg 1 5 subs $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x5
bx 4
x3
bx 2
x1
bx 0
bx /
bx .
bx -
bx ,
x+
x*
b10 )
b111 (
b10 '
b111 &
0%
0$
bx #
bx "
x!
$end
#1000
b0 4
1$
#2000
0$
#3000
0!
05
01
03
1$
#4000
0$
#5000
1+
0*
b0 ,
b10 .
b111 /
b11 2
b1 4
13
1$
1%
#6000
0$
#7000
b10 4
11
03
1$
#8000
0$
#9000
b1 4
b110 /
01
1$
#10000
0$
#11000
b10 4
11
1$
#12000
0$
#13000
b1 4
01
1$
#14000
0$
#15000
b10 4
11
1$
#16000
0$
#17000
b1 4
01
1$
#18000
0$
#19000
b10 4
11
1$
#20000
0$
#21000
b1 4
01
1$
#22000
0$
#23000
b10 4
11
1$
#24000
0$
#25000
b1 4
01
1$
#26000
0$
#27000
b10 4
11
1$
#28000
0$
#29000
b1 4
01
1$
#30000
0$
#31000
b10 4
11
1$
#32000
0$
#33000
b1 4
01
1$
#34000
0$
#35000
b10 4
11
1$
#36000
0$
#37000
b1 4
01
1$
#38000
0$
#39000
b10 4
11
1$
#40000
0$
#41000
b1 4
01
1$
#42000
0$
#43000
b10 4
11
1$
#44000
0$
#45000
b1 4
01
1$
#46000
0$
#47000
b10 4
11
1$
#48000
0$
#49000
b1 4
01
1$
#50000
0$
#51000
b10 4
11
1$
#52000
0$
#53000
b1 4
01
1$
#54000
0$
#55000
b10 4
11
1$
#56000
0$
#57000
b1 4
01
1$
#58000
0$
#59000
b10 4
11
1$
#60000
0$
#61000
b1 4
01
1$
#62000
0$
#63000
b10 4
11
1$
#64000
0$
#65000
b1 4
01
1$
#66000
0$
#67000
b10 4
11
1$
#68000
0$
#69000
b1 4
01
1$
#70000
0$
#71000
b10 4
11
1$
#72000
0$
#73000
b1 4
01
1$
#74000
0$
#75000
b10 4
11
1$
#76000
0$
#77000
b1 4
01
1$
#78000
0$
#79000
b10 4
11
1$
#80000
0$
#81000
b1 4
01
1$
#82000
0$
#83000
b10 4
11
1$
#84000
0$
#85000
b1 4
01
1$
#86000
0$
#87000
b10 4
11
1$
#88000
0$
#89000
b1 4
01
1$
#90000
0$
#91000
b10 4
11
1$
#92000
0$
#93000
b1 4
01
1$
#94000
0$
#95000
b10 4
11
1$
#96000
0$
#97000
b1 4
01
1$
#98000
0$
#99000
b10 4
11
1$
#100000
0$
#101000
b1 4
01
1$
#102000
0$
#103000
b10 4
11
1$
#104000
0$
#105000
b1 4
01
1$
#106000
0$
#107000
b10 4
11
1$
#108000
0$
#109000
b1 4
01
1$
#110000
0$
#111000
b10 4
11
1$
#112000
0$
#113000
b1 4
01
1$
#114000
0$
#115000
b10 4
11
1$
#116000
0$
#117000
b1 4
01
1$
#118000
0$
#119000
b10 4
11
1$
#120000
0$
#121000
b1 4
01
1$
#122000
0$
#123000
b10 4
11
1$
#124000
0$
#125000
b1 4
01
1$
#126000
0$
#127000
b10 4
11
1$
#128000
0$
#129000
b1 4
01
1$
#130000
0$
#131000
b10 4
11
1$
#132000
0$
#133000
b1 4
01
1$
#134000
0$
#135000
b10 4
11
1$
#136000
0$
#137000
b1 4
01
1$
#138000
0$
#139000
b10 4
11
1$
#140000
0$
#141000
b1 4
01
1$
#142000
0$
#143000
b10 4
11
1$
#144000
0$
#145000
b1 4
01
1$
#146000
0$
#147000
b10 4
11
1$
#148000
0$
#149000
b1 4
01
1$
#150000
0$
#151000
b10 4
11
1$
#152000
0$
#153000
b1 4
01
1$
#154000
0$
#155000
b10 4
11
1$
#156000
0$
#157000
b1 4
01
1$
#158000
0$
#159000
b10 4
11
1$
#160000
0$
#161000
b1 4
01
1$
#162000
0$
#163000
b10 4
11
1$
#164000
0$
#165000
b1 4
01
1$
#166000
0$
#167000
b10 4
11
1$
#168000
0$
#169000
b1 4
01
1$
#170000
0$
#171000
b10 4
11
1$
#172000
0$
#173000
b1 4
01
1$
#174000
0$
#175000
b10 4
11
1$
#176000
0$
#177000
b1 4
01
1$
#178000
0$
#179000
b10 4
11
1$
#180000
0$
#181000
b1 4
01
1$
#182000
0$
#183000
b10 4
11
1$
#184000
0$
#185000
b1 4
01
1$
#186000
0$
#187000
b10 4
11
1$
#188000
0$
#189000
b1 4
01
1$
#190000
0$
#191000
b10 4
11
1$
#192000
0$
#193000
b1 4
01
1$
#194000
0$
#195000
b10 4
11
1$
#196000
0$
#197000
b1 4
01
1$
#198000
0$
#199000
b10 4
11
1$
#200000
0$
#201000
b1 4
01
1$
#202000
0$
#203000
b10 4
11
1$
#204000
0$
#205000
b1 4
01
1$
