// Seed: 3082111821
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_2 = id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  tri0  id_2
    , id_8,
    input  wor   id_3,
    output logic id_4,
    input  uwire id_5,
    input  wand  id_6
);
  always id_1 = 1 + id_8 != id_6;
  final begin : LABEL_0
    id_4 = -1 + id_2;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
