|TFT_Oscillo
clk_50m => clk_50m.IN1
rst_n => rst_n.IN4
adc_dout => adc_dout.IN1
adc_din <= ad7928:ad7928.din
adc_cs_n <= ad7928:ad7928.cs_n
adc_sclk <= ad7928:ad7928.sclk
tft_rgb[0] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[1] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[2] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[3] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[4] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[5] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[6] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[7] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[8] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[9] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[10] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[11] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[12] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[13] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[14] <= TFT_driver:TFT_driver.tft_rgb
tft_rgb[15] <= TFT_driver:TFT_driver.tft_rgb
tft_hsync <= TFT_driver:TFT_driver.tft_hs
tft_vsync <= TFT_driver:TFT_driver.tft_vs
tft_clk <= TFT_driver:TFT_driver.tft_clk
tft_de <= TFT_driver:TFT_driver.tft_de
tft_pwm <= TFT_driver:TFT_driver.tft_pwm
tft_blank_n <= TFT_driver:TFT_driver.tft_blank_n


|TFT_Oscillo|pll:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
outclk_1 <= pll_0002:pll_inst.outclk_1
outclk_2 <= pll_0002:pll_inst.outclk_2
locked <= pll_0002:pll_inst.locked


|TFT_Oscillo|pll:pll_inst|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TFT_Oscillo|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|TFT_Oscillo|ad7928:ad7928
clk => out_7[0]~reg0.CLK
clk => out_7[1]~reg0.CLK
clk => out_7[2]~reg0.CLK
clk => out_7[3]~reg0.CLK
clk => out_7[4]~reg0.CLK
clk => out_7[5]~reg0.CLK
clk => out_7[6]~reg0.CLK
clk => out_7[7]~reg0.CLK
clk => out_7[8]~reg0.CLK
clk => out_7[9]~reg0.CLK
clk => out_7[10]~reg0.CLK
clk => out_7[11]~reg0.CLK
clk => out_6[0]~reg0.CLK
clk => out_6[1]~reg0.CLK
clk => out_6[2]~reg0.CLK
clk => out_6[3]~reg0.CLK
clk => out_6[4]~reg0.CLK
clk => out_6[5]~reg0.CLK
clk => out_6[6]~reg0.CLK
clk => out_6[7]~reg0.CLK
clk => out_6[8]~reg0.CLK
clk => out_6[9]~reg0.CLK
clk => out_6[10]~reg0.CLK
clk => out_6[11]~reg0.CLK
clk => out_5[0]~reg0.CLK
clk => out_5[1]~reg0.CLK
clk => out_5[2]~reg0.CLK
clk => out_5[3]~reg0.CLK
clk => out_5[4]~reg0.CLK
clk => out_5[5]~reg0.CLK
clk => out_5[6]~reg0.CLK
clk => out_5[7]~reg0.CLK
clk => out_5[8]~reg0.CLK
clk => out_5[9]~reg0.CLK
clk => out_5[10]~reg0.CLK
clk => out_5[11]~reg0.CLK
clk => out_4[0]~reg0.CLK
clk => out_4[1]~reg0.CLK
clk => out_4[2]~reg0.CLK
clk => out_4[3]~reg0.CLK
clk => out_4[4]~reg0.CLK
clk => out_4[5]~reg0.CLK
clk => out_4[6]~reg0.CLK
clk => out_4[7]~reg0.CLK
clk => out_4[8]~reg0.CLK
clk => out_4[9]~reg0.CLK
clk => out_4[10]~reg0.CLK
clk => out_4[11]~reg0.CLK
clk => out_3[0]~reg0.CLK
clk => out_3[1]~reg0.CLK
clk => out_3[2]~reg0.CLK
clk => out_3[3]~reg0.CLK
clk => out_3[4]~reg0.CLK
clk => out_3[5]~reg0.CLK
clk => out_3[6]~reg0.CLK
clk => out_3[7]~reg0.CLK
clk => out_3[8]~reg0.CLK
clk => out_3[9]~reg0.CLK
clk => out_3[10]~reg0.CLK
clk => out_3[11]~reg0.CLK
clk => out_2[0]~reg0.CLK
clk => out_2[1]~reg0.CLK
clk => out_2[2]~reg0.CLK
clk => out_2[3]~reg0.CLK
clk => out_2[4]~reg0.CLK
clk => out_2[5]~reg0.CLK
clk => out_2[6]~reg0.CLK
clk => out_2[7]~reg0.CLK
clk => out_2[8]~reg0.CLK
clk => out_2[9]~reg0.CLK
clk => out_2[10]~reg0.CLK
clk => out_2[11]~reg0.CLK
clk => out_1[0]~reg0.CLK
clk => out_1[1]~reg0.CLK
clk => out_1[2]~reg0.CLK
clk => out_1[3]~reg0.CLK
clk => out_1[4]~reg0.CLK
clk => out_1[5]~reg0.CLK
clk => out_1[6]~reg0.CLK
clk => out_1[7]~reg0.CLK
clk => out_1[8]~reg0.CLK
clk => out_1[9]~reg0.CLK
clk => out_1[10]~reg0.CLK
clk => out_1[11]~reg0.CLK
clk => out_0[0]~reg0.CLK
clk => out_0[1]~reg0.CLK
clk => out_0[2]~reg0.CLK
clk => out_0[3]~reg0.CLK
clk => out_0[4]~reg0.CLK
clk => out_0[5]~reg0.CLK
clk => out_0[6]~reg0.CLK
clk => out_0[7]~reg0.CLK
clk => out_0[8]~reg0.CLK
clk => out_0[9]~reg0.CLK
clk => out_0[10]~reg0.CLK
clk => out_0[11]~reg0.CLK
clk => out_addr[0]~reg0.CLK
clk => out_addr[1]~reg0.CLK
clk => out_addr[2]~reg0.CLK
clk => dout_acq[0].CLK
clk => dout_acq[1].CLK
clk => dout_acq[2].CLK
clk => dout_acq[3].CLK
clk => dout_acq[4].CLK
clk => dout_acq[5].CLK
clk => dout_acq[6].CLK
clk => dout_acq[7].CLK
clk => dout_acq[8].CLK
clk => dout_acq[9].CLK
clk => dout_acq[10].CLK
clk => dout_acq[11].CLK
clk => dout_acq[12].CLK
clk => dout_acq[13].CLK
clk => dout_acq[14].CLK
clk => din~reg0.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => cnt_conv[0].CLK
clk => cnt_conv[1].CLK
clk => cnt_conv[2].CLK
clk => cnt_conv[3].CLK
clk => adc_done~reg0.CLK
clk => adc_ready~reg0.CLK
clk => conv_done.CLK
clk => cnt_sclk[0].CLK
clk => cnt_sclk[1].CLK
clk => cnt_sclk[2].CLK
clk => cnt_sclk[3].CLK
clk => cnt_sclk[4].CLK
clk => sclk~reg0.CLK
clk => cs_n~reg0.CLK
clk => cnt_clk[0].CLK
clk => cnt_clk[1].CLK
clk => cnt_clk[2].CLK
clk => cnt_clk[3].CLK
clk => cnt_clk[4].CLK
clk => cnt_clk[5].CLK
rst_n => out_7[0]~reg0.ACLR
rst_n => out_7[1]~reg0.ACLR
rst_n => out_7[2]~reg0.ACLR
rst_n => out_7[3]~reg0.ACLR
rst_n => out_7[4]~reg0.ACLR
rst_n => out_7[5]~reg0.ACLR
rst_n => out_7[6]~reg0.ACLR
rst_n => out_7[7]~reg0.ACLR
rst_n => out_7[8]~reg0.ACLR
rst_n => out_7[9]~reg0.ACLR
rst_n => out_7[10]~reg0.ACLR
rst_n => out_7[11]~reg0.ACLR
rst_n => out_6[0]~reg0.ACLR
rst_n => out_6[1]~reg0.ACLR
rst_n => out_6[2]~reg0.ACLR
rst_n => out_6[3]~reg0.ACLR
rst_n => out_6[4]~reg0.ACLR
rst_n => out_6[5]~reg0.ACLR
rst_n => out_6[6]~reg0.ACLR
rst_n => out_6[7]~reg0.ACLR
rst_n => out_6[8]~reg0.ACLR
rst_n => out_6[9]~reg0.ACLR
rst_n => out_6[10]~reg0.ACLR
rst_n => out_6[11]~reg0.ACLR
rst_n => out_5[0]~reg0.ACLR
rst_n => out_5[1]~reg0.ACLR
rst_n => out_5[2]~reg0.ACLR
rst_n => out_5[3]~reg0.ACLR
rst_n => out_5[4]~reg0.ACLR
rst_n => out_5[5]~reg0.ACLR
rst_n => out_5[6]~reg0.ACLR
rst_n => out_5[7]~reg0.ACLR
rst_n => out_5[8]~reg0.ACLR
rst_n => out_5[9]~reg0.ACLR
rst_n => out_5[10]~reg0.ACLR
rst_n => out_5[11]~reg0.ACLR
rst_n => out_4[0]~reg0.ACLR
rst_n => out_4[1]~reg0.ACLR
rst_n => out_4[2]~reg0.ACLR
rst_n => out_4[3]~reg0.ACLR
rst_n => out_4[4]~reg0.ACLR
rst_n => out_4[5]~reg0.ACLR
rst_n => out_4[6]~reg0.ACLR
rst_n => out_4[7]~reg0.ACLR
rst_n => out_4[8]~reg0.ACLR
rst_n => out_4[9]~reg0.ACLR
rst_n => out_4[10]~reg0.ACLR
rst_n => out_4[11]~reg0.ACLR
rst_n => out_3[0]~reg0.ACLR
rst_n => out_3[1]~reg0.ACLR
rst_n => out_3[2]~reg0.ACLR
rst_n => out_3[3]~reg0.ACLR
rst_n => out_3[4]~reg0.ACLR
rst_n => out_3[5]~reg0.ACLR
rst_n => out_3[6]~reg0.ACLR
rst_n => out_3[7]~reg0.ACLR
rst_n => out_3[8]~reg0.ACLR
rst_n => out_3[9]~reg0.ACLR
rst_n => out_3[10]~reg0.ACLR
rst_n => out_3[11]~reg0.ACLR
rst_n => out_2[0]~reg0.ACLR
rst_n => out_2[1]~reg0.ACLR
rst_n => out_2[2]~reg0.ACLR
rst_n => out_2[3]~reg0.ACLR
rst_n => out_2[4]~reg0.ACLR
rst_n => out_2[5]~reg0.ACLR
rst_n => out_2[6]~reg0.ACLR
rst_n => out_2[7]~reg0.ACLR
rst_n => out_2[8]~reg0.ACLR
rst_n => out_2[9]~reg0.ACLR
rst_n => out_2[10]~reg0.ACLR
rst_n => out_2[11]~reg0.ACLR
rst_n => out_1[0]~reg0.ACLR
rst_n => out_1[1]~reg0.ACLR
rst_n => out_1[2]~reg0.ACLR
rst_n => out_1[3]~reg0.ACLR
rst_n => out_1[4]~reg0.ACLR
rst_n => out_1[5]~reg0.ACLR
rst_n => out_1[6]~reg0.ACLR
rst_n => out_1[7]~reg0.ACLR
rst_n => out_1[8]~reg0.ACLR
rst_n => out_1[9]~reg0.ACLR
rst_n => out_1[10]~reg0.ACLR
rst_n => out_1[11]~reg0.ACLR
rst_n => out_0[0]~reg0.ACLR
rst_n => out_0[1]~reg0.ACLR
rst_n => out_0[2]~reg0.ACLR
rst_n => out_0[3]~reg0.ACLR
rst_n => out_0[4]~reg0.ACLR
rst_n => out_0[5]~reg0.ACLR
rst_n => out_0[6]~reg0.ACLR
rst_n => out_0[7]~reg0.ACLR
rst_n => out_0[8]~reg0.ACLR
rst_n => out_0[9]~reg0.ACLR
rst_n => out_0[10]~reg0.ACLR
rst_n => out_0[11]~reg0.ACLR
rst_n => out_addr[0]~reg0.ACLR
rst_n => out_addr[1]~reg0.ACLR
rst_n => out_addr[2]~reg0.ACLR
rst_n => din~reg0.ACLR
rst_n => cs_n~reg0.PRESET
rst_n => sclk~reg0.PRESET
rst_n => adc_ready~reg0.ACLR
rst_n => adc_done~reg0.ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => cnt_clk[3].ACLR
rst_n => cnt_clk[4].ACLR
rst_n => cnt_clk[5].ACLR
rst_n => cnt_sclk[0].ACLR
rst_n => cnt_sclk[1].ACLR
rst_n => cnt_sclk[2].ACLR
rst_n => cnt_sclk[3].ACLR
rst_n => cnt_sclk[4].ACLR
rst_n => conv_done.ACLR
rst_n => cnt_conv[0].ACLR
rst_n => cnt_conv[1].ACLR
rst_n => cnt_conv[2].ACLR
rst_n => cnt_conv[3].ACLR
rst_n => addr[0].ACLR
rst_n => addr[1].ACLR
rst_n => addr[2].ACLR
rst_n => dout_acq[0].ACLR
rst_n => dout_acq[1].ACLR
rst_n => dout_acq[2].ACLR
rst_n => dout_acq[3].ACLR
rst_n => dout_acq[4].ACLR
rst_n => dout_acq[5].ACLR
rst_n => dout_acq[6].ACLR
rst_n => dout_acq[7].ACLR
rst_n => dout_acq[8].ACLR
rst_n => dout_acq[9].ACLR
rst_n => dout_acq[10].ACLR
rst_n => dout_acq[11].ACLR
rst_n => dout_acq[12].ACLR
rst_n => dout_acq[13].ACLR
rst_n => dout_acq[14].ACLR
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
dout => dout_acq.DATAB
din <= din~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_ready <= adc_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_done <= adc_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_addr[0] <= out_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_addr[1] <= out_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_addr[2] <= out_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[0] <= out_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[1] <= out_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[2] <= out_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[3] <= out_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[4] <= out_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[5] <= out_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[6] <= out_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[7] <= out_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[8] <= out_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[9] <= out_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[10] <= out_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_0[11] <= out_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[0] <= out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[1] <= out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[2] <= out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[3] <= out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[4] <= out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[5] <= out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[6] <= out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[7] <= out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[8] <= out_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[9] <= out_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[10] <= out_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_1[11] <= out_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[0] <= out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[1] <= out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[2] <= out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[3] <= out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[4] <= out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[5] <= out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[6] <= out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[7] <= out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[8] <= out_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[9] <= out_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[10] <= out_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_2[11] <= out_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[0] <= out_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[1] <= out_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[2] <= out_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[3] <= out_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[4] <= out_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[5] <= out_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[6] <= out_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[7] <= out_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[8] <= out_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[9] <= out_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[10] <= out_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_3[11] <= out_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[0] <= out_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[1] <= out_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[2] <= out_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[3] <= out_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[4] <= out_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[5] <= out_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[6] <= out_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[7] <= out_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[8] <= out_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[9] <= out_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[10] <= out_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_4[11] <= out_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[0] <= out_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[1] <= out_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[2] <= out_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[3] <= out_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[4] <= out_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[5] <= out_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[6] <= out_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[7] <= out_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[8] <= out_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[9] <= out_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[10] <= out_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_5[11] <= out_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[0] <= out_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[1] <= out_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[2] <= out_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[3] <= out_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[4] <= out_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[5] <= out_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[6] <= out_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[7] <= out_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[8] <= out_6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[9] <= out_6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[10] <= out_6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_6[11] <= out_6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[0] <= out_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[1] <= out_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[2] <= out_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[3] <= out_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[4] <= out_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[5] <= out_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[6] <= out_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[7] <= out_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[8] <= out_7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[9] <= out_7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[10] <= out_7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_7[11] <= out_7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TFT_Oscillo|data_process:data_process
clk => data~reg0.CLK
clk => addr_post[0].CLK
clk => addr_post[1].CLK
clk => addr_post[2].CLK
clk => addr_post[3].CLK
clk => addr_post[4].CLK
clk => addr_post[5].CLK
clk => addr_post[6].CLK
clk => addr_post[7].CLK
clk => addr_post[8].CLK
clk => addr_post[9].CLK
clk => addr_post[10].CLK
clk => addr_post[11].CLK
clk => addr_post[12].CLK
clk => addr_post[13].CLK
clk => addr_post[14].CLK
clk => addr_post[15].CLK
clk => addr_post[16].CLK
clk => addr_post[17].CLK
clk => addr_post[18].CLK
clk => addr_pre[0].CLK
clk => addr_pre[1].CLK
clk => addr_pre[2].CLK
clk => addr_pre[3].CLK
clk => addr_pre[4].CLK
clk => addr_pre[5].CLK
clk => addr_pre[6].CLK
clk => addr_pre[7].CLK
clk => addr_pre[8].CLK
clk => addr_pre[9].CLK
clk => addr_pre[10].CLK
clk => addr_pre[11].CLK
clk => addr_pre[12].CLK
clk => addr_pre[13].CLK
clk => addr_pre[14].CLK
clk => addr_pre[15].CLK
clk => addr_pre[16].CLK
clk => addr_pre[17].CLK
clk => addr_pre[18].CLK
clk => en_post.CLK
clk => adc_done_r2.CLK
clk => adc_done_r1.CLK
rst_n => addr_pre[0].ACLR
rst_n => addr_pre[1].ACLR
rst_n => addr_pre[2].ACLR
rst_n => addr_pre[3].ACLR
rst_n => addr_pre[4].ACLR
rst_n => addr_pre[5].ACLR
rst_n => addr_pre[6].ACLR
rst_n => addr_pre[7].ACLR
rst_n => addr_pre[8].ACLR
rst_n => addr_pre[9].ACLR
rst_n => addr_pre[10].ACLR
rst_n => addr_pre[11].ACLR
rst_n => addr_pre[12].ACLR
rst_n => addr_pre[13].ACLR
rst_n => addr_pre[14].ACLR
rst_n => addr_pre[15].ACLR
rst_n => addr_pre[16].ACLR
rst_n => addr_pre[17].ACLR
rst_n => addr_pre[18].ACLR
rst_n => data~reg0.ACLR
rst_n => adc_done_r2.PRESET
rst_n => adc_done_r1.PRESET
rst_n => en_post.ACLR
rst_n => addr_post[0].ACLR
rst_n => addr_post[1].ACLR
rst_n => addr_post[2].ACLR
rst_n => addr_post[3].ACLR
rst_n => addr_post[4].ACLR
rst_n => addr_post[5].ACLR
rst_n => addr_post[6].ACLR
rst_n => addr_post[7].ACLR
rst_n => addr_post[8].ACLR
rst_n => addr_post[9].ACLR
rst_n => addr_post[10].ACLR
rst_n => addr_post[11].ACLR
rst_n => addr_post[12].ACLR
rst_n => addr_post[13].ACLR
rst_n => addr_post[14].ACLR
rst_n => addr_post[15].ACLR
rst_n => addr_post[16].ACLR
rst_n => addr_post[17].ACLR
rst_n => addr_post[18].ACLR
dout_0[0] => ~NO_FANOUT~
dout_0[1] => ~NO_FANOUT~
dout_0[2] => ~NO_FANOUT~
dout_0[3] => ~NO_FANOUT~
dout_0[4] => Mult0.IN17
dout_0[5] => Mult0.IN16
dout_0[6] => Mult0.IN15
dout_0[7] => Mult0.IN14
dout_0[8] => Mult0.IN13
dout_0[9] => Mult0.IN12
dout_0[10] => Mult0.IN11
dout_0[11] => Mult0.IN10
out_addr[0] => ~NO_FANOUT~
out_addr[1] => ~NO_FANOUT~
out_addr[2] => ~NO_FANOUT~
adc_ready => always2.IN1
adc_ready => wren.DATAIN
adc_done => adc_done_r1.DATAIN
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress[0] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[1] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[2] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[3] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[4] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[5] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[6] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[7] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[8] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[9] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[10] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[11] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[12] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[13] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[14] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[15] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[16] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[17] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wraddress[18] <= wraddress.DB_MAX_OUTPUT_PORT_TYPE
wren <= adc_ready.DB_MAX_OUTPUT_PORT_TYPE


|TFT_Oscillo|ram:ram_inst
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
rdaddress[16] => rdaddress[16].IN1
rdaddress[17] => rdaddress[17].IN1
rdaddress[18] => rdaddress[18].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wraddress[18] => wraddress[18].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b


|TFT_Oscillo|ram:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_lus1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_lus1:auto_generated.rden_b
data_a[0] => altsyncram_lus1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lus1:auto_generated.address_a[0]
address_a[1] => altsyncram_lus1:auto_generated.address_a[1]
address_a[2] => altsyncram_lus1:auto_generated.address_a[2]
address_a[3] => altsyncram_lus1:auto_generated.address_a[3]
address_a[4] => altsyncram_lus1:auto_generated.address_a[4]
address_a[5] => altsyncram_lus1:auto_generated.address_a[5]
address_a[6] => altsyncram_lus1:auto_generated.address_a[6]
address_a[7] => altsyncram_lus1:auto_generated.address_a[7]
address_a[8] => altsyncram_lus1:auto_generated.address_a[8]
address_a[9] => altsyncram_lus1:auto_generated.address_a[9]
address_a[10] => altsyncram_lus1:auto_generated.address_a[10]
address_a[11] => altsyncram_lus1:auto_generated.address_a[11]
address_a[12] => altsyncram_lus1:auto_generated.address_a[12]
address_a[13] => altsyncram_lus1:auto_generated.address_a[13]
address_a[14] => altsyncram_lus1:auto_generated.address_a[14]
address_a[15] => altsyncram_lus1:auto_generated.address_a[15]
address_a[16] => altsyncram_lus1:auto_generated.address_a[16]
address_a[17] => altsyncram_lus1:auto_generated.address_a[17]
address_a[18] => altsyncram_lus1:auto_generated.address_a[18]
address_b[0] => altsyncram_lus1:auto_generated.address_b[0]
address_b[1] => altsyncram_lus1:auto_generated.address_b[1]
address_b[2] => altsyncram_lus1:auto_generated.address_b[2]
address_b[3] => altsyncram_lus1:auto_generated.address_b[3]
address_b[4] => altsyncram_lus1:auto_generated.address_b[4]
address_b[5] => altsyncram_lus1:auto_generated.address_b[5]
address_b[6] => altsyncram_lus1:auto_generated.address_b[6]
address_b[7] => altsyncram_lus1:auto_generated.address_b[7]
address_b[8] => altsyncram_lus1:auto_generated.address_b[8]
address_b[9] => altsyncram_lus1:auto_generated.address_b[9]
address_b[10] => altsyncram_lus1:auto_generated.address_b[10]
address_b[11] => altsyncram_lus1:auto_generated.address_b[11]
address_b[12] => altsyncram_lus1:auto_generated.address_b[12]
address_b[13] => altsyncram_lus1:auto_generated.address_b[13]
address_b[14] => altsyncram_lus1:auto_generated.address_b[14]
address_b[15] => altsyncram_lus1:auto_generated.address_b[15]
address_b[16] => altsyncram_lus1:auto_generated.address_b[16]
address_b[17] => altsyncram_lus1:auto_generated.address_b[17]
address_b[18] => altsyncram_lus1:auto_generated.address_b[18]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lus1:auto_generated.clock0
clock1 => altsyncram_lus1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_lus1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TFT_Oscillo|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_lus1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[13] => decode_3na:decode2.data[0]
address_a[13] => decode_3na:wren_decode_a.data[0]
address_a[14] => decode_3na:decode2.data[1]
address_a[14] => decode_3na:wren_decode_a.data[1]
address_a[15] => decode_3na:decode2.data[2]
address_a[15] => decode_3na:wren_decode_a.data[2]
address_a[16] => decode_3na:decode2.data[3]
address_a[16] => decode_3na:wren_decode_a.data[3]
address_a[17] => decode_3na:decode2.data[4]
address_a[17] => decode_3na:wren_decode_a.data[4]
address_a[18] => decode_3na:decode2.data[5]
address_a[18] => decode_3na:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_3na:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_3na:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_3na:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_3na:rden_decode_b.data[3]
address_b[17] => address_reg_b[4].DATAIN
address_b[17] => decode_3na:rden_decode_b.data[4]
address_b[18] => address_reg_b[5].DATAIN
address_b[18] => decode_3na:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[5].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
data_a[0] => ram_block1a38.PORTADATAIN
data_a[0] => ram_block1a39.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a41.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a43.PORTADATAIN
data_a[0] => ram_block1a44.PORTADATAIN
data_a[0] => ram_block1a45.PORTADATAIN
data_a[0] => ram_block1a46.PORTADATAIN
q_b[0] <= mux_chb:mux3.result[0]
rden_b => decode_3na:rden_decode_b.enable
rden_b => address_reg_b[5].ENA
rden_b => address_reg_b[4].ENA
rden_b => address_reg_b[3].ENA
rden_b => address_reg_b[2].ENA
rden_b => address_reg_b[1].ENA
rden_b => address_reg_b[0].ENA
wren_a => decode_3na:decode2.enable
wren_a => decode_3na:wren_decode_a.enable


|TFT_Oscillo|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_lus1:auto_generated|decode_3na:decode2
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1067w[1].IN0
data[0] => w_anode1078w[1].IN1
data[0] => w_anode1088w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1160w[1].IN0
data[0] => w_anode1171w[1].IN1
data[0] => w_anode1181w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1253w[1].IN0
data[0] => w_anode1264w[1].IN1
data[0] => w_anode1274w[1].IN0
data[0] => w_anode1284w[1].IN1
data[0] => w_anode1294w[1].IN0
data[0] => w_anode1304w[1].IN1
data[0] => w_anode1314w[1].IN0
data[0] => w_anode1324w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1357w[1].IN1
data[0] => w_anode1367w[1].IN0
data[0] => w_anode1377w[1].IN1
data[0] => w_anode1387w[1].IN0
data[0] => w_anode1397w[1].IN1
data[0] => w_anode1407w[1].IN0
data[0] => w_anode1417w[1].IN1
data[0] => w_anode688w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode788w[1].IN0
data[0] => w_anode799w[1].IN1
data[0] => w_anode809w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode881w[1].IN0
data[0] => w_anode892w[1].IN1
data[0] => w_anode902w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode974w[1].IN0
data[0] => w_anode985w[1].IN1
data[0] => w_anode995w[1].IN0
data[1] => w_anode1005w[2].IN1
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN0
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1045w[2].IN1
data[1] => w_anode1067w[2].IN0
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1088w[2].IN1
data[1] => w_anode1098w[2].IN1
data[1] => w_anode1108w[2].IN0
data[1] => w_anode1118w[2].IN0
data[1] => w_anode1128w[2].IN1
data[1] => w_anode1138w[2].IN1
data[1] => w_anode1160w[2].IN0
data[1] => w_anode1171w[2].IN0
data[1] => w_anode1181w[2].IN1
data[1] => w_anode1191w[2].IN1
data[1] => w_anode1201w[2].IN0
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1221w[2].IN1
data[1] => w_anode1231w[2].IN1
data[1] => w_anode1253w[2].IN0
data[1] => w_anode1264w[2].IN0
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN1
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN0
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN1
data[1] => w_anode1346w[2].IN0
data[1] => w_anode1357w[2].IN0
data[1] => w_anode1367w[2].IN1
data[1] => w_anode1377w[2].IN1
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN0
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN1
data[1] => w_anode688w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode788w[2].IN0
data[1] => w_anode799w[2].IN0
data[1] => w_anode809w[2].IN1
data[1] => w_anode819w[2].IN1
data[1] => w_anode829w[2].IN0
data[1] => w_anode839w[2].IN0
data[1] => w_anode849w[2].IN1
data[1] => w_anode859w[2].IN1
data[1] => w_anode881w[2].IN0
data[1] => w_anode892w[2].IN0
data[1] => w_anode902w[2].IN1
data[1] => w_anode912w[2].IN1
data[1] => w_anode922w[2].IN0
data[1] => w_anode932w[2].IN0
data[1] => w_anode942w[2].IN1
data[1] => w_anode952w[2].IN1
data[1] => w_anode974w[2].IN0
data[1] => w_anode985w[2].IN0
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1088w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN1
data[2] => w_anode1118w[3].IN1
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1171w[3].IN0
data[2] => w_anode1181w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN1
data[2] => w_anode1211w[3].IN1
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN0
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN1
data[2] => w_anode1346w[3].IN0
data[2] => w_anode1357w[3].IN0
data[2] => w_anode1367w[3].IN0
data[2] => w_anode1377w[3].IN0
data[2] => w_anode1387w[3].IN1
data[2] => w_anode1397w[3].IN1
data[2] => w_anode1407w[3].IN1
data[2] => w_anode1417w[3].IN1
data[2] => w_anode688w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode788w[3].IN0
data[2] => w_anode799w[3].IN0
data[2] => w_anode809w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN1
data[2] => w_anode839w[3].IN1
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode881w[3].IN0
data[2] => w_anode892w[3].IN0
data[2] => w_anode902w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN1
data[2] => w_anode932w[3].IN1
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode974w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1056w[1].IN0
data[3] => w_anode1149w[1].IN1
data[3] => w_anode1242w[1].IN0
data[3] => w_anode1335w[1].IN1
data[3] => w_anode671w[1].IN0
data[3] => w_anode777w[1].IN1
data[3] => w_anode870w[1].IN0
data[3] => w_anode963w[1].IN1
data[4] => w_anode1056w[2].IN0
data[4] => w_anode1149w[2].IN0
data[4] => w_anode1242w[2].IN1
data[4] => w_anode1335w[2].IN1
data[4] => w_anode671w[2].IN0
data[4] => w_anode777w[2].IN0
data[4] => w_anode870w[2].IN1
data[4] => w_anode963w[2].IN1
data[5] => w_anode1056w[3].IN1
data[5] => w_anode1149w[3].IN1
data[5] => w_anode1242w[3].IN1
data[5] => w_anode1335w[3].IN1
data[5] => w_anode671w[3].IN0
data[5] => w_anode777w[3].IN0
data[5] => w_anode870w[3].IN0
data[5] => w_anode963w[3].IN0
enable => w_anode1056w[1].IN0
enable => w_anode1149w[1].IN0
enable => w_anode1242w[1].IN0
enable => w_anode1335w[1].IN0
enable => w_anode671w[1].IN0
enable => w_anode777w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode963w[1].IN0
eq[0] <= w_anode688w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1067w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1088w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1098w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode1128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode1138w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode1160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode1171w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode1181w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode1191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1201w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1211w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1221w[3].DB_MAX_OUTPUT_PORT_TYPE


|TFT_Oscillo|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_lus1:auto_generated|decode_3na:rden_decode_b
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1067w[1].IN0
data[0] => w_anode1078w[1].IN1
data[0] => w_anode1088w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1160w[1].IN0
data[0] => w_anode1171w[1].IN1
data[0] => w_anode1181w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1253w[1].IN0
data[0] => w_anode1264w[1].IN1
data[0] => w_anode1274w[1].IN0
data[0] => w_anode1284w[1].IN1
data[0] => w_anode1294w[1].IN0
data[0] => w_anode1304w[1].IN1
data[0] => w_anode1314w[1].IN0
data[0] => w_anode1324w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1357w[1].IN1
data[0] => w_anode1367w[1].IN0
data[0] => w_anode1377w[1].IN1
data[0] => w_anode1387w[1].IN0
data[0] => w_anode1397w[1].IN1
data[0] => w_anode1407w[1].IN0
data[0] => w_anode1417w[1].IN1
data[0] => w_anode688w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode788w[1].IN0
data[0] => w_anode799w[1].IN1
data[0] => w_anode809w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode881w[1].IN0
data[0] => w_anode892w[1].IN1
data[0] => w_anode902w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode974w[1].IN0
data[0] => w_anode985w[1].IN1
data[0] => w_anode995w[1].IN0
data[1] => w_anode1005w[2].IN1
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN0
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1045w[2].IN1
data[1] => w_anode1067w[2].IN0
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1088w[2].IN1
data[1] => w_anode1098w[2].IN1
data[1] => w_anode1108w[2].IN0
data[1] => w_anode1118w[2].IN0
data[1] => w_anode1128w[2].IN1
data[1] => w_anode1138w[2].IN1
data[1] => w_anode1160w[2].IN0
data[1] => w_anode1171w[2].IN0
data[1] => w_anode1181w[2].IN1
data[1] => w_anode1191w[2].IN1
data[1] => w_anode1201w[2].IN0
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1221w[2].IN1
data[1] => w_anode1231w[2].IN1
data[1] => w_anode1253w[2].IN0
data[1] => w_anode1264w[2].IN0
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN1
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN0
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN1
data[1] => w_anode1346w[2].IN0
data[1] => w_anode1357w[2].IN0
data[1] => w_anode1367w[2].IN1
data[1] => w_anode1377w[2].IN1
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN0
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN1
data[1] => w_anode688w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode788w[2].IN0
data[1] => w_anode799w[2].IN0
data[1] => w_anode809w[2].IN1
data[1] => w_anode819w[2].IN1
data[1] => w_anode829w[2].IN0
data[1] => w_anode839w[2].IN0
data[1] => w_anode849w[2].IN1
data[1] => w_anode859w[2].IN1
data[1] => w_anode881w[2].IN0
data[1] => w_anode892w[2].IN0
data[1] => w_anode902w[2].IN1
data[1] => w_anode912w[2].IN1
data[1] => w_anode922w[2].IN0
data[1] => w_anode932w[2].IN0
data[1] => w_anode942w[2].IN1
data[1] => w_anode952w[2].IN1
data[1] => w_anode974w[2].IN0
data[1] => w_anode985w[2].IN0
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1088w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN1
data[2] => w_anode1118w[3].IN1
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1171w[3].IN0
data[2] => w_anode1181w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN1
data[2] => w_anode1211w[3].IN1
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN0
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN1
data[2] => w_anode1346w[3].IN0
data[2] => w_anode1357w[3].IN0
data[2] => w_anode1367w[3].IN0
data[2] => w_anode1377w[3].IN0
data[2] => w_anode1387w[3].IN1
data[2] => w_anode1397w[3].IN1
data[2] => w_anode1407w[3].IN1
data[2] => w_anode1417w[3].IN1
data[2] => w_anode688w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode788w[3].IN0
data[2] => w_anode799w[3].IN0
data[2] => w_anode809w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN1
data[2] => w_anode839w[3].IN1
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode881w[3].IN0
data[2] => w_anode892w[3].IN0
data[2] => w_anode902w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN1
data[2] => w_anode932w[3].IN1
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode974w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1056w[1].IN0
data[3] => w_anode1149w[1].IN1
data[3] => w_anode1242w[1].IN0
data[3] => w_anode1335w[1].IN1
data[3] => w_anode671w[1].IN0
data[3] => w_anode777w[1].IN1
data[3] => w_anode870w[1].IN0
data[3] => w_anode963w[1].IN1
data[4] => w_anode1056w[2].IN0
data[4] => w_anode1149w[2].IN0
data[4] => w_anode1242w[2].IN1
data[4] => w_anode1335w[2].IN1
data[4] => w_anode671w[2].IN0
data[4] => w_anode777w[2].IN0
data[4] => w_anode870w[2].IN1
data[4] => w_anode963w[2].IN1
data[5] => w_anode1056w[3].IN1
data[5] => w_anode1149w[3].IN1
data[5] => w_anode1242w[3].IN1
data[5] => w_anode1335w[3].IN1
data[5] => w_anode671w[3].IN0
data[5] => w_anode777w[3].IN0
data[5] => w_anode870w[3].IN0
data[5] => w_anode963w[3].IN0
enable => w_anode1056w[1].IN0
enable => w_anode1149w[1].IN0
enable => w_anode1242w[1].IN0
enable => w_anode1335w[1].IN0
enable => w_anode671w[1].IN0
enable => w_anode777w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode963w[1].IN0
eq[0] <= w_anode688w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1067w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1088w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1098w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode1128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode1138w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode1160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode1171w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode1181w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode1191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1201w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1211w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1221w[3].DB_MAX_OUTPUT_PORT_TYPE


|TFT_Oscillo|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_lus1:auto_generated|decode_3na:wren_decode_a
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1067w[1].IN0
data[0] => w_anode1078w[1].IN1
data[0] => w_anode1088w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1160w[1].IN0
data[0] => w_anode1171w[1].IN1
data[0] => w_anode1181w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1253w[1].IN0
data[0] => w_anode1264w[1].IN1
data[0] => w_anode1274w[1].IN0
data[0] => w_anode1284w[1].IN1
data[0] => w_anode1294w[1].IN0
data[0] => w_anode1304w[1].IN1
data[0] => w_anode1314w[1].IN0
data[0] => w_anode1324w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1357w[1].IN1
data[0] => w_anode1367w[1].IN0
data[0] => w_anode1377w[1].IN1
data[0] => w_anode1387w[1].IN0
data[0] => w_anode1397w[1].IN1
data[0] => w_anode1407w[1].IN0
data[0] => w_anode1417w[1].IN1
data[0] => w_anode688w[1].IN0
data[0] => w_anode705w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode725w[1].IN1
data[0] => w_anode735w[1].IN0
data[0] => w_anode745w[1].IN1
data[0] => w_anode755w[1].IN0
data[0] => w_anode765w[1].IN1
data[0] => w_anode788w[1].IN0
data[0] => w_anode799w[1].IN1
data[0] => w_anode809w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode881w[1].IN0
data[0] => w_anode892w[1].IN1
data[0] => w_anode902w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode974w[1].IN0
data[0] => w_anode985w[1].IN1
data[0] => w_anode995w[1].IN0
data[1] => w_anode1005w[2].IN1
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN0
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1045w[2].IN1
data[1] => w_anode1067w[2].IN0
data[1] => w_anode1078w[2].IN0
data[1] => w_anode1088w[2].IN1
data[1] => w_anode1098w[2].IN1
data[1] => w_anode1108w[2].IN0
data[1] => w_anode1118w[2].IN0
data[1] => w_anode1128w[2].IN1
data[1] => w_anode1138w[2].IN1
data[1] => w_anode1160w[2].IN0
data[1] => w_anode1171w[2].IN0
data[1] => w_anode1181w[2].IN1
data[1] => w_anode1191w[2].IN1
data[1] => w_anode1201w[2].IN0
data[1] => w_anode1211w[2].IN0
data[1] => w_anode1221w[2].IN1
data[1] => w_anode1231w[2].IN1
data[1] => w_anode1253w[2].IN0
data[1] => w_anode1264w[2].IN0
data[1] => w_anode1274w[2].IN1
data[1] => w_anode1284w[2].IN1
data[1] => w_anode1294w[2].IN0
data[1] => w_anode1304w[2].IN0
data[1] => w_anode1314w[2].IN1
data[1] => w_anode1324w[2].IN1
data[1] => w_anode1346w[2].IN0
data[1] => w_anode1357w[2].IN0
data[1] => w_anode1367w[2].IN1
data[1] => w_anode1377w[2].IN1
data[1] => w_anode1387w[2].IN0
data[1] => w_anode1397w[2].IN0
data[1] => w_anode1407w[2].IN1
data[1] => w_anode1417w[2].IN1
data[1] => w_anode688w[2].IN0
data[1] => w_anode705w[2].IN0
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode735w[2].IN0
data[1] => w_anode745w[2].IN0
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode788w[2].IN0
data[1] => w_anode799w[2].IN0
data[1] => w_anode809w[2].IN1
data[1] => w_anode819w[2].IN1
data[1] => w_anode829w[2].IN0
data[1] => w_anode839w[2].IN0
data[1] => w_anode849w[2].IN1
data[1] => w_anode859w[2].IN1
data[1] => w_anode881w[2].IN0
data[1] => w_anode892w[2].IN0
data[1] => w_anode902w[2].IN1
data[1] => w_anode912w[2].IN1
data[1] => w_anode922w[2].IN0
data[1] => w_anode932w[2].IN0
data[1] => w_anode942w[2].IN1
data[1] => w_anode952w[2].IN1
data[1] => w_anode974w[2].IN0
data[1] => w_anode985w[2].IN0
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1067w[3].IN0
data[2] => w_anode1078w[3].IN0
data[2] => w_anode1088w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN1
data[2] => w_anode1118w[3].IN1
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1160w[3].IN0
data[2] => w_anode1171w[3].IN0
data[2] => w_anode1181w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN1
data[2] => w_anode1211w[3].IN1
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1253w[3].IN0
data[2] => w_anode1264w[3].IN0
data[2] => w_anode1274w[3].IN0
data[2] => w_anode1284w[3].IN0
data[2] => w_anode1294w[3].IN1
data[2] => w_anode1304w[3].IN1
data[2] => w_anode1314w[3].IN1
data[2] => w_anode1324w[3].IN1
data[2] => w_anode1346w[3].IN0
data[2] => w_anode1357w[3].IN0
data[2] => w_anode1367w[3].IN0
data[2] => w_anode1377w[3].IN0
data[2] => w_anode1387w[3].IN1
data[2] => w_anode1397w[3].IN1
data[2] => w_anode1407w[3].IN1
data[2] => w_anode1417w[3].IN1
data[2] => w_anode688w[3].IN0
data[2] => w_anode705w[3].IN0
data[2] => w_anode715w[3].IN0
data[2] => w_anode725w[3].IN0
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode788w[3].IN0
data[2] => w_anode799w[3].IN0
data[2] => w_anode809w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN1
data[2] => w_anode839w[3].IN1
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode881w[3].IN0
data[2] => w_anode892w[3].IN0
data[2] => w_anode902w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN1
data[2] => w_anode932w[3].IN1
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode974w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1056w[1].IN0
data[3] => w_anode1149w[1].IN1
data[3] => w_anode1242w[1].IN0
data[3] => w_anode1335w[1].IN1
data[3] => w_anode671w[1].IN0
data[3] => w_anode777w[1].IN1
data[3] => w_anode870w[1].IN0
data[3] => w_anode963w[1].IN1
data[4] => w_anode1056w[2].IN0
data[4] => w_anode1149w[2].IN0
data[4] => w_anode1242w[2].IN1
data[4] => w_anode1335w[2].IN1
data[4] => w_anode671w[2].IN0
data[4] => w_anode777w[2].IN0
data[4] => w_anode870w[2].IN1
data[4] => w_anode963w[2].IN1
data[5] => w_anode1056w[3].IN1
data[5] => w_anode1149w[3].IN1
data[5] => w_anode1242w[3].IN1
data[5] => w_anode1335w[3].IN1
data[5] => w_anode671w[3].IN0
data[5] => w_anode777w[3].IN0
data[5] => w_anode870w[3].IN0
data[5] => w_anode963w[3].IN0
enable => w_anode1056w[1].IN0
enable => w_anode1149w[1].IN0
enable => w_anode1242w[1].IN0
enable => w_anode1335w[1].IN0
enable => w_anode671w[1].IN0
enable => w_anode777w[1].IN0
enable => w_anode870w[1].IN0
enable => w_anode963w[1].IN0
eq[0] <= w_anode688w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode788w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode881w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode974w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode985w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1067w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1078w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1088w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1098w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1118w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode1128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode1138w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode1160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode1171w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode1181w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode1191w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode1201w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode1211w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode1221w[3].DB_MAX_OUTPUT_PORT_TYPE


|TFT_Oscillo|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_lus1:auto_generated|mux_chb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
data[35] => l1_w0_n17_mux_dataout.IN1
data[36] => l1_w0_n18_mux_dataout.IN1
data[37] => l1_w0_n18_mux_dataout.IN1
data[38] => l1_w0_n19_mux_dataout.IN1
data[39] => l1_w0_n19_mux_dataout.IN1
data[40] => l1_w0_n20_mux_dataout.IN1
data[41] => l1_w0_n20_mux_dataout.IN1
data[42] => l1_w0_n21_mux_dataout.IN1
data[43] => l1_w0_n21_mux_dataout.IN1
data[44] => l1_w0_n22_mux_dataout.IN1
data[45] => l1_w0_n22_mux_dataout.IN1
data[46] => l1_w0_n23_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|TFT_Oscillo|TFT_image:TFT_image
clk_vga => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
tft_req => rden.DATAIN
data_in => display_data[15].DATAIN
data_in => display_data[14].DATAIN
data_in => display_data[13].DATAIN
data_in => display_data[12].DATAIN
data_in => display_data[11].DATAIN
data_in => display_data[10].DATAIN
data_in => display_data[9].DATAIN
data_in => display_data[8].DATAIN
data_in => display_data[7].DATAIN
data_in => display_data[6].DATAIN
data_in => display_data[5].DATAIN
data_in => display_data[4].DATAIN
data_in => display_data[3].DATAIN
data_in => display_data[2].DATAIN
data_in => display_data[1].DATAIN
data_in => display_data[0].DATAIN
hcount[0] => Add0.IN42
hcount[1] => Add0.IN41
hcount[2] => Add0.IN40
hcount[3] => Add0.IN39
hcount[4] => Add0.IN38
hcount[5] => Add0.IN37
hcount[6] => Add0.IN36
hcount[7] => Add0.IN35
hcount[8] => Add0.IN34
hcount[9] => Add0.IN33
hcount[10] => Add0.IN32
vcount[0] => Mult0.IN20
vcount[1] => Mult0.IN19
vcount[2] => Mult0.IN18
vcount[3] => Mult0.IN17
vcount[4] => Mult0.IN16
vcount[5] => Mult0.IN15
vcount[6] => Mult0.IN14
vcount[7] => Mult0.IN13
vcount[8] => Mult0.IN12
vcount[9] => Mult0.IN11
vcount[10] => Mult0.IN10
addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rden <= tft_req.DB_MAX_OUTPUT_PORT_TYPE
display_data[0] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[1] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[2] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[3] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[4] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[5] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[6] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[7] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[8] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[9] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[10] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[11] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[12] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[13] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[14] <= data_in.DB_MAX_OUTPUT_PORT_TYPE
display_data[15] <= data_in.DB_MAX_OUTPUT_PORT_TYPE


|TFT_Oscillo|TFT_driver:TFT_driver
clk_vga => vcount_r[0].CLK
clk_vga => vcount_r[1].CLK
clk_vga => vcount_r[2].CLK
clk_vga => vcount_r[3].CLK
clk_vga => vcount_r[4].CLK
clk_vga => vcount_r[5].CLK
clk_vga => vcount_r[6].CLK
clk_vga => vcount_r[7].CLK
clk_vga => vcount_r[8].CLK
clk_vga => vcount_r[9].CLK
clk_vga => vcount_r[10].CLK
clk_vga => hcount_r[0].CLK
clk_vga => hcount_r[1].CLK
clk_vga => hcount_r[2].CLK
clk_vga => hcount_r[3].CLK
clk_vga => hcount_r[4].CLK
clk_vga => hcount_r[5].CLK
clk_vga => hcount_r[6].CLK
clk_vga => hcount_r[7].CLK
clk_vga => hcount_r[8].CLK
clk_vga => hcount_r[9].CLK
clk_vga => hcount_r[10].CLK
clk_vga => tft_clk.DATAIN
rst_n => tft_pwm.DATAIN
rst_n => hcount_r[0].ACLR
rst_n => hcount_r[1].ACLR
rst_n => hcount_r[2].ACLR
rst_n => hcount_r[3].ACLR
rst_n => hcount_r[4].ACLR
rst_n => hcount_r[5].ACLR
rst_n => hcount_r[6].ACLR
rst_n => hcount_r[7].ACLR
rst_n => hcount_r[8].ACLR
rst_n => hcount_r[9].ACLR
rst_n => hcount_r[10].ACLR
rst_n => vcount_r[0].ACLR
rst_n => vcount_r[1].ACLR
rst_n => vcount_r[2].ACLR
rst_n => vcount_r[3].ACLR
rst_n => vcount_r[4].ACLR
rst_n => vcount_r[5].ACLR
rst_n => vcount_r[6].ACLR
rst_n => vcount_r[7].ACLR
rst_n => vcount_r[8].ACLR
rst_n => vcount_r[9].ACLR
rst_n => vcount_r[10].ACLR
data_in[0] => tft_rgb.DATAB
data_in[1] => tft_rgb.DATAB
data_in[2] => tft_rgb.DATAB
data_in[3] => tft_rgb.DATAB
data_in[4] => tft_rgb.DATAB
data_in[5] => tft_rgb.DATAB
data_in[6] => tft_rgb.DATAB
data_in[7] => tft_rgb.DATAB
data_in[8] => tft_rgb.DATAB
data_in[9] => tft_rgb.DATAB
data_in[10] => tft_rgb.DATAB
data_in[11] => tft_rgb.DATAB
data_in[12] => tft_rgb.DATAB
data_in[13] => tft_rgb.DATAB
data_in[14] => tft_rgb.DATAB
data_in[15] => tft_rgb.DATAB
hcount[0] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[1] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[2] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[3] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[4] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[5] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[6] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[7] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[8] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[9] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
hcount[10] <= hcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[0] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[1] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[2] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[3] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[4] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[5] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[6] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[7] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[8] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[9] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
vcount[10] <= vcount.DB_MAX_OUTPUT_PORT_TYPE
tft_req <= tft_req.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[0] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[1] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[2] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[3] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[4] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[5] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[6] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[7] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[8] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[9] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[10] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[11] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[12] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[13] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[14] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[15] <= tft_rgb.DB_MAX_OUTPUT_PORT_TYPE
tft_hs <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
tft_vs <= LessThan9.DB_MAX_OUTPUT_PORT_TYPE
tft_clk <= clk_vga.DB_MAX_OUTPUT_PORT_TYPE
tft_de <= tft_de.DB_MAX_OUTPUT_PORT_TYPE
tft_pwm <= rst_n.DB_MAX_OUTPUT_PORT_TYPE
tft_blank_n <= tft_de.DB_MAX_OUTPUT_PORT_TYPE


