TimeQuest Timing Analyzer report for Nios
Mon Apr 25 23:41:31 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'clk'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'clk'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'clk'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'clk'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'clk'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'clk'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'clk'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; Nios                                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                   ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                               ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; Nios.sdc                                                                                    ; OK     ; Mon Apr 25 23:41:27 2016 ;
; c:/users/stefan/documents/project/db/ip/de2_115_qsys/submodules/de2_115_qsys_nios2_qsys.sdc ; OK     ; Mon Apr 25 23:41:27 2016 ;
; c:/users/stefan/documents/project/db/ip/de2_115_qsys/submodules/altera_reset_controller.sdc ; OK     ; Mon Apr 25 23:41:27 2016 ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 77.68 MHz  ; 77.68 MHz       ; clk                 ;      ;
; 151.84 MHz ; 151.84 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 7.127  ; 0.000         ;
; altera_reserved_tck ; 46.707 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.332 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 13.148 ; 0.000         ;
; altera_reserved_tck ; 47.668 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.179 ; 0.000         ;
; clk                 ; 5.616 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk                 ; 9.498  ; 0.000              ;
; altera_reserved_tck ; 49.632 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.127 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[1]                                                                                                ; led[1]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -3.099     ; 9.754      ;
; 8.630 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[0]                                                                                                ; led[0]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -3.099     ; 8.251      ;
; 8.706 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.251      ; 11.583     ;
; 8.706 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.251      ; 11.583     ;
; 8.708 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.257      ; 11.587     ;
; 8.708 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.257      ; 11.587     ;
; 8.709 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.248      ; 11.577     ;
; 8.709 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.248      ; 11.577     ;
; 8.711 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.254      ; 11.581     ;
; 8.711 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.254      ; 11.581     ;
; 8.785 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.195      ; 11.448     ;
; 8.873 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.265      ; 11.430     ;
; 8.873 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.265      ; 11.430     ;
; 8.875 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.271      ; 11.434     ;
; 8.875 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.271      ; 11.434     ;
; 8.886 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.214      ; 11.366     ;
; 8.887 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.250      ; 11.401     ;
; 8.887 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.250      ; 11.401     ;
; 8.889 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.256      ; 11.405     ;
; 8.889 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.256      ; 11.405     ;
; 8.900 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.256      ; 11.394     ;
; 8.900 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.256      ; 11.394     ;
; 8.902 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.243      ; 11.379     ;
; 8.902 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.243      ; 11.379     ;
; 8.902 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.262      ; 11.398     ;
; 8.902 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.262      ; 11.398     ;
; 8.904 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.249      ; 11.383     ;
; 8.904 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.249      ; 11.383     ;
; 8.971 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.219      ; 11.286     ;
; 9.016 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                                                                                        ; clk          ; clk         ; 20.000       ; -0.080     ; 10.902     ;
; 9.058 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.192      ; 11.172     ;
; 9.063 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.245      ; 11.220     ;
; 9.063 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.245      ; 11.220     ;
; 9.065 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.251      ; 11.224     ;
; 9.065 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.251      ; 11.224     ;
; 9.067 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.187      ; 11.158     ;
; 9.072 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.192      ; 11.158     ;
; 9.146 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a188~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.218      ; 11.110     ;
; 9.159 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.211      ; 11.090     ;
; 9.168 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.206      ; 11.076     ;
; 9.173 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.211      ; 11.076     ;
; 9.184 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.192      ; 11.046     ;
; 9.185 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.226      ; 11.079     ;
; 9.185 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.226      ; 11.079     ;
; 9.187 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.232      ; 11.083     ;
; 9.187 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.232      ; 11.083     ;
; 9.188 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.238      ; 11.088     ;
; 9.188 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.238      ; 11.088     ;
; 9.188 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a69~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.227      ; 11.077     ;
; 9.190 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.244      ; 11.092     ;
; 9.190 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.244      ; 11.092     ;
; 9.211 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.231      ; 11.058     ;
; 9.211 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.231      ; 11.058     ;
; 9.212 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[3]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.187      ; 11.013     ;
; 9.213 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.237      ; 11.062     ;
; 9.213 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.237      ; 11.062     ;
; 9.213 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a176~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.254      ; 11.079     ;
; 9.214 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.195      ; 11.019     ;
; 9.224 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.220      ; 11.034     ;
; 9.224 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.220      ; 11.034     ;
; 9.226 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.226      ; 11.038     ;
; 9.226 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.226      ; 11.038     ;
; 9.228 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.238      ; 11.048     ;
; 9.228 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.238      ; 11.048     ;
; 9.230 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.244      ; 11.052     ;
; 9.230 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.244      ; 11.052     ;
; 9.230 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a89~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.179      ; 10.987     ;
; 9.239 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[6]                                                                                                ; led[6]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -3.099     ; 7.642      ;
; 9.244 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.216      ; 11.010     ;
; 9.249 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.250      ; 11.039     ;
; 9.249 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.250      ; 11.039     ;
; 9.251 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.256      ; 11.043     ;
; 9.251 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.256      ; 11.043     ;
; 9.253 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.211      ; 10.996     ;
; 9.255 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a158~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.196      ; 10.979     ;
; 9.258 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.216      ; 10.996     ;
; 9.259 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.212      ; 10.991     ;
; 9.281 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a64~porta_we_reg  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[0]                                                                                   ; clk          ; clk         ; 20.000       ; -0.374     ; 10.343     ;
; 9.282 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a64~porta_we_reg  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                   ; clk          ; clk         ; 20.000       ; -0.374     ; 10.342     ;
; 9.283 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.271      ; 11.026     ;
; 9.283 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.187      ; 10.942     ;
; 9.285 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.211      ; 10.964     ;
; 9.298 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                                                                                        ; clk          ; clk         ; 20.000       ; -0.088     ; 10.612     ;
; 9.305 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.173      ; 10.906     ;
; 9.311 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[1]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.187      ; 10.914     ;
; 9.313 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[3]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.206      ; 10.931     ;
; 9.319 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.187      ; 10.906     ;
; 9.320 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.243      ; 10.961     ;
; 9.333 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.231      ; 10.936     ;
; 9.333 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a191~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.235      ; 10.940     ;
; 9.333 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[0]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.195      ; 10.900     ;
; 9.339 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[4]                                                                                                ; led[4]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -3.099     ; 7.542      ;
; 9.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[7]                                                                                                ; led[7]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -3.099     ; 7.529      ;
; 9.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a28~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.214      ; 10.899     ;
; 9.356 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a156~porta_we_reg ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[28]                                                                                  ; clk          ; clk         ; 20.000       ; -0.386     ; 10.256     ;
; 9.370 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.216      ; 10.884     ;
; 9.372 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a148~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.193      ; 10.859     ;
; 9.382 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a156~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.204      ; 10.860     ;
; 9.387 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.192      ; 10.843     ;
; 9.397 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.246      ; 10.887     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.369      ;
; 46.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.292      ;
; 46.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.068      ; 3.161      ;
; 46.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.143      ;
; 46.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.143      ;
; 47.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.020      ;
; 47.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.048      ;
; 47.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.923      ;
; 47.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.068      ; 2.889      ;
; 47.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.754      ;
; 47.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.715      ;
; 47.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 2.638      ;
; 47.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 2.610      ;
; 47.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.610      ;
; 47.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 2.568      ;
; 47.578 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.498      ;
; 47.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.341      ;
; 49.093 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 0.983      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.647      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.307      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.078      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 94.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.021      ;
; 95.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.912      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.848      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.848      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.848      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.835      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.835      ;
; 95.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.786      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.736      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.736      ;
; 95.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.653      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.577      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.577      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.534      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.534      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.534      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.480      ;
; 95.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.461      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.316      ;
; 95.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.316      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.298      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.279      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[31]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.450      ; 1.004      ;
; 0.336 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_bht_module:DE2_115_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.443      ; 1.001      ;
; 0.338 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.450      ; 1.010      ;
; 0.339 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[26]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.450      ; 1.011      ;
; 0.343 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[25]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.450      ; 1.015      ;
; 0.345 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.009      ;
; 0.345 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.009      ;
; 0.348 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_bht_module:DE2_115_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.442      ; 1.012      ;
; 0.350 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.014      ;
; 0.350 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[15]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.450      ; 1.022      ;
; 0.350 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[20]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.450      ; 1.022      ;
; 0.351 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.015      ;
; 0.351 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.437      ; 1.010      ;
; 0.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.011      ;
; 0.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[29]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.449      ; 1.023      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.018      ;
; 0.356 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.020      ;
; 0.359 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.023      ;
; 0.361 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.020      ;
; 0.361 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.437      ; 1.020      ;
; 0.362 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[24]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.449      ; 1.034      ;
; 0.365 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.029      ;
; 0.365 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.024      ;
; 0.365 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.436      ; 1.023      ;
; 0.366 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.435      ; 1.023      ;
; 0.367 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[7]                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.448      ; 1.037      ;
; 0.370 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.034      ;
; 0.371 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[0]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.435      ; 1.028      ;
; 0.371 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.436      ; 1.029      ;
; 0.373 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.036      ;
; 0.374 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.438      ; 1.034      ;
; 0.379 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.438      ; 1.039      ;
; 0.381 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.045      ;
; 0.381 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[6]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.044      ;
; 0.384 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.446      ; 1.052      ;
; 0.388 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[16]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_tag_module:DE2_115_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_c8h1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.442      ; 1.052      ;
; 0.389 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.048      ;
; 0.389 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[19]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.052      ;
; 0.389 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.436      ; 1.047      ;
; 0.391 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.444      ; 1.057      ;
; 0.393 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.437      ; 1.052      ;
; 0.395 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.059      ;
; 0.397 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[0]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.446      ; 1.065      ;
; 0.398 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.435      ; 1.055      ;
; 0.399 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.446      ; 1.067      ;
; 0.400 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.064      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|resetlatch             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|resetlatch                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|jtag_break             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|jtag_break                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_rd                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_rd                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|write                                                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|write                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed_started                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed_started                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[1]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[1]                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|pending_response_count[0]                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|pending_response_count[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|has_pending_responses                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|has_pending_responses                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][97]                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][97]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_go             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_go                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_avalon_reg:the_DE2_115_QSYS_nios2_qsys_nios2_avalon_reg|oci_single_step_mode ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_avalon_reg:the_DE2_115_QSYS_nios2_qsys_nios2_avalon_reg|oci_single_step_mode     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_error          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_error              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_rd                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_rd                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|read                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|read                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.440 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.707      ;
; 0.441 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.707      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.451 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.721      ;
; 0.459 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.731      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.737      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.747      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.559 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.561 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.562 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.576 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.578 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.848      ;
; 0.584 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.850      ;
; 0.585 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.851      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.855      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.857      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.871      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.612 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.878      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.633 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.898      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.643 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.148 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clk          ; clk         ; 20.000       ; -0.272     ; 6.356      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
; 13.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clk          ; clk         ; 20.000       ; -0.277     ; 6.350      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 2.375      ;
; 47.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 2.375      ;
; 48.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 1.788      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.375      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.375      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.375      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 2.357      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 2.323      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.273      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.151      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.151      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.151      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.151      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.033      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.033      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.033      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.891      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.891      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.849      ;
; 98.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.846      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.806      ;
; 98.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.780      ;
; 98.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.780      ;
; 98.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.578      ;
; 98.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.578      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.446      ;
; 1.179  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.446      ;
; 1.406  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.676      ;
; 1.406  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.676      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.682      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.441  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.706      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.715      ;
; 1.479  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.744      ;
; 1.479  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.744      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.917      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.917      ;
; 1.645  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.917      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.016      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.016      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.016      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.016      ;
; 1.902  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 1.902  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 1.902  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 1.902  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.173      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.935  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.216      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.939  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.221      ;
; 1.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.269      ;
; 1.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.269      ;
; 1.988  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.269      ;
; 51.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.242      ; 1.670      ;
; 51.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.257      ; 2.269      ;
; 51.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.257      ; 2.269      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                            ; clk          ; clk         ; 0.000        ; 0.118      ; 5.920      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[4]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_logic                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_cmp                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|D_iw[15]                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.107      ; 5.909      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_logic_op[1]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_logic_op[0]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_iw[4]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.106      ; 5.908      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_iw[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_ld_bypass                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ctrl_ld_bypass                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.109      ; 5.911      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_sel                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_shift_rot                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_shift_rot_right                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][77]                                                                                    ; clk          ; clk         ; 0.000        ; 0.119      ; 5.921      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][77]                                                                                    ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][59]                                                                                    ; clk          ; clk         ; 0.000        ; 0.119      ; 5.921      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[3]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_iw[3]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_ld8                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_shift_rot_left                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_rot                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_ld16                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ctrl_ld16                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[0]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.109      ; 5.911      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[5]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.122      ; 5.924      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|W_wr_data[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.084      ; 5.886      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_crst                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.107      ; 5.909      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_break                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_jmp_indirect                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.107      ; 5.909      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                         ; clk          ; clk         ; 0.000        ; 0.121      ; 5.923      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.110      ; 5.912      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.112      ; 5.914      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.111      ; 5.913      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.111      ; 5.913      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.111      ; 5.913      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.111      ; 5.913      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[2]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ld_align_sh16                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[11]                                                           ; clk          ; clk         ; 0.000        ; 0.119      ; 5.921      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.119      ; 5.921      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                         ; clk          ; clk         ; 0.000        ; 0.121      ; 5.923      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][64]                                                                         ; clk          ; clk         ; 0.000        ; 0.121      ; 5.923      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][97]                                                                                    ; clk          ; clk         ; 0.000        ; 0.119      ; 5.921      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                    ; clk          ; clk         ; 0.000        ; 0.122      ; 5.924      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|pending_response_count[0]                                                        ; clk          ; clk         ; 0.000        ; 0.121      ; 5.923      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|has_pending_responses                                                            ; clk          ; clk         ; 0.000        ; 0.121      ; 5.923      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.119      ; 5.921      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[4]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.109      ; 5.911      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[3]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.109      ; 5.911      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[2]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.109      ; 5.911      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.112      ; 5.914      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.112      ; 5.914      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[2]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.112      ; 5.914      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[8]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[19]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.088      ; 5.890      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[6]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.122      ; 5.924      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_dc_addr_wb_inv                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_dc_index_wb_inv                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_st                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_data_offset_match                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.109      ; 5.911      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data[5]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[5]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data[3]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[3]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data[2]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data[1]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[1]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[0]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.105      ; 5.907      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_done                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.104      ; 5.906      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[23]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[16]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[17]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[18]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[19]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[20]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[21]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_partial_prod[22]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 5.879      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|pause_irq                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ien_AF                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                             ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                               ; clk          ; clk         ; 0.000        ; 0.125      ; 5.927      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[5]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.103      ; 5.905      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[8]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 5.890      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[3]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[3]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[7]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 5.890      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[2]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.108      ; 5.910      ;
; 5.616 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[5]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.088      ; 5.890      ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.078 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 85.16 MHz  ; 85.16 MHz       ; clk                 ;      ;
; 167.62 MHz ; 167.62 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 8.257  ; 0.000         ;
; altera_reserved_tck ; 47.017 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.341 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 13.639 ; 0.000         ;
; altera_reserved_tck ; 47.942 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.078 ; 0.000         ;
; clk                 ; 4.998 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.534  ; 0.000             ;
; altera_reserved_tck ; 49.576 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.257  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[1]                                                                                                ; led[1]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -2.815     ; 8.908      ;
; 9.563  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.218      ; 10.685     ;
; 9.563  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.218      ; 10.685     ;
; 9.565  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.214      ; 10.679     ;
; 9.565  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.214      ; 10.679     ;
; 9.565  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.223      ; 10.688     ;
; 9.565  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.223      ; 10.688     ;
; 9.567  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.219      ; 10.682     ;
; 9.567  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.219      ; 10.682     ;
; 9.662  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[0]                                                                                                ; led[0]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -2.815     ; 7.503      ;
; 9.706  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.228      ; 10.552     ;
; 9.706  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.228      ; 10.552     ;
; 9.708  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.233      ; 10.555     ;
; 9.708  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.233      ; 10.555     ;
; 9.717  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.214      ; 10.527     ;
; 9.717  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.214      ; 10.527     ;
; 9.719  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 10.530     ;
; 9.719  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 10.530     ;
; 9.729  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.206      ; 10.507     ;
; 9.729  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.206      ; 10.507     ;
; 9.731  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.211      ; 10.510     ;
; 9.731  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.211      ; 10.510     ;
; 9.731  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.221      ; 10.520     ;
; 9.731  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.221      ; 10.520     ;
; 9.733  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.226      ; 10.523     ;
; 9.733  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.226      ; 10.523     ;
; 9.787  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.163      ; 10.406     ;
; 9.862  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.181      ; 10.349     ;
; 9.898  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.212      ; 10.344     ;
; 9.898  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.212      ; 10.344     ;
; 9.900  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.217      ; 10.347     ;
; 9.900  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.217      ; 10.347     ;
; 9.942  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                                                                                        ; clk          ; clk         ; 20.000       ; -0.072     ; 9.985      ;
; 9.954  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.160      ; 10.236     ;
; 9.955  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.185      ; 10.260     ;
; 9.967  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.160      ; 10.223     ;
; 9.990  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.155      ; 10.195     ;
; 9.999  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.189      ; 10.220     ;
; 9.999  ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.189      ; 10.220     ;
; 10.001 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.194      ; 10.223     ;
; 10.001 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.194      ; 10.223     ;
; 10.004 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.201      ; 10.227     ;
; 10.004 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.201      ; 10.227     ;
; 10.006 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.206      ; 10.230     ;
; 10.006 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.206      ; 10.230     ;
; 10.023 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.195      ; 10.202     ;
; 10.023 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.195      ; 10.202     ;
; 10.025 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.200      ; 10.205     ;
; 10.025 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.200      ; 10.205     ;
; 10.028 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.178      ; 10.180     ;
; 10.033 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.183      ; 10.180     ;
; 10.033 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.183      ; 10.180     ;
; 10.035 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.188      ; 10.183     ;
; 10.035 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.188      ; 10.183     ;
; 10.041 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.178      ; 10.167     ;
; 10.057 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.201      ; 10.174     ;
; 10.057 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.201      ; 10.174     ;
; 10.059 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.206      ; 10.177     ;
; 10.059 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.206      ; 10.177     ;
; 10.059 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.160      ; 10.131     ;
; 10.078 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.214      ; 10.166     ;
; 10.078 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.214      ; 10.166     ;
; 10.080 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.219      ; 10.169     ;
; 10.080 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.219      ; 10.169     ;
; 10.105 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a64~porta_we_reg  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[0]                                                                                   ; clk          ; clk         ; 20.000       ; -0.322     ; 9.572      ;
; 10.106 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a64~porta_we_reg  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                   ; clk          ; clk         ; 20.000       ; -0.322     ; 9.571      ;
; 10.112 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a188~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.186      ; 10.104     ;
; 10.115 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.173      ; 10.088     ;
; 10.121 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.182      ; 10.091     ;
; 10.133 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.178      ; 10.075     ;
; 10.134 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.182      ; 10.078     ;
; 10.137 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[3]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.155      ; 10.048     ;
; 10.139 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a69~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.190      ; 10.081     ;
; 10.157 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.163      ; 10.036     ;
; 10.177 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a176~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.223      ; 10.076     ;
; 10.179 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a89~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.144      ; 9.995      ;
; 10.183 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[6]                                                                                                ; led[6]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -2.815     ; 6.982      ;
; 10.185 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a156~porta_we_reg ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[28]                                                                                  ; clk          ; clk         ; 20.000       ; -0.335     ; 9.479      ;
; 10.191 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[0]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.163      ; 10.002     ;
; 10.198 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                                                                                        ; clk          ; clk         ; 20.000       ; -0.080     ; 9.721      ;
; 10.202 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a191~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.202      ; 10.030     ;
; 10.207 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.179      ; 10.002     ;
; 10.209 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.177      ; 9.998      ;
; 10.210 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a158~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.163      ; 9.983      ;
; 10.222 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.154      ; 9.962      ;
; 10.226 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.182      ; 9.986      ;
; 10.228 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.189      ; 9.991      ;
; 10.228 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.189      ; 9.991      ;
; 10.230 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.194      ; 9.994      ;
; 10.230 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.194      ; 9.994      ;
; 10.235 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.237      ; 10.032     ;
; 10.235 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                                                                                        ; clk          ; clk         ; 20.000       ; -0.075     ; 9.689      ;
; 10.238 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.160      ; 9.952      ;
; 10.239 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[3]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.173      ; 9.964      ;
; 10.242 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.140      ; 9.928      ;
; 10.243 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[1]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a189~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.155      ; 9.942      ;
; 10.248 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                                                                                        ; clk          ; clk         ; 20.000       ; -0.075     ; 9.676      ;
; 10.252 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.153      ; 9.931      ;
; 10.269 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[0]                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.207      ; 9.968      ;
; 10.281 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[4]                                                                                                ; led[4]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -2.815     ; 6.884      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.128      ;
; 47.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.997      ;
; 47.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.896      ;
; 47.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.874      ;
; 47.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.862      ;
; 47.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.777      ;
; 47.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.780      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.621      ;
; 47.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.595      ;
; 47.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.495      ;
; 47.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.451      ;
; 47.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.417      ;
; 47.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.388      ;
; 47.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.377      ;
; 47.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.354      ;
; 47.848 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.295      ;
; 47.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.170      ;
; 49.267 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 0.876      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 94.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.182      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.892      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.735      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.632      ;
; 95.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.523      ;
; 95.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.455      ;
; 95.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.455      ;
; 95.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.452      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.432      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.432      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.432      ;
; 95.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.371      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.276      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.276      ;
; 95.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.268      ;
; 95.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.143      ;
; 95.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.143      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.142      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.142      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.142      ;
; 95.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.081      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.985      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.985      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.985      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.940      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[31]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.403      ; 0.945      ;
; 0.345 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                       ; clk          ; clk         ; 0.000        ; 0.395      ; 0.941      ;
; 0.346 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_bht_module:DE2_115_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                            ; clk          ; clk         ; 0.000        ; 0.395      ; 0.942      ;
; 0.346 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[15]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.403      ; 0.950      ;
; 0.347 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                       ; clk          ; clk         ; 0.000        ; 0.395      ; 0.943      ;
; 0.347 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                       ; clk          ; clk         ; 0.000        ; 0.395      ; 0.943      ;
; 0.348 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.403      ; 0.952      ;
; 0.348 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[26]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.403      ; 0.952      ;
; 0.351 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                       ; clk          ; clk         ; 0.000        ; 0.395      ; 0.947      ;
; 0.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|read                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|read                                                                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_avalon_reg:the_DE2_115_QSYS_nios2_qsys_nios2_avalon_reg|oci_single_step_mode ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_avalon_reg:the_DE2_115_QSYS_nios2_qsys_nios2_avalon_reg|oci_single_step_mode ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_error          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_error          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_rd                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_rd                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|resetlatch             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|resetlatch             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|jtag_break             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|jtag_break             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_rd                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_rd                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|write                                                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|write                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|has_pending_responses                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|has_pending_responses                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[0]                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_active                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[1]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[1]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|pending_response_count[0]                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|pending_response_count[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|has_pending_responses                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|has_pending_responses                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][97]                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][97]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                           ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][97]                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][97]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][59]                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][59]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][77]                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][77]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[25]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.403      ; 0.957      ;
; 0.353 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_go             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_go             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_write                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_write                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_cnt[2]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_cnt[1]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.402 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.416 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.663      ;
; 0.423 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.670      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.670      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.676      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.677      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.685      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.512 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.513 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.516 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.528 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.777      ;
; 0.535 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.779      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.787      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.790      ;
; 0.549 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.801      ;
; 0.569 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.813      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.586 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clk          ; clk         ; 20.000       ; -0.259     ; 5.893      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
; 13.639 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clk          ; clk         ; 20.000       ; -0.263     ; 5.889      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.172      ;
; 47.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.172      ;
; 48.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.610      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.172      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.172      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.172      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.134      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.125      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.082      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.082      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.082      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.082      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 98.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.836      ;
; 98.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.836      ;
; 98.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.836      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.697      ;
; 98.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.697      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.690      ;
; 98.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.686      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.624      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.603      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.603      ;
; 98.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.419      ;
; 98.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.419      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.078  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.322      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.322      ;
; 1.287  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.533      ;
; 1.287  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.533      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.297  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.544      ;
; 1.307  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.551      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.552      ;
; 1.362  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.605      ;
; 1.362  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.605      ;
; 1.503  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.751      ;
; 1.503  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.751      ;
; 1.503  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.751      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.852      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.852      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.852      ;
; 1.606  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.852      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.961      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.961      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.961      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.961      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.748  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.003      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.031      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.048      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.048      ;
; 1.793  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.048      ;
; 51.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.296      ; 1.533      ;
; 51.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.307      ; 2.048      ;
; 51.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.307      ; 2.048      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[4]                                                                                              ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_logic                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_cmp                                                                                                  ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|D_iw[15]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.095      ; 5.264      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_logic_op[1]                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_logic_op[0]                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_iw[0]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_ld_bypass                                                                                            ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ctrl_ld_bypass                                                                                            ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_sel                                                                                             ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_shift_rot                                                                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_shift_rot_right                                                                                      ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_iw[3]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_ld8                                                                                                  ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_shift_rot_left                                                                                       ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_rot                                                                                                  ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_ld16                                                                                                 ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[0]                                                                                              ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[5]                                                                                             ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_crst                                                                                                 ; clk          ; clk         ; 0.000        ; 0.095      ; 5.264      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_break                                                                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 5.260      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_jmp_indirect                                                                                         ; clk          ; clk         ; 0.000        ; 0.095      ; 5.264      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][77]                  ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[2]                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[1]           ; clk          ; clk         ; 0.000        ; 0.108      ; 5.277      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                  ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][64]                  ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                             ; clk          ; clk         ; 0.000        ; 0.112      ; 5.281      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|pending_response_count[0] ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|has_pending_responses     ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]           ; clk          ; clk         ; 0.000        ; 0.108      ; 5.277      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[4]                                                                                              ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[3]                                                                                              ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[2]                                                                                              ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[8]                                                                                              ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[6]                                                                                              ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_dc_addr_wb_inv                                                                                       ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_dc_index_wb_inv                                                                                      ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                 ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_st                                                                                                   ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_data_offset_match                                                                              ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_done                                                                                      ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                    ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[5]                                                                                              ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[3]                                                                                             ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[3]                                                                                     ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[2]                                                                                             ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[2]                                                                                     ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[20]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[25]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[27]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[22]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[21]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[16]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[5]                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[23]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[17]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[6]                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_tag[7]                                                                                              ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 5.261      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[24]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_line[1]                                                                                             ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[1]                                                                                     ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[0]                                                                                         ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                         ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                         ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[3]                                                                                         ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_last_transfer_d1                                                                                    ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_valid_mem_d1                                                                                              ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_need_extra_stall                                                                                  ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                            ; clk          ; clk         ; 0.000        ; 0.099      ; 5.268      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_line_field[5]                                                                                     ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[1]                                                                                              ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[18]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                      ; clk          ; clk         ; 0.000        ; 0.096      ; 5.265      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_alu_result[14]                                                                                            ; clk          ; clk         ; 0.000        ; 0.093      ; 5.262      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.097      ; 5.266      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[28]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[26]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.110      ; 5.279      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_read                                                                                                      ; clk          ; clk         ; 0.000        ; 0.108      ; 5.277      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[19]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[29]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[30]                                                                                      ; clk          ; clk         ; 0.000        ; 0.094      ; 5.263      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_ctrl_crst                                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_iw[14]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.098      ; 5.267      ;
; 4.998 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_iw[15]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 5.268      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.272 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 12.839 ; 0.000         ;
; altera_reserved_tck ; 48.559 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.132 ; 0.000         ;
; altera_reserved_tck ; 0.181 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 16.364 ; 0.000         ;
; altera_reserved_tck ; 49.013 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.560 ; 0.000         ;
; clk                 ; 2.859 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.371  ; 0.000             ;
; altera_reserved_tck ; 49.475 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.839 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[1]                   ; led[1]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -1.662     ; 5.479      ;
; 13.581 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.108      ; 6.536      ;
; 13.581 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.108      ; 6.536      ;
; 13.582 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.111      ; 6.538      ;
; 13.582 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a7~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.111      ; 6.538      ;
; 13.584 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.104      ; 6.529      ;
; 13.584 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.529      ;
; 13.585 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.107      ; 6.531      ;
; 13.585 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a98~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.107      ; 6.531      ;
; 13.684 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.111      ; 6.436      ;
; 13.684 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.111      ; 6.436      ;
; 13.685 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.114      ; 6.438      ;
; 13.685 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a65~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.114      ; 6.438      ;
; 13.691 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.102      ; 6.420      ;
; 13.691 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.102      ; 6.420      ;
; 13.692 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 6.422      ;
; 13.692 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a129~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 6.422      ;
; 13.701 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.105      ; 6.413      ;
; 13.701 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 6.413      ;
; 13.702 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.093      ; 6.400      ;
; 13.702 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.093      ; 6.400      ;
; 13.702 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.108      ; 6.415      ;
; 13.702 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a57~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.108      ; 6.415      ;
; 13.703 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.096      ; 6.402      ;
; 13.703 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a97~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.096      ; 6.402      ;
; 13.704 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[0]                   ; led[0]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -1.662     ; 4.614      ;
; 13.785 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.102      ; 6.326      ;
; 13.785 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.102      ; 6.326      ;
; 13.786 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 6.328      ;
; 13.786 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a128~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 6.328      ;
; 13.858 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.078      ; 6.229      ;
; 13.858 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.078      ; 6.229      ;
; 13.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.088      ; 6.238      ;
; 13.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.088      ; 6.238      ;
; 13.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.081      ; 6.231      ;
; 13.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a145~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.081      ; 6.231      ;
; 13.860 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.091      ; 6.240      ;
; 13.860 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a142~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.091      ; 6.240      ;
; 13.871 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.083      ; 6.221      ;
; 13.871 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.083      ; 6.221      ;
; 13.872 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.086      ; 6.223      ;
; 13.872 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a141~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.086      ; 6.223      ;
; 13.882 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.071      ; 6.198      ;
; 13.882 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.071      ; 6.198      ;
; 13.883 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.074      ; 6.200      ;
; 13.883 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a110~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.074      ; 6.200      ;
; 13.905 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.088      ; 6.192      ;
; 13.905 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.088      ; 6.192      ;
; 13.906 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.091      ; 6.194      ;
; 13.906 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a70~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.091      ; 6.194      ;
; 13.919 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.102      ; 6.192      ;
; 13.919 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.102      ; 6.192      ;
; 13.920 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.105      ; 6.194      ;
; 13.920 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a5~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.105      ; 6.194      ;
; 13.983 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.079      ; 6.105      ;
; 13.983 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.079      ; 6.105      ;
; 13.984 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.082      ; 6.107      ;
; 13.984 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a101~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.082      ; 6.107      ;
; 14.023 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a117~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.057      ; 6.043      ;
; 14.023 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a117~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.057      ; 6.043      ;
; 14.024 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a117~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.060      ; 6.045      ;
; 14.024 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a117~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.060      ; 6.045      ;
; 14.025 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a89~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.050      ; 6.034      ;
; 14.025 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a89~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.050      ; 6.034      ;
; 14.026 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a89~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.053      ; 6.036      ;
; 14.026 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a89~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.053      ; 6.036      ;
; 14.040 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.083      ; 6.052      ;
; 14.040 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.083      ; 6.052      ;
; 14.041 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a85~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.086      ; 6.054      ;
; 14.041 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a85~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.086      ; 6.054      ;
; 14.057 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a187~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.071      ; 6.023      ;
; 14.057 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a187~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.071      ; 6.023      ;
; 14.058 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a187~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.074      ; 6.025      ;
; 14.058 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a187~porta_bytena_reg0  ; clk          ; clk         ; 20.000       ; 0.074      ; 6.025      ;
; 14.060 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a11~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.064      ; 6.013      ;
; 14.060 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.064      ; 6.013      ;
; 14.061 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a11~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.067      ; 6.015      ;
; 14.061 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a11~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.067      ; 6.015      ;
; 14.061 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.105      ; 6.053      ;
; 14.061 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 6.053      ;
; 14.062 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a21~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.108      ; 6.055      ;
; 14.062 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a21~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.108      ; 6.055      ;
; 14.075 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 20.000       ; 0.098      ; 6.032      ;
; 14.075 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.098      ; 6.032      ;
; 14.076 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a9~porta_datain_reg0    ; clk          ; clk         ; 20.000       ; 0.101      ; 6.034      ;
; 14.076 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a9~porta_bytena_reg0    ; clk          ; clk         ; 20.000       ; 0.101      ; 6.034      ;
; 14.088 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_led:led|data_out[6]                   ; led[6]                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -1.662     ; 4.230      ;
; 14.091 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a54~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.096      ; 6.014      ;
; 14.091 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.096      ; 6.014      ;
; 14.092 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a54~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.099      ; 6.016      ;
; 14.092 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a54~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.099      ; 6.016      ;
; 14.101 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.139      ; 6.047      ;
; 14.101 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.139      ; 6.047      ;
; 14.102 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a76~porta_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.142      ; 6.049      ;
; 14.102 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a76~porta_bytena_reg0   ; clk          ; clk         ; 20.000       ; 0.142      ; 6.049      ;
; 14.111 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a107~porta_we_reg       ; clk          ; clk         ; 20.000       ; 0.121      ; 6.019      ;
; 14.111 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a107~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.121      ; 6.019      ;
; 14.111 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a12~porta_we_reg        ; clk          ; clk         ; 20.000       ; 0.140      ; 6.038      ;
; 14.111 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.140      ; 6.038      ;
; 14.112 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_early_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_pad1:auto_generated|ram_block1a107~porta_datain_reg0  ; clk          ; clk         ; 20.000       ; 0.124      ; 6.021      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.701      ;
; 48.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.590      ;
; 48.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.586      ;
; 48.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.554      ;
; 48.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.500      ;
; 48.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.476      ;
; 48.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.445      ;
; 48.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.434      ;
; 48.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.428      ;
; 48.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.342      ;
; 48.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.305      ;
; 48.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.313      ;
; 48.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.292      ;
; 48.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.283      ;
; 48.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.275      ;
; 49.007 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.249      ;
; 49.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.160      ;
; 49.779 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.477      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.753      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.651      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.589      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.537      ;
; 97.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.491      ;
; 97.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.410      ;
; 97.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.381      ;
; 97.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.381      ;
; 97.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.381      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.296      ;
; 97.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.296      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.280      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.280      ;
; 97.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.259      ;
; 97.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.259      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.248      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.248      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.248      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.221      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.186      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.186      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.186      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.169      ;
; 97.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.165      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.160      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[31]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.232      ; 0.468      ;
; 0.135 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[26]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.232      ; 0.471      ;
; 0.138 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[25]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.232      ; 0.474      ;
; 0.140 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_bht_module:DE2_115_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[15]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.232      ; 0.476      ;
; 0.141 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[20]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.232      ; 0.479      ;
; 0.145 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[24]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.480      ;
; 0.145 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[29]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                     ; clk          ; clk         ; 0.000        ; 0.231      ; 0.480      ;
; 0.145 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_bht_module:DE2_115_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.227      ; 0.478      ;
; 0.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[7]                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[16]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_tag_module:DE2_115_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_c8h1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.482      ;
; 0.155 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[0]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[6]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.231      ; 0.495      ;
; 0.161 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[19]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                        ; clk          ; clk         ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.496      ;
; 0.164 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.229      ; 0.497      ;
; 0.164 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[0]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.231      ; 0.499      ;
; 0.164 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[7]                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_tag_module:DE2_115_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_c8h1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.235      ; 0.503      ;
; 0.164 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_dc_victim_module:DE2_115_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                    ; clk          ; clk         ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.231      ; 0.500      ;
; 0.166 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.229      ; 0.500      ;
; 0.167 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[1]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.229      ; 0.500      ;
; 0.167 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[1]                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_bht_module:DE2_115_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[6]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.229      ; 0.501      ;
; 0.169 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[4]                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.500      ;
; 0.171 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[5]                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.501      ;
; 0.172 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.496      ;
; 0.173 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.229      ; 0.506      ;
; 0.174 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[1]                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_datain_reg0                           ; clk          ; clk         ; 0.000        ; 0.226      ; 0.504      ;
; 0.174 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.503      ;
; 0.179 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[6]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_tag_module:DE2_115_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_90i1:auto_generated|ram_block1a0~porta_address_reg0                          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.503      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_w:the_DE2_115_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_avalon_reg:the_DE2_115_QSYS_nios2_qsys_nios2_avalon_reg|oci_single_step_mode ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_avalon_reg:the_DE2_115_QSYS_nios2_qsys_nios2_avalon_reg|oci_single_step_mode     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_error          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|monitor_error              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|read                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|read                                                                                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.511      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.231      ; 0.515      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[6]                                                                                                                                                                    ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_ic_data_module:DE2_115_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                       ; clk          ; clk         ; 0.000        ; 0.231      ; 0.515      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_rd                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_rd                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|resetlatch             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|resetlatch                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|jtag_break             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|jtag_break                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_oci_debug:the_DE2_115_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_rd                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_nios2_ocimem:the_DE2_115_QSYS_nios2_qsys_nios2_ocimem|jtag_rd                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|write                                                                                                      ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|write                                                                                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|has_pending_responses                                                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|has_pending_responses                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[0]                                                                               ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|pending_response_count[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_active                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                          ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                             ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                        ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.337      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.337      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.341      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.345      ;
; 0.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.346      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.258 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.261 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_nios2_oci:the_DE2_115_QSYS_nios2_qsys_nios2_oci|DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE2_115_QSYS_nios2_qsys_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.275 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                         ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.401      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.291 ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; clk          ; clk         ; 20.000       ; -0.141     ; 3.367      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
; 16.364 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|DE2_115_QSYS_nios2_qsys_mult_cell:the_DE2_115_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; clk          ; clk         ; 20.000       ; -0.146     ; 3.362      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.226      ;
; 49.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.226      ;
; 49.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.896      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.226      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.226      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.226      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.201      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.172      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.172      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.172      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.172      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.101      ;
; 98.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.036      ;
; 98.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.036      ;
; 98.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.036      ;
; 98.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.953      ;
; 98.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.953      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.932      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.932      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.911      ;
; 99.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.896      ;
; 99.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.896      ;
; 99.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.778      ;
; 99.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.778      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.687      ;
; 0.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.687      ;
; 0.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.796      ;
; 0.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.796      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.804      ;
; 0.673  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.800      ;
; 0.704  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.830      ;
; 0.704  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.830      ;
; 0.779  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.913      ;
; 0.779  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.913      ;
; 0.779  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.913      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.960      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.960      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.960      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.960      ;
; 0.904  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.037      ;
; 0.904  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.037      ;
; 0.904  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.037      ;
; 0.904  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.037      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.915  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.053      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.068      ;
; 0.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.078      ;
; 0.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.078      ;
; 0.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.078      ;
; 50.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.363      ; 0.793      ;
; 50.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.372      ; 1.078      ;
; 50.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_115_QSYS_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.372      ; 1.078      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|D_iw[15]                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][77]                                                                                    ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[0]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.059      ; 3.002      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_crst                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|E_ctrl_jmp_indirect                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_has_started                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                    ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|DE2_115_QSYS_jtag_uart_scfifo_r:the_DE2_115_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data[23]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[23]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[0]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[1]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_offset[2]                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data[0]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 3.004      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[12]                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[10]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[9]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[9]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[0]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 3.010      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 3.010      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[2]                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 3.010      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[15]                                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[15]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[20]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[19]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[18]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[18]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[17]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[25]                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[25]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[16]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_writedata[16]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 3.004      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[21]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[12]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[12]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[8]                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[8]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[13]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_writedata[13]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 3.004      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[30]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 3.004      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[27]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[29]                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[29]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[5]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[5]                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[4]                                                                         ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[5]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[7]                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                             ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[7]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.061      ; 3.004      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[3]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_writedata[3]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.061      ; 3.004      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|M_st_data[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|DE2_115_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[14]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_dest_id[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_data[23]                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[24]                                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[24]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[4]                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 3.012      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_read                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.059      ; 3.002      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed_started                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[31]                                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[31]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 3.013      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_mem_baddr[1]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.059      ; 3.002      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30]                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[30]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 3.011      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[30]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[27]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[20]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[19]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.060      ; 3.003      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[18]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.057      ; 3.000      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[14]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
; 2.859 ; DE2_115_QSYS:DE2_115_QSYS_inst|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_QSYS:DE2_115_QSYS_inst|DE2_115_QSYS_nios2_qsys:nios2_qsys|A_dc_st_data[12]                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 3.005      ;
+-------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 39.062 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 7.127  ; 0.132 ; 13.148   ; 0.560   ; 9.371               ;
;  altera_reserved_tck ; 46.707 ; 0.181 ; 47.668   ; 0.560   ; 49.475              ;
;  clk                 ; 7.127  ; 0.132 ; 13.148   ; 2.859   ; 9.371               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1540       ; 0          ; 30       ; 2        ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0        ; 0        ;
; clk                 ; clk                 ; 99868      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1540       ; 0          ; 30       ; 2        ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0        ; 0        ;
; clk                 ; clk                 ; 99868      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; clk                 ; clk                 ; 1597     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; clk                 ; clk                 ; 1597     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; clk                 ; clk                 ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Mon Apr 25 23:41:25 2016
Info: Command: quartus_sta Nios -c Nios
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Nios.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/stefan/documents/project/db/ip/de2_115_qsys/submodules/de2_115_qsys_nios2_qsys.sdc'
Info (332104): Reading SDC File: 'c:/users/stefan/documents/project/db/ip/de2_115_qsys/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.127               0.000 clk 
    Info (332119):    46.707               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 clk 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.148               0.000 clk 
    Info (332119):    47.668               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.179               0.000 altera_reserved_tck 
    Info (332119):     5.616               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.498               0.000 clk 
    Info (332119):    49.632               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.078 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.257               0.000 clk 
    Info (332119):    47.017               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 clk 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.639               0.000 clk 
    Info (332119):    47.942               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.078               0.000 altera_reserved_tck 
    Info (332119):     4.998               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.534
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.534               0.000 clk 
    Info (332119):    49.576               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.272 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.839               0.000 clk 
    Info (332119):    48.559               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 clk 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.364               0.000 clk 
    Info (332119):    49.013               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.560               0.000 altera_reserved_tck 
    Info (332119):     2.859               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.371               0.000 clk 
    Info (332119):    49.475               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 39.062 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 961 megabytes
    Info: Processing ended: Mon Apr 25 23:41:31 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


