5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd fsm5.2.vcd -o fsm5.2.cdd -v fsm5.2.v -F main
3 0 $root $root NA 0 0 1
3 0 main main fsm5.2.v 1 51 1
2 1 14 410041 5 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 14 360042 5 23 c 0 1 next_state
2 3 14 290032 1 32 4 0 0 STATE_IDLE
2 4 14 210032 6 1a 200cc 2 3 1 2 1102
2 5 14 210025 2 1 c 0 0 reset
2 6 14 210042 6 19 201cc 4 5 1 2 1102
2 7 14 18001c 0 1 400 0 0 state
2 8 14 180042 16 38 600e 6 7
2 9 14 110015 2c 1 c 0 0 clock
2 10 14 9000f 0 2a 20000 0 0 1 2 2
2 11 14 90015 43 27 2100a 9 10 1 2 2
2 12 17 20006 a 3d 12600a 0 0 1 2 1102 $u0
2 13 16 1a001e 3 1 c 0 0 valid
2 14 16 1a001e 0 2a 20000 0 0 1 2 2
2 15 16 1a001e 3 29 20008 13 14 1 2 2
2 16 16 120015 3 1 c 0 0 head
2 17 16 120015 0 2a 20000 0 0 1 2 2
2 18 16 120015 3 29 20008 16 17 1 2 2
2 19 16 9000d 4 1 c 0 0 state
2 20 16 9000d 0 2a 20000 0 0 1 2 2
2 21 16 9000d 4 29 20008 19 20 1 2 2
2 22 16 90015 5 2b 20008 18 21 1 2 2
2 23 16 9001e b 2b 2100a 15 22 1 2 2
2 24 24 1c001c 5 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 25 24 11001d 5 23 c 0 24 next_state
2 26 24 100010 5 1b 2000c 25 0 1 2 1102
2 27 24 7000c 0 1 400 0 0 msg_ip
2 28 24 7001d 4 35 f00e 26 27
2 29 46 8000c 1 3d 121002 0 0 1 2 102 $u2
2 30 0 0 5 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 31 0 0 5 23 f00e 0 30 next_state
2 32 0 0 4 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 1 1 0
1 STATE_SEND 0 80000 1 0 31 0 1 1 1
1 clock 6 83000f 1 0 0 0 1 1 1102
1 reset 7 3000f 1 0 0 0 1 1 1002
1 state 8 3000f 1 0 0 0 1 1 1102
1 next_state 9 83000f 1 0 1 0 2 1 330a
1 msg_ip 10 3000f 1 0 0 0 1 1 1102
1 head 11 3000f 1 0 0 0 1 1 1102
1 valid 12 3000f 1 0 0 0 1 1 1102
4 32 32 32
4 31 31 31
4 8 11 11
4 11 8 0
4 12 23 0
4 23 12 0
4 28 28 28
4 29 0 0
6 32 31 1 01,03,03,,01,81,0101
3 1 main.$u0 main.$u0 fsm5.2.v 0 22 1
2 33 19 500053 1 0 20008 0 0 1 4 1
2 34 19 45004e 1 32 4 0 0 STATE_IDLE
2 35 19 450053 1 31 20088 33 34 2 2 120a
2 36 19 440054 1 26 20008 35 0 2 2 120a
2 37 19 3c003f 1 0 20004 0 0 1 4 0
2 38 19 31003a 1 32 8 0 0 STATE_SEND
2 39 19 31003f 1 31 20108 37 38 2 2 210a
2 40 19 300040 1 26 20008 39 0 2 2 210a
2 41 19 1f0040 3 1a 20208 36 40 2 2 330a
2 42 19 28002b 3 1 c 0 0 head
2 43 19 200024 3 1 c 0 0 valid
2 44 19 20002b 3 8 2024c 42 43 1 2 11102
2 45 19 1f0054 3 19 20288 41 44 2 2 330a
2 46 19 12001b 0 1 400 0 0 next_state
2 47 19 120054 3 37 a 45 46
2 48 20 500053 1 0 20008 0 0 1 4 1
2 49 20 45004e 1 32 4 0 0 STATE_IDLE
2 50 20 450053 1 31 20088 48 49 2 2 120a
2 51 20 440054 1 26 20008 50 0 2 2 120a
2 52 20 3c003f 1 0 20004 0 0 1 4 0
2 53 20 31003a 1 32 8 0 0 STATE_SEND
2 54 20 31003f 1 31 20108 52 53 2 2 210a
2 55 20 300040 1 26 20008 54 0 2 2 210a
2 56 20 200040 1 1a 20208 51 55 2 2 120a
2 57 20 200024 1 1 4 0 0 valid
2 58 20 200054 1 19 20088 56 57 2 2 120a
2 59 20 12001b 0 1 400 0 0 next_state
2 60 20 120054 1 37 a 58 59
2 61 20 5000e 1 32 8 0 0 STATE_SEND
2 62 18 9000d 7 1 e 0 0 state
2 63 20 0 2 2d 2020e 61 62 1 2 1102
2 64 19 5000e 1 32 4 0 0 STATE_IDLE
2 65 19 0 5 2d 3114e 64 62 1 2 1102
4 60 0 0
4 63 60 0
4 47 0 0
4 65 47 63
3 1 main.$u1 main.$u1 fsm5.2.v 0 44 1
3 1 main.$u2 main.$u2 fsm5.2.v 0 49 1
2 66 47 9000c 1 0 20004 0 0 1 4 0
2 67 47 10005 0 1 400 0 0 clock
2 68 47 1000c 1 37 11006 66 67
2 69 48 17001b 2b 1 1c 0 0 clock
2 70 48 160016 2b 1b 2002c 69 0 1 2 1102
2 71 48 e0012 0 1 400 0 0 clock
2 72 48 e001b 2b 37 602e 70 71
2 73 48 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 74 48 9000c 57 2c 22000a 73 0 32 2 aa aa aa aa aa aa aa aa
4 72 74 74
4 74 72 0
4 68 74 74
