////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("MStar Confidential Information") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

#ifndef _HWREG_HDMI_H_
#define _HWREG_HDMI_H_


//=============================================================
// DVI DTOP

#define REG_DVI_DTOP_00_L        (REG_DVI_DTOP_BASE + 0x00)
#define REG_DVI_DTOP_00_H        (REG_DVI_DTOP_BASE + 0x01)
#define REG_DVI_DTOP_01_L        (REG_DVI_DTOP_BASE + 0x02)
#define REG_DVI_DTOP_01_H        (REG_DVI_DTOP_BASE + 0x03)
#define REG_DVI_DTOP_02_L        (REG_DVI_DTOP_BASE + 0x04)
#define REG_DVI_DTOP_02_H        (REG_DVI_DTOP_BASE + 0x05)
#define REG_DVI_DTOP_03_L        (REG_DVI_DTOP_BASE + 0x06)
#define REG_DVI_DTOP_03_H        (REG_DVI_DTOP_BASE + 0x07)
#define REG_DVI_DTOP_04_L        (REG_DVI_DTOP_BASE + 0x08)
#define REG_DVI_DTOP_04_H        (REG_DVI_DTOP_BASE + 0x09)
#define REG_DVI_DTOP_05_L        (REG_DVI_DTOP_BASE + 0x0A)
#define REG_DVI_DTOP_05_H        (REG_DVI_DTOP_BASE + 0x0B)
#define REG_DVI_DTOP_06_L        (REG_DVI_DTOP_BASE + 0x0C)
#define REG_DVI_DTOP_06_H        (REG_DVI_DTOP_BASE + 0x0D)
#define REG_DVI_DTOP_07_L        (REG_DVI_DTOP_BASE + 0x0E)
#define REG_DVI_DTOP_07_H        (REG_DVI_DTOP_BASE + 0x0F)
#define REG_DVI_DTOP_08_L        (REG_DVI_DTOP_BASE + 0x10)
#define REG_DVI_DTOP_08_H        (REG_DVI_DTOP_BASE + 0x11)
#define REG_DVI_DTOP_09_L        (REG_DVI_DTOP_BASE + 0x12)
#define REG_DVI_DTOP_09_H        (REG_DVI_DTOP_BASE + 0x13)
#define REG_DVI_DTOP_0A_L        (REG_DVI_DTOP_BASE + 0x14)
#define REG_DVI_DTOP_0A_H        (REG_DVI_DTOP_BASE + 0x15)
#define REG_DVI_DTOP_0B_L        (REG_DVI_DTOP_BASE + 0x16)
#define REG_DVI_DTOP_0B_H        (REG_DVI_DTOP_BASE + 0x17)
#define REG_DVI_DTOP_0C_L        (REG_DVI_DTOP_BASE + 0x18)
#define REG_DVI_DTOP_0C_H        (REG_DVI_DTOP_BASE + 0x19)
#define REG_DVI_DTOP_0D_L        (REG_DVI_DTOP_BASE + 0x1A)
#define REG_DVI_DTOP_0D_H        (REG_DVI_DTOP_BASE + 0x1B)
#define REG_DVI_DTOP_0E_L        (REG_DVI_DTOP_BASE + 0x1C)
#define REG_DVI_DTOP_0E_H        (REG_DVI_DTOP_BASE + 0x1D)
#define REG_DVI_DTOP_0F_L        (REG_DVI_DTOP_BASE + 0x1E)
#define REG_DVI_DTOP_0F_H        (REG_DVI_DTOP_BASE + 0x1F)
#define REG_DVI_DTOP_10_L        (REG_DVI_DTOP_BASE + 0x20)
#define REG_DVI_DTOP_10_H        (REG_DVI_DTOP_BASE + 0x21)
#define REG_DVI_DTOP_11_L        (REG_DVI_DTOP_BASE + 0x22)
#define REG_DVI_DTOP_11_H        (REG_DVI_DTOP_BASE + 0x23)
#define REG_DVI_DTOP_12_L        (REG_DVI_DTOP_BASE + 0x24)
#define REG_DVI_DTOP_12_H        (REG_DVI_DTOP_BASE + 0x25)
#define REG_DVI_DTOP_13_L        (REG_DVI_DTOP_BASE + 0x26)
#define REG_DVI_DTOP_13_H        (REG_DVI_DTOP_BASE + 0x27)
#define REG_DVI_DTOP_14_L        (REG_DVI_DTOP_BASE + 0x28)
#define REG_DVI_DTOP_14_H        (REG_DVI_DTOP_BASE + 0x29)
#define REG_DVI_DTOP_15_L        (REG_DVI_DTOP_BASE + 0x2A)
#define REG_DVI_DTOP_15_H        (REG_DVI_DTOP_BASE + 0x2B)
#define REG_DVI_DTOP_16_L        (REG_DVI_DTOP_BASE + 0x2C)
#define REG_DVI_DTOP_16_H        (REG_DVI_DTOP_BASE + 0x2D)
#define REG_DVI_DTOP_17_L        (REG_DVI_DTOP_BASE + 0x2E)
#define REG_DVI_DTOP_17_H        (REG_DVI_DTOP_BASE + 0x2F)
#define REG_DVI_DTOP_18_L        (REG_DVI_DTOP_BASE + 0x30)
#define REG_DVI_DTOP_18_H        (REG_DVI_DTOP_BASE + 0x31)
#define REG_DVI_DTOP_19_L        (REG_DVI_DTOP_BASE + 0x32)
#define REG_DVI_DTOP_19_H        (REG_DVI_DTOP_BASE + 0x33)
#define REG_DVI_DTOP_1A_L        (REG_DVI_DTOP_BASE + 0x34)
#define REG_DVI_DTOP_1A_H        (REG_DVI_DTOP_BASE + 0x35)
#define REG_DVI_DTOP_1B_L        (REG_DVI_DTOP_BASE + 0x36)
#define REG_DVI_DTOP_1B_H        (REG_DVI_DTOP_BASE + 0x37)
#define REG_DVI_DTOP_1C_L        (REG_DVI_DTOP_BASE + 0x38)
#define REG_DVI_DTOP_1C_H        (REG_DVI_DTOP_BASE + 0x39)
#define REG_DVI_DTOP_1D_L        (REG_DVI_DTOP_BASE + 0x3A)
#define REG_DVI_DTOP_1D_H        (REG_DVI_DTOP_BASE + 0x3B)
#define REG_DVI_DTOP_1E_L        (REG_DVI_DTOP_BASE + 0x3C)
#define REG_DVI_DTOP_1E_H        (REG_DVI_DTOP_BASE + 0x3D)
#define REG_DVI_DTOP_1F_L        (REG_DVI_DTOP_BASE + 0x3E)
#define REG_DVI_DTOP_1F_H        (REG_DVI_DTOP_BASE + 0x3F)
#define REG_DVI_DTOP_20_L        (REG_DVI_DTOP_BASE + 0x40)
#define REG_DVI_DTOP_20_H        (REG_DVI_DTOP_BASE + 0x41)
#define REG_DVI_DTOP_21_L        (REG_DVI_DTOP_BASE + 0x42)
#define REG_DVI_DTOP_21_H        (REG_DVI_DTOP_BASE + 0x43)
#define REG_DVI_DTOP_22_L        (REG_DVI_DTOP_BASE + 0x44)
#define REG_DVI_DTOP_22_H        (REG_DVI_DTOP_BASE + 0x45)
#define REG_DVI_DTOP_23_L        (REG_DVI_DTOP_BASE + 0x46)
#define REG_DVI_DTOP_23_H        (REG_DVI_DTOP_BASE + 0x47)
#define REG_DVI_DTOP_24_L        (REG_DVI_DTOP_BASE + 0x48)
#define REG_DVI_DTOP_24_H        (REG_DVI_DTOP_BASE + 0x49)
#define REG_DVI_DTOP_25_L        (REG_DVI_DTOP_BASE + 0x4A)
#define REG_DVI_DTOP_25_H        (REG_DVI_DTOP_BASE + 0x4B)
#define REG_DVI_DTOP_26_L        (REG_DVI_DTOP_BASE + 0x4C)
#define REG_DVI_DTOP_26_H        (REG_DVI_DTOP_BASE + 0x4D)
#define REG_DVI_DTOP_27_L        (REG_DVI_DTOP_BASE + 0x4E)
#define REG_DVI_DTOP_27_H        (REG_DVI_DTOP_BASE + 0x4F)
#define REG_DVI_DTOP_28_L        (REG_DVI_DTOP_BASE + 0x50)
#define REG_DVI_DTOP_28_H        (REG_DVI_DTOP_BASE + 0x51)
#define REG_DVI_DTOP_29_L        (REG_DVI_DTOP_BASE + 0x52)
#define REG_DVI_DTOP_29_H        (REG_DVI_DTOP_BASE + 0x53)
#define REG_DVI_DTOP_2A_L        (REG_DVI_DTOP_BASE + 0x54)
#define REG_DVI_DTOP_2A_H        (REG_DVI_DTOP_BASE + 0x55)
#define REG_DVI_DTOP_2B_L        (REG_DVI_DTOP_BASE + 0x56)
#define REG_DVI_DTOP_2B_H        (REG_DVI_DTOP_BASE + 0x57)
#define REG_DVI_DTOP_2C_L        (REG_DVI_DTOP_BASE + 0x58)
#define REG_DVI_DTOP_2C_H        (REG_DVI_DTOP_BASE + 0x59)
#define REG_DVI_DTOP_2D_L        (REG_DVI_DTOP_BASE + 0x5A)
#define REG_DVI_DTOP_2D_H        (REG_DVI_DTOP_BASE + 0x5B)
#define REG_DVI_DTOP_2E_L        (REG_DVI_DTOP_BASE + 0x5C)
#define REG_DVI_DTOP_2E_H        (REG_DVI_DTOP_BASE + 0x5D)
#define REG_DVI_DTOP_2F_L        (REG_DVI_DTOP_BASE + 0x5E)
#define REG_DVI_DTOP_2F_H        (REG_DVI_DTOP_BASE + 0x5F)
#define REG_DVI_DTOP_30_L        (REG_DVI_DTOP_BASE + 0x60)
#define REG_DVI_DTOP_30_H        (REG_DVI_DTOP_BASE + 0x61)
#define REG_DVI_DTOP_31_L        (REG_DVI_DTOP_BASE + 0x62)
#define REG_DVI_DTOP_31_H        (REG_DVI_DTOP_BASE + 0x63)
#define REG_DVI_DTOP_32_L        (REG_DVI_DTOP_BASE + 0x64)
#define REG_DVI_DTOP_32_H        (REG_DVI_DTOP_BASE + 0x65)
#define REG_DVI_DTOP_33_L        (REG_DVI_DTOP_BASE + 0x66)
#define REG_DVI_DTOP_33_H        (REG_DVI_DTOP_BASE + 0x67)
#define REG_DVI_DTOP_34_L        (REG_DVI_DTOP_BASE + 0x68)
#define REG_DVI_DTOP_34_H        (REG_DVI_DTOP_BASE + 0x69)
#define REG_DVI_DTOP_35_L        (REG_DVI_DTOP_BASE + 0x6A)
#define REG_DVI_DTOP_35_H        (REG_DVI_DTOP_BASE + 0x6B)
#define REG_DVI_DTOP_36_L        (REG_DVI_DTOP_BASE + 0x6C)
#define REG_DVI_DTOP_36_H        (REG_DVI_DTOP_BASE + 0x6D)
#define REG_DVI_DTOP_37_L        (REG_DVI_DTOP_BASE + 0x6E)
#define REG_DVI_DTOP_37_H        (REG_DVI_DTOP_BASE + 0x6F)
#define REG_DVI_DTOP_38_L        (REG_DVI_DTOP_BASE + 0x70)
#define REG_DVI_DTOP_38_H        (REG_DVI_DTOP_BASE + 0x71)
#define REG_DVI_DTOP_39_L        (REG_DVI_DTOP_BASE + 0x72)
#define REG_DVI_DTOP_39_H        (REG_DVI_DTOP_BASE + 0x73)
#define REG_DVI_DTOP_3A_L        (REG_DVI_DTOP_BASE + 0x74)
#define REG_DVI_DTOP_3A_H        (REG_DVI_DTOP_BASE + 0x75)
#define REG_DVI_DTOP_3B_L        (REG_DVI_DTOP_BASE + 0x76)
#define REG_DVI_DTOP_3B_H        (REG_DVI_DTOP_BASE + 0x77)
#define REG_DVI_DTOP_3C_L        (REG_DVI_DTOP_BASE + 0x78)
#define REG_DVI_DTOP_3C_H        (REG_DVI_DTOP_BASE + 0x79)
#define REG_DVI_DTOP_3D_L        (REG_DVI_DTOP_BASE + 0x7A)
#define REG_DVI_DTOP_3D_H        (REG_DVI_DTOP_BASE + 0x7B)
#define REG_DVI_DTOP_3E_L        (REG_DVI_DTOP_BASE + 0x7C)
#define REG_DVI_DTOP_3E_H        (REG_DVI_DTOP_BASE + 0x7D)
#define REG_DVI_DTOP_3F_L        (REG_DVI_DTOP_BASE + 0x7E)
#define REG_DVI_DTOP_3F_H        (REG_DVI_DTOP_BASE + 0x7F)

// DVI DTOP1
#define REG_DVI_DTOP1_00_L        (REG_DVI_DTOP1_BASE + 0x00)
#define REG_DVI_DTOP1_00_H        (REG_DVI_DTOP1_BASE + 0x01)
#define REG_DVI_DTOP1_01_L        (REG_DVI_DTOP1_BASE + 0x02)
#define REG_DVI_DTOP1_01_H        (REG_DVI_DTOP1_BASE + 0x03)
#define REG_DVI_DTOP1_0B_L        (REG_DVI_DTOP1_BASE + 0x16)
#define REG_DVI_DTOP1_0B_H        (REG_DVI_DTOP1_BASE + 0x17)
#define REG_DVI_DTOP1_16_L        (REG_DVI_DTOP1_BASE + 0x2C)
#define REG_DVI_DTOP1_16_H        (REG_DVI_DTOP1_BASE + 0x2D)
#define REG_DVI_DTOP1_17_L        (REG_DVI_DTOP1_BASE + 0x2E)
#define REG_DVI_DTOP1_17_H        (REG_DVI_DTOP1_BASE + 0x2F)
#define REG_DVI_DTOP1_19_L        (REG_DVI_DTOP1_BASE + 0x32)
#define REG_DVI_DTOP1_19_H        (REG_DVI_DTOP1_BASE + 0x33)
#define REG_DVI_DTOP1_1E_L        (REG_DVI_DTOP1_BASE + 0x3C)
#define REG_DVI_DTOP1_1E_H        (REG_DVI_DTOP1_BASE + 0x3D)
#define REG_DVI_DTOP1_29_L        (REG_DVI_DTOP1_BASE + 0x52)
#define REG_DVI_DTOP1_29_H        (REG_DVI_DTOP1_BASE + 0x53)
#define REG_DVI_DTOP1_2A_L        (REG_DVI_DTOP1_BASE + 0x54)
#define REG_DVI_DTOP1_2A_H        (REG_DVI_DTOP1_BASE + 0x55)
#define REG_DVI_DTOP1_31_L        (REG_DVI_DTOP1_BASE + 0x62)
#define REG_DVI_DTOP1_31_H        (REG_DVI_DTOP1_BASE + 0x63)

// DVI DTOP2
#define REG_DVI_DTOP2_00_L        (REG_DVI_DTOP2_BASE + 0x00)
#define REG_DVI_DTOP2_00_H        (REG_DVI_DTOP2_BASE + 0x01)
#define REG_DVI_DTOP2_01_L        (REG_DVI_DTOP2_BASE + 0x02)
#define REG_DVI_DTOP2_01_H        (REG_DVI_DTOP2_BASE + 0x03)
#define REG_DVI_DTOP2_0B_L        (REG_DVI_DTOP2_BASE + 0x16)
#define REG_DVI_DTOP2_0B_H        (REG_DVI_DTOP2_BASE + 0x17)
#define REG_DVI_DTOP2_16_L        (REG_DVI_DTOP2_BASE + 0x2C)
#define REG_DVI_DTOP2_16_H        (REG_DVI_DTOP2_BASE + 0x2D)
#define REG_DVI_DTOP2_17_L        (REG_DVI_DTOP1_BASE + 0x2E)
#define REG_DVI_DTOP2_17_H        (REG_DVI_DTOP1_BASE + 0x2F)
#define REG_DVI_DTOP2_19_L        (REG_DVI_DTOP2_BASE + 0x32)
#define REG_DVI_DTOP2_19_H        (REG_DVI_DTOP2_BASE + 0x33)
#define REG_DVI_DTOP2_1E_L        (REG_DVI_DTOP2_BASE + 0x3C)
#define REG_DVI_DTOP2_1E_H        (REG_DVI_DTOP2_BASE + 0x3D)
#define REG_DVI_DTOP2_29_L        (REG_DVI_DTOP2_BASE + 0x52)
#define REG_DVI_DTOP2_29_H        (REG_DVI_DTOP2_BASE + 0x53)
#define REG_DVI_DTOP2_2A_L        (REG_DVI_DTOP2_BASE + 0x54)
#define REG_DVI_DTOP2_2A_H        (REG_DVI_DTOP2_BASE + 0x55)
#define REG_DVI_DTOP2_31_L        (REG_DVI_DTOP2_BASE + 0x62)
#define REG_DVI_DTOP2_31_H        (REG_DVI_DTOP2_BASE + 0x63)

// DVI DTOP3
#define REG_DVI_DTOP3_00_L        (REG_DVI_DTOP3_BASE + 0x00)
#define REG_DVI_DTOP3_00_H        (REG_DVI_DTOP3_BASE + 0x01)
#define REG_DVI_DTOP3_01_L        (REG_DVI_DTOP3_BASE + 0x02)
#define REG_DVI_DTOP3_01_H        (REG_DVI_DTOP3_BASE + 0x03)
#define REG_DVI_DTOP3_0B_L        (REG_DVI_DTOP3_BASE + 0x16)
#define REG_DVI_DTOP3_0B_H        (REG_DVI_DTOP3_BASE + 0x17)
#define REG_DVI_DTOP3_16_L        (REG_DVI_DTOP3_BASE + 0x2C)
#define REG_DVI_DTOP3_16_H        (REG_DVI_DTOP3_BASE + 0x2D)
#define REG_DVI_DTOP3_17_L        (REG_DVI_DTOP3_BASE + 0x2E)
#define REG_DVI_DTOP3_17_H        (REG_DVI_DTOP3_BASE + 0x2F)
#define REG_DVI_DTOP3_19_L        (REG_DVI_DTOP3_BASE + 0x32)
#define REG_DVI_DTOP3_19_H        (REG_DVI_DTOP3_BASE + 0x33)
#define REG_DVI_DTOP3_1E_L        (REG_DVI_DTOP3_BASE + 0x3C)
#define REG_DVI_DTOP3_1E_H        (REG_DVI_DTOP3_BASE + 0x3D)
#define REG_DVI_DTOP3_29_L        (REG_DVI_DTOP3_BASE + 0x52)
#define REG_DVI_DTOP3_29_H        (REG_DVI_DTOP3_BASE + 0x53)
#define REG_DVI_DTOP3_2A_L        (REG_DVI_DTOP3_BASE + 0x54)
#define REG_DVI_DTOP3_2A_H        (REG_DVI_DTOP3_BASE + 0x55)
#define REG_DVI_DTOP3_31_L        (REG_DVI_DTOP3_BASE + 0x62)
#define REG_DVI_DTOP3_31_H        (REG_DVI_DTOP3_BASE + 0x63)

//=============================================================
// DVI EQ

#define REG_DVI_EQ_00_L        (REG_DVI_EQ_BASE + 0x00)
#define REG_DVI_EQ_00_H        (REG_DVI_EQ_BASE + 0x01)
#define REG_DVI_EQ_01_L        (REG_DVI_EQ_BASE + 0x02)
#define REG_DVI_EQ_01_H        (REG_DVI_EQ_BASE + 0x03)
#define REG_DVI_EQ_02_L        (REG_DVI_EQ_BASE + 0x04)
#define REG_DVI_EQ_02_H        (REG_DVI_EQ_BASE + 0x05)
#define REG_DVI_EQ_03_L        (REG_DVI_EQ_BASE + 0x06)
#define REG_DVI_EQ_03_H        (REG_DVI_EQ_BASE + 0x07)
#define REG_DVI_EQ_04_L        (REG_DVI_EQ_BASE + 0x08)
#define REG_DVI_EQ_04_H        (REG_DVI_EQ_BASE + 0x09)
#define REG_DVI_EQ_05_L        (REG_DVI_EQ_BASE + 0x0A)
#define REG_DVI_EQ_05_H        (REG_DVI_EQ_BASE + 0x0B)
#define REG_DVI_EQ_06_L        (REG_DVI_EQ_BASE + 0x0C)
#define REG_DVI_EQ_06_H        (REG_DVI_EQ_BASE + 0x0D)
#define REG_DVI_EQ_07_L        (REG_DVI_EQ_BASE + 0x0E)
#define REG_DVI_EQ_07_H        (REG_DVI_EQ_BASE + 0x0F)
#define REG_DVI_EQ_08_L        (REG_DVI_EQ_BASE + 0x10)
#define REG_DVI_EQ_08_H        (REG_DVI_EQ_BASE + 0x11)
#define REG_DVI_EQ_09_L        (REG_DVI_EQ_BASE + 0x12)
#define REG_DVI_EQ_09_H        (REG_DVI_EQ_BASE + 0x13)
#define REG_DVI_EQ_0A_L        (REG_DVI_EQ_BASE + 0x14)
#define REG_DVI_EQ_0A_H        (REG_DVI_EQ_BASE + 0x15)
#define REG_DVI_EQ_0B_L        (REG_DVI_EQ_BASE + 0x16)
#define REG_DVI_EQ_0B_H        (REG_DVI_EQ_BASE + 0x17)
#define REG_DVI_EQ_0C_L        (REG_DVI_EQ_BASE + 0x18)
#define REG_DVI_EQ_0C_H        (REG_DVI_EQ_BASE + 0x19)
#define REG_DVI_EQ_0D_L        (REG_DVI_EQ_BASE + 0x1A)
#define REG_DVI_EQ_0D_H        (REG_DVI_EQ_BASE + 0x1B)
#define REG_DVI_EQ_0E_L        (REG_DVI_EQ_BASE + 0x1C)
#define REG_DVI_EQ_0E_H        (REG_DVI_EQ_BASE + 0x1D)
#define REG_DVI_EQ_0F_L        (REG_DVI_EQ_BASE + 0x1E)
#define REG_DVI_EQ_0F_H        (REG_DVI_EQ_BASE + 0x1F)
#define REG_DVI_EQ_10_L        (REG_DVI_EQ_BASE + 0x20)
#define REG_DVI_EQ_10_H        (REG_DVI_EQ_BASE + 0x21)
#define REG_DVI_EQ_11_L        (REG_DVI_EQ_BASE + 0x22)
#define REG_DVI_EQ_11_H        (REG_DVI_EQ_BASE + 0x23)
#define REG_DVI_EQ_12_L        (REG_DVI_EQ_BASE + 0x24)
#define REG_DVI_EQ_12_H        (REG_DVI_EQ_BASE + 0x25)
#define REG_DVI_EQ_13_L        (REG_DVI_EQ_BASE + 0x26)
#define REG_DVI_EQ_13_H        (REG_DVI_EQ_BASE + 0x27)
#define REG_DVI_EQ_14_L        (REG_DVI_EQ_BASE + 0x28)
#define REG_DVI_EQ_14_H        (REG_DVI_EQ_BASE + 0x29)
#define REG_DVI_EQ_15_L        (REG_DVI_EQ_BASE + 0x2A)
#define REG_DVI_EQ_15_H        (REG_DVI_EQ_BASE + 0x2B)
#define REG_DVI_EQ_16_L        (REG_DVI_EQ_BASE + 0x2C)
#define REG_DVI_EQ_16_H        (REG_DVI_EQ_BASE + 0x2D)
#define REG_DVI_EQ_17_L        (REG_DVI_EQ_BASE + 0x2E)
#define REG_DVI_EQ_17_H        (REG_DVI_EQ_BASE + 0x2F)
#define REG_DVI_EQ_18_L        (REG_DVI_EQ_BASE + 0x30)
#define REG_DVI_EQ_18_H        (REG_DVI_EQ_BASE + 0x31)
#define REG_DVI_EQ_19_L        (REG_DVI_EQ_BASE + 0x32)
#define REG_DVI_EQ_19_H        (REG_DVI_EQ_BASE + 0x33)
#define REG_DVI_EQ_1A_L        (REG_DVI_EQ_BASE + 0x34)
#define REG_DVI_EQ_1A_H        (REG_DVI_EQ_BASE + 0x35)
#define REG_DVI_EQ_1B_L        (REG_DVI_EQ_BASE + 0x36)
#define REG_DVI_EQ_1B_H        (REG_DVI_EQ_BASE + 0x37)
#define REG_DVI_EQ_1C_L        (REG_DVI_EQ_BASE + 0x38)
#define REG_DVI_EQ_1C_H        (REG_DVI_EQ_BASE + 0x39)
#define REG_DVI_EQ_1D_L        (REG_DVI_EQ_BASE + 0x3A)
#define REG_DVI_EQ_1D_H        (REG_DVI_EQ_BASE + 0x3B)
#define REG_DVI_EQ_1E_L        (REG_DVI_EQ_BASE + 0x3C)
#define REG_DVI_EQ_1E_H        (REG_DVI_EQ_BASE + 0x3D)
#define REG_DVI_EQ_1F_L        (REG_DVI_EQ_BASE + 0x3E)

// DVI EQ1
#define REG_DVI_EQ1_00_L        (REG_DVI_EQ1_BASE + 0x00)
#define REG_DVI_EQ1_00_H        (REG_DVI_EQ1_BASE + 0x01)
#define REG_DVI_EQ1_01_L        (REG_DVI_EQ1_BASE + 0x02)
#define REG_DVI_EQ1_01_H        (REG_DVI_EQ1_BASE + 0x03)

// DVI EQ2
#define REG_DVI_EQ2_00_L        (REG_DVI_EQ2_BASE + 0x00)
#define REG_DVI_EQ2_00_H        (REG_DVI_EQ2_BASE + 0x01)
#define REG_DVI_EQ2_01_L        (REG_DVI_EQ2_BASE + 0x02)
#define REG_DVI_EQ2_01_H        (REG_DVI_EQ2_BASE + 0x03)

// DVI EQ3
#define REG_DVI_EQ3_00_L        (REG_DVI_EQ3_BASE + 0x00)
#define REG_DVI_EQ3_00_H        (REG_DVI_EQ3_BASE + 0x01)
#define REG_DVI_EQ3_01_L        (REG_DVI_EQ3_BASE + 0x02)
#define REG_DVI_EQ3_01_H        (REG_DVI_EQ3_BASE + 0x03)

//=============================================================
// DVI ATOP

#define REG_DVI_ATOP_00_L        (REG_DVI_ATOP_BASE + 0x00)
#define REG_DVI_ATOP_00_H        (REG_DVI_ATOP_BASE + 0x01)
#define REG_DVI_ATOP_01_L        (REG_DVI_ATOP_BASE + 0x02)
#define REG_DVI_ATOP_01_H        (REG_DVI_ATOP_BASE + 0x03)
#define REG_DVI_ATOP_02_L        (REG_DVI_ATOP_BASE + 0x04)
#define REG_DVI_ATOP_02_H        (REG_DVI_ATOP_BASE + 0x05)
#define REG_DVI_ATOP_03_L        (REG_DVI_ATOP_BASE + 0x06)
#define REG_DVI_ATOP_03_H        (REG_DVI_ATOP_BASE + 0x07)
#define REG_DVI_ATOP_04_L        (REG_DVI_ATOP_BASE + 0x08)
#define REG_DVI_ATOP_04_H        (REG_DVI_ATOP_BASE + 0x09)
#define REG_DVI_ATOP_05_L        (REG_DVI_ATOP_BASE + 0x0A)
#define REG_DVI_ATOP_05_H        (REG_DVI_ATOP_BASE + 0x0B)
#define REG_DVI_ATOP_06_L        (REG_DVI_ATOP_BASE + 0x0C)
#define REG_DVI_ATOP_06_H        (REG_DVI_ATOP_BASE + 0x0D)
#define REG_DVI_ATOP_07_L        (REG_DVI_ATOP_BASE + 0x0E)
#define REG_DVI_ATOP_07_H        (REG_DVI_ATOP_BASE + 0x0F)
#define REG_DVI_ATOP_08_L        (REG_DVI_ATOP_BASE + 0x10)
#define REG_DVI_ATOP_08_H        (REG_DVI_ATOP_BASE + 0x11)
#define REG_DVI_ATOP_09_L        (REG_DVI_ATOP_BASE + 0x12)
#define REG_DVI_ATOP_09_H        (REG_DVI_ATOP_BASE + 0x13)
#define REG_DVI_ATOP_0A_L        (REG_DVI_ATOP_BASE + 0x14)
#define REG_DVI_ATOP_0A_H        (REG_DVI_ATOP_BASE + 0x15)
#define REG_DVI_ATOP_0B_L        (REG_DVI_ATOP_BASE + 0x16)
#define REG_DVI_ATOP_0B_H        (REG_DVI_ATOP_BASE + 0x17)
#define REG_DVI_ATOP_0C_L        (REG_DVI_ATOP_BASE + 0x18)
#define REG_DVI_ATOP_0C_H        (REG_DVI_ATOP_BASE + 0x19)
#define REG_DVI_ATOP_0D_L        (REG_DVI_ATOP_BASE + 0x1A)
#define REG_DVI_ATOP_0D_H        (REG_DVI_ATOP_BASE + 0x1B)
#define REG_DVI_ATOP_0E_L        (REG_DVI_ATOP_BASE + 0x1C)
#define REG_DVI_ATOP_0E_H        (REG_DVI_ATOP_BASE + 0x1D)
#define REG_DVI_ATOP_0F_L        (REG_DVI_ATOP_BASE + 0x1E)
#define REG_DVI_ATOP_0F_H        (REG_DVI_ATOP_BASE + 0x1F)
#define REG_DVI_ATOP_10_L        (REG_DVI_ATOP_BASE + 0x20)
#define REG_DVI_ATOP_10_H        (REG_DVI_ATOP_BASE + 0x21)
#define REG_DVI_ATOP_11_L        (REG_DVI_ATOP_BASE + 0x22)
#define REG_DVI_ATOP_11_H        (REG_DVI_ATOP_BASE + 0x23)
#define REG_DVI_ATOP_12_L        (REG_DVI_ATOP_BASE + 0x24)
#define REG_DVI_ATOP_12_H        (REG_DVI_ATOP_BASE + 0x25)
#define REG_DVI_ATOP_13_L        (REG_DVI_ATOP_BASE + 0x26)
#define REG_DVI_ATOP_13_H        (REG_DVI_ATOP_BASE + 0x27)
#define REG_DVI_ATOP_14_L        (REG_DVI_ATOP_BASE + 0x28)
#define REG_DVI_ATOP_14_H        (REG_DVI_ATOP_BASE + 0x29)
#define REG_DVI_ATOP_15_L        (REG_DVI_ATOP_BASE + 0x2A)
#define REG_DVI_ATOP_15_H        (REG_DVI_ATOP_BASE + 0x2B)
#define REG_DVI_ATOP_16_L        (REG_DVI_ATOP_BASE + 0x2C)
#define REG_DVI_ATOP_16_H        (REG_DVI_ATOP_BASE + 0x2D)
#define REG_DVI_ATOP_17_L        (REG_DVI_ATOP_BASE + 0x2E)
#define REG_DVI_ATOP_17_H        (REG_DVI_ATOP_BASE + 0x2F)
#define REG_DVI_ATOP_18_L        (REG_DVI_ATOP_BASE + 0x30)
#define REG_DVI_ATOP_18_H        (REG_DVI_ATOP_BASE + 0x31)
#define REG_DVI_ATOP_19_L        (REG_DVI_ATOP_BASE + 0x32)
#define REG_DVI_ATOP_19_H        (REG_DVI_ATOP_BASE + 0x33)
#define REG_DVI_ATOP_1A_L        (REG_DVI_ATOP_BASE + 0x34)
#define REG_DVI_ATOP_1A_H        (REG_DVI_ATOP_BASE + 0x35)
#define REG_DVI_ATOP_1B_L        (REG_DVI_ATOP_BASE + 0x36)
#define REG_DVI_ATOP_1B_H        (REG_DVI_ATOP_BASE + 0x37)
#define REG_DVI_ATOP_1C_L        (REG_DVI_ATOP_BASE + 0x38)
#define REG_DVI_ATOP_1C_H        (REG_DVI_ATOP_BASE + 0x39)
#define REG_DVI_ATOP_1D_L        (REG_DVI_ATOP_BASE + 0x3A)
#define REG_DVI_ATOP_1D_H        (REG_DVI_ATOP_BASE + 0x3B)
#define REG_DVI_ATOP_1E_L        (REG_DVI_ATOP_BASE + 0x3C)
#define REG_DVI_ATOP_1E_H        (REG_DVI_ATOP_BASE + 0x3D)
#define REG_DVI_ATOP_1F_L        (REG_DVI_ATOP_BASE + 0x3E)
#define REG_DVI_ATOP_1F_H        (REG_DVI_ATOP_BASE + 0x3F)
#define REG_DVI_ATOP_20_L        (REG_DVI_ATOP_BASE + 0x40)
#define REG_DVI_ATOP_20_H        (REG_DVI_ATOP_BASE + 0x41)
#define REG_DVI_ATOP_21_L        (REG_DVI_ATOP_BASE + 0x42)
#define REG_DVI_ATOP_21_H        (REG_DVI_ATOP_BASE + 0x43)
#define REG_DVI_ATOP_22_L        (REG_DVI_ATOP_BASE + 0x44)
#define REG_DVI_ATOP_22_H        (REG_DVI_ATOP_BASE + 0x45)
#define REG_DVI_ATOP_23_L        (REG_DVI_ATOP_BASE + 0x46)
#define REG_DVI_ATOP_23_H        (REG_DVI_ATOP_BASE + 0x47)
#define REG_DVI_ATOP_24_L        (REG_DVI_ATOP_BASE + 0x48)
#define REG_DVI_ATOP_24_H        (REG_DVI_ATOP_BASE + 0x49)
#define REG_DVI_ATOP_25_L        (REG_DVI_ATOP_BASE + 0x4A)
#define REG_DVI_ATOP_25_H        (REG_DVI_ATOP_BASE + 0x4B)
#define REG_DVI_ATOP_26_L        (REG_DVI_ATOP_BASE + 0x4C)
#define REG_DVI_ATOP_26_H        (REG_DVI_ATOP_BASE + 0x4D)
#define REG_DVI_ATOP_27_L        (REG_DVI_ATOP_BASE + 0x4E)
#define REG_DVI_ATOP_27_H        (REG_DVI_ATOP_BASE + 0x4F)
#define REG_DVI_ATOP_28_L        (REG_DVI_ATOP_BASE + 0x50)
#define REG_DVI_ATOP_28_H        (REG_DVI_ATOP_BASE + 0x51)
#define REG_DVI_ATOP_29_L        (REG_DVI_ATOP_BASE + 0x52)
#define REG_DVI_ATOP_29_H        (REG_DVI_ATOP_BASE + 0x53)
#define REG_DVI_ATOP_2A_L        (REG_DVI_ATOP_BASE + 0x54)
#define REG_DVI_ATOP_2A_H        (REG_DVI_ATOP_BASE + 0x55)
#define REG_DVI_ATOP_2B_L        (REG_DVI_ATOP_BASE + 0x56)
#define REG_DVI_ATOP_2B_H        (REG_DVI_ATOP_BASE + 0x57)
#define REG_DVI_ATOP_2C_L        (REG_DVI_ATOP_BASE + 0x58)
#define REG_DVI_ATOP_2C_H        (REG_DVI_ATOP_BASE + 0x59)
#define REG_DVI_ATOP_2D_L        (REG_DVI_ATOP_BASE + 0x5A)
#define REG_DVI_ATOP_2D_H        (REG_DVI_ATOP_BASE + 0x5B)
#define REG_DVI_ATOP_2E_L        (REG_DVI_ATOP_BASE + 0x5C)
#define REG_DVI_ATOP_2E_H        (REG_DVI_ATOP_BASE + 0x5D)
#define REG_DVI_ATOP_2F_L        (REG_DVI_ATOP_BASE + 0x5E)
#define REG_DVI_ATOP_2F_H        (REG_DVI_ATOP_BASE + 0x5F)
#define REG_DVI_ATOP_30_L        (REG_DVI_ATOP_BASE + 0x60)
#define REG_DVI_ATOP_30_H        (REG_DVI_ATOP_BASE + 0x61)
#define REG_DVI_ATOP_31_L        (REG_DVI_ATOP_BASE + 0x62)
#define REG_DVI_ATOP_31_H        (REG_DVI_ATOP_BASE + 0x63)
#define REG_DVI_ATOP_32_L        (REG_DVI_ATOP_BASE + 0x64)
#define REG_DVI_ATOP_32_H        (REG_DVI_ATOP_BASE + 0x65)
#define REG_DVI_ATOP_33_L        (REG_DVI_ATOP_BASE + 0x66)
#define REG_DVI_ATOP_33_H        (REG_DVI_ATOP_BASE + 0x67)
#define REG_DVI_ATOP_34_L        (REG_DVI_ATOP_BASE + 0x68)
#define REG_DVI_ATOP_34_H        (REG_DVI_ATOP_BASE + 0x69)
#define REG_DVI_ATOP_35_L        (REG_DVI_ATOP_BASE + 0x6A)
#define REG_DVI_ATOP_35_H        (REG_DVI_ATOP_BASE + 0x6B)
#define REG_DVI_ATOP_36_L        (REG_DVI_ATOP_BASE + 0x6C)
#define REG_DVI_ATOP_36_H        (REG_DVI_ATOP_BASE + 0x6D)
#define REG_DVI_ATOP_37_L        (REG_DVI_ATOP_BASE + 0x6E)
#define REG_DVI_ATOP_37_H        (REG_DVI_ATOP_BASE + 0x6F)
#define REG_DVI_ATOP_38_L        (REG_DVI_ATOP_BASE + 0x70)
#define REG_DVI_ATOP_38_H        (REG_DVI_ATOP_BASE + 0x71)
#define REG_DVI_ATOP_39_L        (REG_DVI_ATOP_BASE + 0x72)
#define REG_DVI_ATOP_39_H        (REG_DVI_ATOP_BASE + 0x73)
#define REG_DVI_ATOP_3A_L        (REG_DVI_ATOP_BASE + 0x74)
#define REG_DVI_ATOP_3A_H        (REG_DVI_ATOP_BASE + 0x75)
#define REG_DVI_ATOP_3B_L        (REG_DVI_ATOP_BASE + 0x76)
#define REG_DVI_ATOP_3B_H        (REG_DVI_ATOP_BASE + 0x77)
#define REG_DVI_ATOP_3C_L        (REG_DVI_ATOP_BASE + 0x78)
#define REG_DVI_ATOP_3C_H        (REG_DVI_ATOP_BASE + 0x79)
#define REG_DVI_ATOP_3D_L        (REG_DVI_ATOP_BASE + 0x7A)
#define REG_DVI_ATOP_3D_H        (REG_DVI_ATOP_BASE + 0x7B)
#define REG_DVI_ATOP_3E_L        (REG_DVI_ATOP_BASE + 0x7C)
#define REG_DVI_ATOP_3E_H        (REG_DVI_ATOP_BASE + 0x7D)
#define REG_DVI_ATOP_3F_L        (REG_DVI_ATOP_BASE + 0x7E)
#define REG_DVI_ATOP_3F_H        (REG_DVI_ATOP_BASE + 0x7F)
#define REG_DVI_ATOP_40_L        (REG_DVI_ATOP_BASE + 0x80)
#define REG_DVI_ATOP_40_H        (REG_DVI_ATOP_BASE + 0x81)
#define REG_DVI_ATOP_41_L        (REG_DVI_ATOP_BASE + 0x82)
#define REG_DVI_ATOP_41_H        (REG_DVI_ATOP_BASE + 0x83)
#define REG_DVI_ATOP_42_L        (REG_DVI_ATOP_BASE + 0x84)
#define REG_DVI_ATOP_42_H        (REG_DVI_ATOP_BASE + 0x85)
#define REG_DVI_ATOP_43_L        (REG_DVI_ATOP_BASE + 0x86)
#define REG_DVI_ATOP_43_H        (REG_DVI_ATOP_BASE + 0x87)
#define REG_DVI_ATOP_44_L        (REG_DVI_ATOP_BASE + 0x88)
#define REG_DVI_ATOP_44_H        (REG_DVI_ATOP_BASE + 0x89)
#define REG_DVI_ATOP_45_L        (REG_DVI_ATOP_BASE + 0x8A)
#define REG_DVI_ATOP_45_H        (REG_DVI_ATOP_BASE + 0x8B)
#define REG_DVI_ATOP_46_L        (REG_DVI_ATOP_BASE + 0x8C)
#define REG_DVI_ATOP_46_H        (REG_DVI_ATOP_BASE + 0x8D)
#define REG_DVI_ATOP_47_L        (REG_DVI_ATOP_BASE + 0x8E)
#define REG_DVI_ATOP_47_H        (REG_DVI_ATOP_BASE + 0x8F)
#define REG_DVI_ATOP_48_L        (REG_DVI_ATOP_BASE + 0x90)
#define REG_DVI_ATOP_48_H        (REG_DVI_ATOP_BASE + 0x91)
#define REG_DVI_ATOP_49_L        (REG_DVI_ATOP_BASE + 0x92)
#define REG_DVI_ATOP_49_H        (REG_DVI_ATOP_BASE + 0x93)
#define REG_DVI_ATOP_4A_L        (REG_DVI_ATOP_BASE + 0x94)
#define REG_DVI_ATOP_4A_H        (REG_DVI_ATOP_BASE + 0x95)
#define REG_DVI_ATOP_4B_L        (REG_DVI_ATOP_BASE + 0x96)
#define REG_DVI_ATOP_4B_H        (REG_DVI_ATOP_BASE + 0x97)
#define REG_DVI_ATOP_4C_L        (REG_DVI_ATOP_BASE + 0x98)
#define REG_DVI_ATOP_4C_H        (REG_DVI_ATOP_BASE + 0x99)
#define REG_DVI_ATOP_4D_L        (REG_DVI_ATOP_BASE + 0x9A)
#define REG_DVI_ATOP_4D_H        (REG_DVI_ATOP_BASE + 0x9B)
#define REG_DVI_ATOP_4E_L        (REG_DVI_ATOP_BASE + 0x9C)
#define REG_DVI_ATOP_4E_H        (REG_DVI_ATOP_BASE + 0x9D)
#define REG_DVI_ATOP_4F_L        (REG_DVI_ATOP_BASE + 0x9E)
#define REG_DVI_ATOP_4F_H        (REG_DVI_ATOP_BASE + 0x9F)
#define REG_DVI_ATOP_50_L        (REG_DVI_ATOP_BASE + 0xA0)
#define REG_DVI_ATOP_50_H        (REG_DVI_ATOP_BASE + 0xA1)
#define REG_DVI_ATOP_51_L        (REG_DVI_ATOP_BASE + 0xA2)
#define REG_DVI_ATOP_51_H        (REG_DVI_ATOP_BASE + 0xA3)
#define REG_DVI_ATOP_52_L        (REG_DVI_ATOP_BASE + 0xA4)
#define REG_DVI_ATOP_52_H        (REG_DVI_ATOP_BASE + 0xA5)
#define REG_DVI_ATOP_53_L        (REG_DVI_ATOP_BASE + 0xA6)
#define REG_DVI_ATOP_53_H        (REG_DVI_ATOP_BASE + 0xA7)
#define REG_DVI_ATOP_54_L        (REG_DVI_ATOP_BASE + 0xA8)
#define REG_DVI_ATOP_54_H        (REG_DVI_ATOP_BASE + 0xA9)
#define REG_DVI_ATOP_55_L        (REG_DVI_ATOP_BASE + 0xAA)
#define REG_DVI_ATOP_55_H        (REG_DVI_ATOP_BASE + 0xAB)
#define REG_DVI_ATOP_56_L        (REG_DVI_ATOP_BASE + 0xAC)
#define REG_DVI_ATOP_56_H        (REG_DVI_ATOP_BASE + 0xAD)
#define REG_DVI_ATOP_57_L        (REG_DVI_ATOP_BASE + 0xAE)
#define REG_DVI_ATOP_57_H        (REG_DVI_ATOP_BASE + 0xAF)
#define REG_DVI_ATOP_58_L        (REG_DVI_ATOP_BASE + 0xB0)
#define REG_DVI_ATOP_58_H        (REG_DVI_ATOP_BASE + 0xB1)
#define REG_DVI_ATOP_59_L        (REG_DVI_ATOP_BASE + 0xB2)
#define REG_DVI_ATOP_59_H        (REG_DVI_ATOP_BASE + 0xB3)
#define REG_DVI_ATOP_5A_L        (REG_DVI_ATOP_BASE + 0xB4)
#define REG_DVI_ATOP_5A_H        (REG_DVI_ATOP_BASE + 0xB5)
#define REG_DVI_ATOP_5B_L        (REG_DVI_ATOP_BASE + 0xB6)
#define REG_DVI_ATOP_5B_H        (REG_DVI_ATOP_BASE + 0xB7)
#define REG_DVI_ATOP_5C_L        (REG_DVI_ATOP_BASE + 0xB8)
#define REG_DVI_ATOP_5C_H        (REG_DVI_ATOP_BASE + 0xB9)
#define REG_DVI_ATOP_5D_L        (REG_DVI_ATOP_BASE + 0xBA)
#define REG_DVI_ATOP_5D_H        (REG_DVI_ATOP_BASE + 0xBB)
#define REG_DVI_ATOP_5E_L        (REG_DVI_ATOP_BASE + 0xBC)
#define REG_DVI_ATOP_5E_H        (REG_DVI_ATOP_BASE + 0xBD)
#define REG_DVI_ATOP_5F_L        (REG_DVI_ATOP_BASE + 0xBE)
#define REG_DVI_ATOP_5F_H        (REG_DVI_ATOP_BASE + 0xBF)
#define REG_DVI_ATOP_60_L        (REG_DVI_ATOP_BASE + 0xC0)
#define REG_DVI_ATOP_60_H        (REG_DVI_ATOP_BASE + 0xC1)
#define REG_DVI_ATOP_61_L        (REG_DVI_ATOP_BASE + 0xC2)
#define REG_DVI_ATOP_61_H        (REG_DVI_ATOP_BASE + 0xC3)
#define REG_DVI_ATOP_62_L        (REG_DVI_ATOP_BASE + 0xC4)
#define REG_DVI_ATOP_62_H        (REG_DVI_ATOP_BASE + 0xC5)
#define REG_DVI_ATOP_63_L        (REG_DVI_ATOP_BASE + 0xC6)
#define REG_DVI_ATOP_63_H        (REG_DVI_ATOP_BASE + 0xC7)
#define REG_DVI_ATOP_64_L        (REG_DVI_ATOP_BASE + 0xC8)
#define REG_DVI_ATOP_64_H        (REG_DVI_ATOP_BASE + 0xC9)
#define REG_DVI_ATOP_65_L        (REG_DVI_ATOP_BASE + 0xCA)
#define REG_DVI_ATOP_65_H        (REG_DVI_ATOP_BASE + 0xCB)
#define REG_DVI_ATOP_66_L        (REG_DVI_ATOP_BASE + 0xCC)
#define REG_DVI_ATOP_66_H        (REG_DVI_ATOP_BASE + 0xCD)
#define REG_DVI_ATOP_67_L        (REG_DVI_ATOP_BASE + 0xCE)
#define REG_DVI_ATOP_67_H        (REG_DVI_ATOP_BASE + 0xCF)
#define REG_DVI_ATOP_68_L        (REG_DVI_ATOP_BASE + 0xD0)
#define REG_DVI_ATOP_68_H        (REG_DVI_ATOP_BASE + 0xD1)
#define REG_DVI_ATOP_69_L        (REG_DVI_ATOP_BASE + 0xD2)
#define REG_DVI_ATOP_69_H        (REG_DVI_ATOP_BASE + 0xD3)
#define REG_DVI_ATOP_6A_L        (REG_DVI_ATOP_BASE + 0xD4)
#define REG_DVI_ATOP_6A_H        (REG_DVI_ATOP_BASE + 0xD5)
#define REG_DVI_ATOP_6B_L        (REG_DVI_ATOP_BASE + 0xD6)
#define REG_DVI_ATOP_6B_H        (REG_DVI_ATOP_BASE + 0xD7)
#define REG_DVI_ATOP_6C_L        (REG_DVI_ATOP_BASE + 0xD8)
#define REG_DVI_ATOP_6C_H        (REG_DVI_ATOP_BASE + 0xD9)
#define REG_DVI_ATOP_6D_L        (REG_DVI_ATOP_BASE + 0xDA)
#define REG_DVI_ATOP_6D_H        (REG_DVI_ATOP_BASE + 0xDB)
#define REG_DVI_ATOP_6E_L        (REG_DVI_ATOP_BASE + 0xDC)
#define REG_DVI_ATOP_6E_H        (REG_DVI_ATOP_BASE + 0xDD)
#define REG_DVI_ATOP_6F_L        (REG_DVI_ATOP_BASE + 0xDE)
#define REG_DVI_ATOP_6F_H        (REG_DVI_ATOP_BASE + 0xDF)
#define REG_DVI_ATOP_70_L        (REG_DVI_ATOP_BASE + 0xE0)
#define REG_DVI_ATOP_70_H        (REG_DVI_ATOP_BASE + 0xE1)
#define REG_DVI_ATOP_71_L        (REG_DVI_ATOP_BASE + 0xE2)
#define REG_DVI_ATOP_71_H        (REG_DVI_ATOP_BASE + 0xE3)
#define REG_DVI_ATOP_72_L        (REG_DVI_ATOP_BASE + 0xE4)
#define REG_DVI_ATOP_72_H        (REG_DVI_ATOP_BASE + 0xE5)
#define REG_DVI_ATOP_73_L        (REG_DVI_ATOP_BASE + 0xE6)
#define REG_DVI_ATOP_73_H        (REG_DVI_ATOP_BASE + 0xE7)
#define REG_DVI_ATOP_74_L        (REG_DVI_ATOP_BASE + 0xE8)
#define REG_DVI_ATOP_74_H        (REG_DVI_ATOP_BASE + 0xE9)
#define REG_DVI_ATOP_75_L        (REG_DVI_ATOP_BASE + 0xEA)
#define REG_DVI_ATOP_75_H        (REG_DVI_ATOP_BASE + 0xEB)
#define REG_DVI_ATOP_76_L        (REG_DVI_ATOP_BASE + 0xEC)
#define REG_DVI_ATOP_76_H        (REG_DVI_ATOP_BASE + 0xED)
#define REG_DVI_ATOP_77_L        (REG_DVI_ATOP_BASE + 0xEE)
#define REG_DVI_ATOP_77_H        (REG_DVI_ATOP_BASE + 0xEF)
#define REG_DVI_ATOP_78_L        (REG_DVI_ATOP_BASE + 0xF0)
#define REG_DVI_ATOP_78_H        (REG_DVI_ATOP_BASE + 0xF1)
#define REG_DVI_ATOP_79_L        (REG_DVI_ATOP_BASE + 0xF2)
#define REG_DVI_ATOP_79_H        (REG_DVI_ATOP_BASE + 0xF3)
#define REG_DVI_ATOP_7A_L        (REG_DVI_ATOP_BASE + 0xF4)
#define REG_DVI_ATOP_7A_H        (REG_DVI_ATOP_BASE + 0xF5)
#define REG_DVI_ATOP_7B_L        (REG_DVI_ATOP_BASE + 0xF6)
#define REG_DVI_ATOP_7B_H        (REG_DVI_ATOP_BASE + 0xF7)
#define REG_DVI_ATOP_7C_L        (REG_DVI_ATOP_BASE + 0xF8)
#define REG_DVI_ATOP_7C_H        (REG_DVI_ATOP_BASE + 0xF9)
#define REG_DVI_ATOP_7D_L        (REG_DVI_ATOP_BASE + 0xFA)
#define REG_DVI_ATOP_7D_H        (REG_DVI_ATOP_BASE + 0xFB)
#define REG_DVI_ATOP_7E_L        (REG_DVI_ATOP_BASE + 0xFC)
#define REG_DVI_ATOP_7E_H        (REG_DVI_ATOP_BASE + 0xFD)
#define REG_DVI_ATOP_7F_L        (REG_DVI_ATOP_BASE + 0xFE)
#define REG_DVI_ATOP_7F_H        (REG_DVI_ATOP_BASE + 0xFF)

// DVI ATOP1
#define REG_DVI_ATOP1_00_L        (REG_DVI_ATOP1_BASE + 0x00)
#define REG_DVI_ATOP1_00_H        (REG_DVI_ATOP1_BASE + 0x01)
#define REG_DVI_ATOP1_06_L        (REG_DVI_ATOP1_BASE + 0x0C)
#define REG_DVI_ATOP1_06_H        (REG_DVI_ATOP1_BASE + 0x0D)
#define REG_DVI_ATOP1_07_L        (REG_DVI_ATOP1_BASE + 0x0E) // ENABLE_PATCH_HDCP_FOR_SEC_PC

#define REG_DVI_ATOP1_60_L        (REG_DVI_ATOP1_BASE + 0xC0)
#define REG_DVI_ATOP1_60_H        (REG_DVI_ATOP1_BASE + 0xC1)
#define REG_DVI_ATOP1_65_L        (REG_DVI_ATOP1_BASE + 0xCA)
#define REG_DVI_ATOP1_67_L        (REG_DVI_ATOP1_BASE + 0xCE)
#define REG_DVI_ATOP1_70_L        (REG_DVI_ATOP1_BASE + 0xE0)
#define REG_DVI_ATOP1_70_H        (REG_DVI_ATOP1_BASE + 0xE1)
#define REG_DVI_ATOP1_71_L        (REG_DVI_ATOP1_BASE + 0xE2)
#define REG_DVI_ATOP1_71_H        (REG_DVI_ATOP1_BASE + 0xE3)
#define REG_DVI_ATOP1_74_L        (REG_DVI_ATOP1_BASE + 0xE8)

// DVI ATOP2
#define REG_DVI_ATOP2_00_L        (REG_DVI_ATOP2_BASE + 0x00)
#define REG_DVI_ATOP2_00_H        (REG_DVI_ATOP2_BASE + 0x01)
#define REG_DVI_ATOP2_06_L        (REG_DVI_ATOP2_BASE + 0x0C)
#define REG_DVI_ATOP2_06_H        (REG_DVI_ATOP2_BASE + 0x0D)
#define REG_DVI_ATOP2_07_L        (REG_DVI_ATOP2_BASE + 0x0E) // ENABLE_PATCH_HDCP_FOR_SEC_PC

#define REG_DVI_ATOP2_60_L        (REG_DVI_ATOP2_BASE + 0xC0)
#define REG_DVI_ATOP2_60_H        (REG_DVI_ATOP2_BASE + 0xC1)
#define REG_DVI_ATOP2_65_L        (REG_DVI_ATOP2_BASE + 0xCA)
#define REG_DVI_ATOP2_67_L        (REG_DVI_ATOP2_BASE + 0xCE)
#define REG_DVI_ATOP2_70_L        (REG_DVI_ATOP2_BASE + 0xE0)
#define REG_DVI_ATOP2_70_H        (REG_DVI_ATOP2_BASE + 0xE1)
#define REG_DVI_ATOP2_71_L        (REG_DVI_ATOP2_BASE + 0xE2)
#define REG_DVI_ATOP2_71_H        (REG_DVI_ATOP2_BASE + 0xE3)
#define REG_DVI_ATOP2_74_L        (REG_DVI_ATOP2_BASE + 0xE8)

//=============================================================
// DVI Power Saving
#define REG_DVI_PS_00_L         (REG_DVI_PS_BASE + 0x00)
#define REG_DVI_PS_00_H         (REG_DVI_PS_BASE + 0x01)
#define REG_DVI_PS_01_L         (REG_DVI_PS_BASE + 0x02)
#define REG_DVI_PS_01_H         (REG_DVI_PS_BASE + 0x03)
#define REG_DVI_PS_02_L         (REG_DVI_PS_BASE + 0x04)
#define REG_DVI_PS_02_H         (REG_DVI_PS_BASE + 0x05)
#define REG_DVI_PS_03_L         (REG_DVI_PS_BASE + 0x06)
#define REG_DVI_PS_03_H         (REG_DVI_PS_BASE + 0x07)
#define REG_DVI_PS_04_L         (REG_DVI_PS_BASE + 0x08)	//
#define REG_DVI_PS_04_H         (REG_DVI_PS_BASE + 0x09)	//add DVI VDE period change tolerance
#define REG_DVI_PS_06_L         (REG_DVI_PS_BASE + 0x0C)
#define REG_DVI_PS_06_H         (REG_DVI_PS_BASE + 0x0D)
#define REG_DVI_PS_0A_L         (REG_DVI_PS_BASE + 0x14)
#define REG_DVI_PS_0A_H         (REG_DVI_PS_BASE + 0x15)
#define REG_DVI_PS_12_L         (REG_DVI_PS_BASE + 0x24)
#define REG_DVI_PS_12_H         (REG_DVI_PS_BASE + 0x25)


// DVI PS1
#define REG_DVI_PS1_00_L         (REG_DVI_PS1_BASE + 0x00)
#define REG_DVI_PS1_00_H         (REG_DVI_PS1_BASE + 0x01)
#define REG_DVI_PS1_01_L         (REG_DVI_PS1_BASE + 0x02)
#define REG_DVI_PS1_01_H         (REG_DVI_PS1_BASE + 0x03)

// DVI PS2
#define REG_DVI_PS2_00_L         (REG_DVI_PS2_BASE + 0x00)
#define REG_DVI_PS2_00_H         (REG_DVI_PS2_BASE + 0x01)
#define REG_DVI_PS2_01_L         (REG_DVI_PS2_BASE + 0x02)
#define REG_DVI_PS2_01_H         (REG_DVI_PS2_BASE + 0x03)

// DVI PS3
#define REG_DVI_PS3_00_L         (REG_DVI_PS3_BASE + 0x00)
#define REG_DVI_PS3_00_H         (REG_DVI_PS3_BASE + 0x01)
#define REG_DVI_PS3_01_L         (REG_DVI_PS3_BASE + 0x02)
#define REG_DVI_PS3_01_H         (REG_DVI_PS3_BASE + 0x03)
//=============================================================
//HDMI
//#define REG_HDMI_BASE       0x2700

#define REG_HDMI_00_L       (REG_HDMI_BASE + 0x00)
#define REG_HDMI_00_H       (REG_HDMI_BASE + 0x01)
#define REG_HDMI_01_L       (REG_HDMI_BASE + 0x02)
#define REG_HDMI_01_H       (REG_HDMI_BASE + 0x03)
#define REG_HDMI_02_L       (REG_HDMI_BASE + 0x04)
#define REG_HDMI_02_H       (REG_HDMI_BASE + 0x05)
#define REG_HDMI_03_L       (REG_HDMI_BASE + 0x06)
#define REG_HDMI_03_H       (REG_HDMI_BASE + 0x07)
#define REG_HDMI_04_L       (REG_HDMI_BASE + 0x08)
#define REG_HDMI_04_H       (REG_HDMI_BASE + 0x09)
#define REG_HDMI_05_L       (REG_HDMI_BASE + 0x0A)
#define REG_HDMI_05_H       (REG_HDMI_BASE + 0x0B)
#define REG_HDMI_06_L       (REG_HDMI_BASE + 0x0C)
#define REG_HDMI_06_H       (REG_HDMI_BASE + 0x0D)
#define REG_HDMI_07_L       (REG_HDMI_BASE + 0x0E)
#define REG_HDMI_07_H       (REG_HDMI_BASE + 0x0F)
#define REG_HDMI_08_L       (REG_HDMI_BASE + 0x10)
#define REG_HDMI_08_H       (REG_HDMI_BASE + 0x11)
#define REG_HDMI_09_L       (REG_HDMI_BASE + 0x12)
#define REG_HDMI_09_H       (REG_HDMI_BASE + 0x13)
#define REG_HDMI_0A_L       (REG_HDMI_BASE + 0x14)
#define REG_HDMI_0A_H       (REG_HDMI_BASE + 0x15)
#define REG_HDMI_0B_L       (REG_HDMI_BASE + 0x16)
#define REG_HDMI_0B_H       (REG_HDMI_BASE + 0x17)
#define REG_HDMI_0C_L       (REG_HDMI_BASE + 0x18)
#define REG_HDMI_0C_H       (REG_HDMI_BASE + 0x19)
#define REG_HDMI_0D_L       (REG_HDMI_BASE + 0x1A)
#define REG_HDMI_0D_H       (REG_HDMI_BASE + 0x1B)
#define REG_HDMI_0E_L       (REG_HDMI_BASE + 0x1C)
#define REG_HDMI_0E_H       (REG_HDMI_BASE + 0x1D)
#define REG_HDMI_0F_L       (REG_HDMI_BASE + 0x1E)
#define REG_HDMI_0F_H       (REG_HDMI_BASE + 0x1F)
#define REG_HDMI_10_L       (REG_HDMI_BASE + 0x20)
#define REG_HDMI_10_H       (REG_HDMI_BASE + 0x21)
#define REG_HDMI_11_L       (REG_HDMI_BASE + 0x22)
#define REG_HDMI_11_H       (REG_HDMI_BASE + 0x23)
#define REG_HDMI_12_L       (REG_HDMI_BASE + 0x24)
#define REG_HDMI_12_H       (REG_HDMI_BASE + 0x25)
#define REG_HDMI_13_L       (REG_HDMI_BASE + 0x26)
#define REG_HDMI_13_H       (REG_HDMI_BASE + 0x27)
#define REG_HDMI_14_L       (REG_HDMI_BASE + 0x28)
#define REG_HDMI_14_H       (REG_HDMI_BASE + 0x29)
#define REG_HDMI_15_L       (REG_HDMI_BASE + 0x2A)
#define REG_HDMI_15_H       (REG_HDMI_BASE + 0x2B)
#define REG_HDMI_16_L       (REG_HDMI_BASE + 0x2C)
#define REG_HDMI_16_H       (REG_HDMI_BASE + 0x2D)
#define REG_HDMI_17_L       (REG_HDMI_BASE + 0x2E)
#define REG_HDMI_17_H       (REG_HDMI_BASE + 0x2F)
#define REG_HDMI_18_L       (REG_HDMI_BASE + 0x30)
#define REG_HDMI_18_H       (REG_HDMI_BASE + 0x31)
#define REG_HDMI_19_L       (REG_HDMI_BASE + 0x32)
#define REG_HDMI_19_H       (REG_HDMI_BASE + 0x33)
#define REG_HDMI_1A_L       (REG_HDMI_BASE + 0x34)
#define REG_HDMI_1A_H       (REG_HDMI_BASE + 0x35)
#define REG_HDMI_1B_L       (REG_HDMI_BASE + 0x36)
#define REG_HDMI_1B_H       (REG_HDMI_BASE + 0x37)
#define REG_HDMI_1C_L       (REG_HDMI_BASE + 0x38)
#define REG_HDMI_1C_H       (REG_HDMI_BASE + 0x39)
#define REG_HDMI_1D_L       (REG_HDMI_BASE + 0x3A)
#define REG_HDMI_1D_H       (REG_HDMI_BASE + 0x3B)
#define REG_HDMI_1E_L       (REG_HDMI_BASE + 0x3C)
#define REG_HDMI_1E_H       (REG_HDMI_BASE + 0x3D)
#define REG_HDMI_1F_L       (REG_HDMI_BASE + 0x3E)
#define REG_HDMI_1F_H       (REG_HDMI_BASE + 0x3F)
#define REG_HDMI_20_L       (REG_HDMI_BASE + 0x40)
#define REG_HDMI_20_H       (REG_HDMI_BASE + 0x41)
#define REG_HDMI_21_L       (REG_HDMI_BASE + 0x42)
#define REG_HDMI_21_H       (REG_HDMI_BASE + 0x43)
#define REG_HDMI_22_L       (REG_HDMI_BASE + 0x44)
#define REG_HDMI_22_H       (REG_HDMI_BASE + 0x45)
#define REG_HDMI_23_L       (REG_HDMI_BASE + 0x46)
#define REG_HDMI_23_H       (REG_HDMI_BASE + 0x47)
#define REG_HDMI_24_L       (REG_HDMI_BASE + 0x48)
#define REG_HDMI_24_H       (REG_HDMI_BASE + 0x49)
#define REG_HDMI_25_L       (REG_HDMI_BASE + 0x4A)
#define REG_HDMI_25_H       (REG_HDMI_BASE + 0x4B)
#define REG_HDMI_26_L       (REG_HDMI_BASE + 0x4C)
#define REG_HDMI_26_H       (REG_HDMI_BASE + 0x4D)
#define REG_HDMI_27_L       (REG_HDMI_BASE + 0x4E)
#define REG_HDMI_27_H       (REG_HDMI_BASE + 0x4F)
#define REG_HDMI_28_L       (REG_HDMI_BASE + 0x50)
#define REG_HDMI_28_H       (REG_HDMI_BASE + 0x51)
#define REG_HDMI_29_L       (REG_HDMI_BASE + 0x52)
#define REG_HDMI_29_H       (REG_HDMI_BASE + 0x53)
#define REG_HDMI_2A_L       (REG_HDMI_BASE + 0x54)
#define REG_HDMI_2A_H       (REG_HDMI_BASE + 0x55)
#define REG_HDMI_2B_L       (REG_HDMI_BASE + 0x56)
#define REG_HDMI_2B_H       (REG_HDMI_BASE + 0x57)
#define REG_HDMI_2C_L       (REG_HDMI_BASE + 0x58)
#define REG_HDMI_2C_H       (REG_HDMI_BASE + 0x59)
#define REG_HDMI_2D_L       (REG_HDMI_BASE + 0x5A)
#define REG_HDMI_2D_H       (REG_HDMI_BASE + 0x5B)
#define REG_HDMI_2E_L       (REG_HDMI_BASE + 0x5C)
#define REG_HDMI_2E_H       (REG_HDMI_BASE + 0x5D)
#define REG_HDMI_2F_L       (REG_HDMI_BASE + 0x5E)
#define REG_HDMI_2F_H       (REG_HDMI_BASE + 0x5F)
#define REG_HDMI_30_L       (REG_HDMI_BASE + 0x60)
#define REG_HDMI_30_H       (REG_HDMI_BASE + 0x61)
#define REG_HDMI_31_L       (REG_HDMI_BASE + 0x62)
#define REG_HDMI_31_H       (REG_HDMI_BASE + 0x63)
#define REG_HDMI_32_L       (REG_HDMI_BASE + 0x64)
#define REG_HDMI_32_H       (REG_HDMI_BASE + 0x65)
#define REG_HDMI_33_L       (REG_HDMI_BASE + 0x66)
#define REG_HDMI_33_H       (REG_HDMI_BASE + 0x67)
#define REG_HDMI_34_L       (REG_HDMI_BASE + 0x68)
#define REG_HDMI_34_H       (REG_HDMI_BASE + 0x69)
#define REG_HDMI_35_L       (REG_HDMI_BASE + 0x6A)
#define REG_HDMI_35_H       (REG_HDMI_BASE + 0x6B)
#define REG_HDMI_36_L       (REG_HDMI_BASE + 0x6C)
#define REG_HDMI_36_H       (REG_HDMI_BASE + 0x6D)
#define REG_HDMI_37_L       (REG_HDMI_BASE + 0x6E)
#define REG_HDMI_37_H       (REG_HDMI_BASE + 0x6F)
#define REG_HDMI_38_L       (REG_HDMI_BASE + 0x70)
#define REG_HDMI_38_H       (REG_HDMI_BASE + 0x71)
#define REG_HDMI_39_L       (REG_HDMI_BASE + 0x72)
#define REG_HDMI_39_H       (REG_HDMI_BASE + 0x73)
#define REG_HDMI_3A_L       (REG_HDMI_BASE + 0x74)
#define REG_HDMI_3A_H       (REG_HDMI_BASE + 0x75)
#define REG_HDMI_3B_L       (REG_HDMI_BASE + 0x76)
#define REG_HDMI_3B_H       (REG_HDMI_BASE + 0x77)
#define REG_HDMI_3C_L       (REG_HDMI_BASE + 0x78)
#define REG_HDMI_3C_H       (REG_HDMI_BASE + 0x79)
#define REG_HDMI_3D_L       (REG_HDMI_BASE + 0x7A)
#define REG_HDMI_3D_H       (REG_HDMI_BASE + 0x7B)
#define REG_HDMI_3E_L       (REG_HDMI_BASE + 0x7C)
#define REG_HDMI_3E_H       (REG_HDMI_BASE + 0x7D)
#define REG_HDMI_3F_L       (REG_HDMI_BASE + 0x7E)
#define REG_HDMI_3F_H       (REG_HDMI_BASE + 0x7F)
#define REG_HDMI_40_L       (REG_HDMI_BASE + 0x80)
#define REG_HDMI_40_H       (REG_HDMI_BASE + 0x81)
#define REG_HDMI_41_L       (REG_HDMI_BASE + 0x82)
#define REG_HDMI_41_H       (REG_HDMI_BASE + 0x83)
#define REG_HDMI_42_L       (REG_HDMI_BASE + 0x84)
#define REG_HDMI_42_H       (REG_HDMI_BASE + 0x85)
#define REG_HDMI_43_L       (REG_HDMI_BASE + 0x86)
#define REG_HDMI_43_H       (REG_HDMI_BASE + 0x87)
#define REG_HDMI_44_L       (REG_HDMI_BASE + 0x88)
#define REG_HDMI_44_H       (REG_HDMI_BASE + 0x89)
#define REG_HDMI_45_L       (REG_HDMI_BASE + 0x8A)
#define REG_HDMI_45_H       (REG_HDMI_BASE + 0x8B)
#define REG_HDMI_46_L       (REG_HDMI_BASE + 0x8C)
#define REG_HDMI_46_H       (REG_HDMI_BASE + 0x8D)
#define REG_HDMI_47_L       (REG_HDMI_BASE + 0x8E)
#define REG_HDMI_47_H       (REG_HDMI_BASE + 0x8F)
#define REG_HDMI_48_L       (REG_HDMI_BASE + 0x90)
#define REG_HDMI_48_H       (REG_HDMI_BASE + 0x91)
#define REG_HDMI_49_L       (REG_HDMI_BASE + 0x92)
#define REG_HDMI_49_H       (REG_HDMI_BASE + 0x93)
#define REG_HDMI_4A_L       (REG_HDMI_BASE + 0x94)
#define REG_HDMI_4A_H       (REG_HDMI_BASE + 0x95)
#define REG_HDMI_4B_L       (REG_HDMI_BASE + 0x96)
#define REG_HDMI_4B_H       (REG_HDMI_BASE + 0x97)
#define REG_HDMI_4C_L       (REG_HDMI_BASE + 0x98)
#define REG_HDMI_4C_H       (REG_HDMI_BASE + 0x99)
#define REG_HDMI_4D_L       (REG_HDMI_BASE + 0x9A)
#define REG_HDMI_4D_H       (REG_HDMI_BASE + 0x9B)
#define REG_HDMI_4E_L       (REG_HDMI_BASE + 0x9C)
#define REG_HDMI_4E_H       (REG_HDMI_BASE + 0x9D)
#define REG_HDMI_4F_L       (REG_HDMI_BASE + 0x9E)
#define REG_HDMI_4F_H       (REG_HDMI_BASE + 0x9F)
#define REG_HDMI_50_L       (REG_HDMI_BASE + 0xA0)
#define REG_HDMI_50_H       (REG_HDMI_BASE + 0xA1)
#define REG_HDMI_51_L       (REG_HDMI_BASE + 0xA2)
#define REG_HDMI_51_H       (REG_HDMI_BASE + 0xA3)
#define REG_HDMI_52_L       (REG_HDMI_BASE + 0xA4)
#define REG_HDMI_52_H       (REG_HDMI_BASE + 0xA5)
#define REG_HDMI_53_L       (REG_HDMI_BASE + 0xA6)
#define REG_HDMI_53_H       (REG_HDMI_BASE + 0xA7)
#define REG_HDMI_54_L       (REG_HDMI_BASE + 0xA8)
#define REG_HDMI_54_H       (REG_HDMI_BASE + 0xA9)
#define REG_HDMI_55_L       (REG_HDMI_BASE + 0xAA)
#define REG_HDMI_55_H       (REG_HDMI_BASE + 0xAB)
#define REG_HDMI_56_L       (REG_HDMI_BASE + 0xAC)
#define REG_HDMI_56_H       (REG_HDMI_BASE + 0xAD)
#define REG_HDMI_57_L       (REG_HDMI_BASE + 0xAE)
#define REG_HDMI_57_H       (REG_HDMI_BASE + 0xAF)
#define REG_HDMI_58_L       (REG_HDMI_BASE + 0xB0)
#define REG_HDMI_58_H       (REG_HDMI_BASE + 0xB1)
#define REG_HDMI_59_L       (REG_HDMI_BASE + 0xB2)
#define REG_HDMI_59_H       (REG_HDMI_BASE + 0xB3)
#define REG_HDMI_5A_L       (REG_HDMI_BASE + 0xB4)
#define REG_HDMI_5A_H       (REG_HDMI_BASE + 0xB5)
#define REG_HDMI_5B_L       (REG_HDMI_BASE + 0xB6)
#define REG_HDMI_5B_H       (REG_HDMI_BASE + 0xB7)
#define REG_HDMI_5C_L       (REG_HDMI_BASE + 0xB8)
#define REG_HDMI_5C_H       (REG_HDMI_BASE + 0xB9)
#define REG_HDMI_5D_L       (REG_HDMI_BASE + 0xBA)
#define REG_HDMI_5D_H       (REG_HDMI_BASE + 0xBB)
#define REG_HDMI_5E_L       (REG_HDMI_BASE + 0xBC)
#define REG_HDMI_5E_H       (REG_HDMI_BASE + 0xBD)
#define REG_HDMI_5F_L       (REG_HDMI_BASE + 0xBE)
#define REG_HDMI_5F_H       (REG_HDMI_BASE + 0xBF)
#define REG_HDMI_60_L       (REG_HDMI_BASE + 0xC0)
#define REG_HDMI_60_H       (REG_HDMI_BASE + 0xC1)
#define REG_HDMI_61_L       (REG_HDMI_BASE + 0xC2)
#define REG_HDMI_61_H       (REG_HDMI_BASE + 0xC3)
#define REG_HDMI_62_L       (REG_HDMI_BASE + 0xC4)
#define REG_HDMI_62_H       (REG_HDMI_BASE + 0xC5)
#define REG_HDMI_63_L       (REG_HDMI_BASE + 0xC6)
#define REG_HDMI_63_H       (REG_HDMI_BASE + 0xC7)
#define REG_HDMI_64_L       (REG_HDMI_BASE + 0xC8)
#define REG_HDMI_64_H       (REG_HDMI_BASE + 0xC9)
#define REG_HDMI_65_L       (REG_HDMI_BASE + 0xCA)
#define REG_HDMI_65_H       (REG_HDMI_BASE + 0xCB)
#define REG_HDMI_66_L       (REG_HDMI_BASE + 0xCC)
#define REG_HDMI_66_H       (REG_HDMI_BASE + 0xCD)
#define REG_HDMI_67_L       (REG_HDMI_BASE + 0xCE)
#define REG_HDMI_67_H       (REG_HDMI_BASE + 0xCF)
#define REG_HDMI_68_L       (REG_HDMI_BASE + 0xD0)
#define REG_HDMI_68_H       (REG_HDMI_BASE + 0xD1)
#define REG_HDMI_69_L       (REG_HDMI_BASE + 0xD2)
#define REG_HDMI_69_H       (REG_HDMI_BASE + 0xD3)
#define REG_HDMI_6A_L       (REG_HDMI_BASE + 0xD4)
#define REG_HDMI_6A_H       (REG_HDMI_BASE + 0xD5)
#define REG_HDMI_6B_L       (REG_HDMI_BASE + 0xD6)
#define REG_HDMI_6B_H       (REG_HDMI_BASE + 0xD7)
#define REG_HDMI_6C_L       (REG_HDMI_BASE + 0xD8)
#define REG_HDMI_6C_H       (REG_HDMI_BASE + 0xD9)
#define REG_HDMI_6D_L       (REG_HDMI_BASE + 0xDA)
#define REG_HDMI_6D_H       (REG_HDMI_BASE + 0xDB)
#define REG_HDMI_6E_L       (REG_HDMI_BASE + 0xDC)
#define REG_HDMI_6E_H       (REG_HDMI_BASE + 0xDD)
#define REG_HDMI_6F_L       (REG_HDMI_BASE + 0xDE)
#define REG_HDMI_6F_H       (REG_HDMI_BASE + 0xDF)
#define REG_HDMI_70_L       (REG_HDMI_BASE + 0xE0)
#define REG_HDMI_70_H       (REG_HDMI_BASE + 0xE1)
#define REG_HDMI_71_L       (REG_HDMI_BASE + 0xE2)
#define REG_HDMI_71_H       (REG_HDMI_BASE + 0xE3)
#define REG_HDMI_72_L       (REG_HDMI_BASE + 0xE4)
#define REG_HDMI_72_H       (REG_HDMI_BASE + 0xE5)
#define REG_HDMI_73_L       (REG_HDMI_BASE + 0xE6)
#define REG_HDMI_73_H       (REG_HDMI_BASE + 0xE7)
#define REG_HDMI_74_L       (REG_HDMI_BASE + 0xE8)
#define REG_HDMI_74_H       (REG_HDMI_BASE + 0xE9)
#define REG_HDMI_75_L       (REG_HDMI_BASE + 0xEA)
#define REG_HDMI_75_H       (REG_HDMI_BASE + 0xEB)
#define REG_HDMI_76_L       (REG_HDMI_BASE + 0xEC)
#define REG_HDMI_76_H       (REG_HDMI_BASE + 0xED)
#define REG_HDMI_77_L       (REG_HDMI_BASE + 0xEE)
#define REG_HDMI_77_H       (REG_HDMI_BASE + 0xEF)
#define REG_HDMI_78_L       (REG_HDMI_BASE + 0xF0)
#define REG_HDMI_78_H       (REG_HDMI_BASE + 0xF1)
#define REG_HDMI_79_L       (REG_HDMI_BASE + 0xF2)
#define REG_HDMI_79_H       (REG_HDMI_BASE + 0xF3)
#define REG_HDMI_7A_L       (REG_HDMI_BASE + 0xF4)
#define REG_HDMI_7A_H       (REG_HDMI_BASE + 0xF5)
#define REG_HDMI_7B_L       (REG_HDMI_BASE + 0xF6)
#define REG_HDMI_7B_H       (REG_HDMI_BASE + 0xF7)
#define REG_HDMI_7C_L       (REG_HDMI_BASE + 0xF8)
#define REG_HDMI_7C_H       (REG_HDMI_BASE + 0xF9)
#define REG_HDMI_7D_L       (REG_HDMI_BASE + 0xFA)
#define REG_HDMI_7D_H       (REG_HDMI_BASE + 0xFB)
#define REG_HDMI_7E_L       (REG_HDMI_BASE + 0xFC)
#define REG_HDMI_7E_H       (REG_HDMI_BASE + 0xFD)
#define REG_HDMI_7F_L       (REG_HDMI_BASE + 0xFE)
#define REG_HDMI_7F_H       (REG_HDMI_BASE + 0xFF)

// HDMI2
#define REG_HDMI2_00_L       (REG_HDMI2_BASE + 0x00)
#define REG_HDMI2_00_H       (REG_HDMI2_BASE + 0x01)

#define REG_HDMI2_01_L       (REG_HDMI2_BASE + 0x02)
#define REG_HDMI2_01_H       (REG_HDMI2_BASE + 0x03)
#define REG_HDMI2_02_L       (REG_HDMI2_BASE + 0x04)
#define REG_HDMI2_02_H       (REG_HDMI2_BASE + 0x05)
#define REG_HDMI2_03_L       (REG_HDMI2_BASE + 0x06)
#define REG_HDMI2_03_H       (REG_HDMI2_BASE + 0x07)
#define REG_HDMI2_10_L       (REG_HDMI2_BASE + 0x20)
#define REG_HDMI2_10_H       (REG_HDMI2_BASE + 0x21)
#define REG_HDMI2_11_L       (REG_HDMI2_BASE + 0x22)
#define REG_HDMI2_11_H       (REG_HDMI2_BASE + 0x23)
#define REG_HDMI2_12_L       (REG_HDMI2_BASE + 0x24)
#define REG_HDMI2_12_H       (REG_HDMI2_BASE + 0x25)
#define REG_HDMI2_13_L       (REG_HDMI2_BASE + 0x26)
#define REG_HDMI2_13_H       (REG_HDMI2_BASE + 0x27)
#define REG_HDMI2_15_L       (REG_HDMI2_BASE + 0x2A)
#define REG_HDMI2_15_H       (REG_HDMI2_BASE + 0x2B)
#define REG_HDMI2_20_L       (REG_HDMI2_BASE + 0x40)
#define REG_HDMI2_20_H       (REG_HDMI2_BASE + 0x41)
#define REG_HDMI2_25_L       (REG_HDMI2_BASE + 0x4A)
#define REG_HDMI2_25_H       (REG_HDMI2_BASE + 0x4B)
#define REG_HDMI2_26_L       (REG_HDMI2_BASE + 0x4C)
#define REG_HDMI2_26_H       (REG_HDMI2_BASE + 0x4D)
#define REG_HDMI2_27_L       (REG_HDMI2_BASE + 0x4E)
#define REG_HDMI2_27_H       (REG_HDMI2_BASE + 0x4F)
#define REG_HDMI2_33_L       (REG_HDMI2_BASE + 0x66)
#define REG_HDMI2_34_L       (REG_HDMI2_BASE + 0x68)
#define REG_HDMI2_35_L       (REG_HDMI2_BASE + 0x6A)
#define REG_HDMI2_36_L       (REG_HDMI2_BASE + 0x6C)
#define REG_HDMI2_36_H       (REG_HDMI2_BASE + 0x6D)
#endif

