{"vcs1":{"timestamp_begin":1700469135.753461811, "rt":21.32, "ut":20.04, "st":1.14}}
{"vcselab":{"timestamp_begin":1700469157.149093499, "rt":3.29, "ut":1.95, "st":0.29}}
{"link":{"timestamp_begin":1700469160.507777235, "rt":0.64, "ut":0.34, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700469135.056173436}
{"VCS_COMP_START_TIME": 1700469135.056173436}
{"VCS_COMP_END_TIME": 1700469183.466021402}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+NCG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 535904}}
{"stitch_vcselab": {"peak_mem": 320876}}
