module module_0 (
    input logic [id_1 : 1] id_2,
    output id_3,
    output id_4,
    input [id_1 : id_2] id_5,
    input id_6,
    input logic id_7,
    input [id_5 : id_2[1 : id_6]] id_8
);
  id_9 id_10 (
      .id_2(id_8),
      .id_6(id_3)
  );
  id_11 id_12 (
      .id_10(id_8),
      .id_3 (id_1),
      .id_7 (id_4)
  );
endmodule
