IP Upgrade report for coprocessor
Sat Dec  6 22:59:08 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Dec  6 22:59:08 2025               ;
; Quartus Prime Version        ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                ; coprocessor                                     ;
; Top-level Entity Name        ; binding_vendor                                  ;
; Family                       ; Cyclone IV E                                    ;
+------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                            ;
+-------------+----------------+---------+-----------------------------+-----------------------------+-----------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File        ; Generation File Path        ; New Source File ; Message ;
+-------------+----------------+---------+-----------------------------+-----------------------------+-----------------+---------+
; niosv_cpu   ; Qsys           ; N/A     ; src/soft_cpu/niosv_cpu.qsys ; src/soft_cpu/niosv_cpu.qsys ;                 ;         ;
+-------------+----------------+---------+-----------------------------+-----------------------------+-----------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "src/soft_cpu/niosv_cpu.qsys" to "src/soft_cpu/niosv_cpu.BAK.qsys"
Info (11837): Started upgrading IP component Qsys with file "src/soft_cpu/niosv_cpu.qsys"
Info: 2025.12.06.22:59:08 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2025.12.06.22:59:08 Info: Finished upgrading the ip cores
Info (11131): Completed upgrading IP component Qsys with file "src/soft_cpu/niosv_cpu.qsys"
Info (23030): Evaluation of Tcl script /home/notforest/intelFPGA_lite/24.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 595 megabytes
    Info: Processing ended: Sat Dec  6 22:59:08 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:50


