{
  "Top": "conv2d_1",
  "RtlTop": "a0_conv2d_1",
  "RtlPrefix": "a0_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -target=sds",
      "config_sdx -optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_export -ipname=conv2d_1",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_rtl -auto_prefix=1",
      "config_rtl -reset_level=low",
      "config_rtl -prefix=a0_",
      "config_interface -m_axi_addr64=1"
    ],
    "DirectiveTcl": [
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_interface conv2d_1 ",
      "set_directive_latency conv2d_1 -min 1"
    ],
    "DirectiveInfo": [
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_IN2}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_IN4}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredKER2}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_OUT2}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredBIA2}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_IN3}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredKER3}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_OUT3}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredBIA3}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredKER4}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_OUT4}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredBIA4}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_IN5}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredKER5}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredCON_OUT5}} {}",
      "interface conv2d_1 {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredBIA5}} {}",
      "latency conv2d_1 {{min 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10.001",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "107781",
    "Uncertainty": "2.7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.001 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d_1",
    "Version": "1.0",
    "DisplayName": "Conv2d_1",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["D:\/ljd4\/GCRU\/src\/hw8.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a0_conv2d_1_input_0_V.vhd",
      "impl\/vhdl\/a0_conv2d_1_kernel_0_V.vhd",
      "impl\/vhdl\/a0_conv2d_1_mul_mul_wYd.vhd",
      "impl\/vhdl\/a0_conv2d_1_mux_646_wXd.vhd",
      "impl\/vhdl\/a0_conv2d_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a0_conv2d_1_input_0_V.v",
      "impl\/verilog\/a0_conv2d_1_kernel_0_V.v",
      "impl\/verilog\/a0_conv2d_1_mul_mul_wYd.v",
      "impl\/verilog\/a0_conv2d_1_mux_646_wXd.v",
      "impl\/verilog\/a0_conv2d_1.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/ljd4\/GCRU\/Release\/_sds\/vhls\/conv2d_1\/solution\/.autopilot\/db\/conv2d_1.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "BIA2_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "BIA3_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "BIA4_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "BIA5_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "CON_IN2_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "CON_IN3_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "CON_IN4_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "CON_IN5_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "CON_OUT2_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "CON_OUT3_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "CON_OUT4_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "CON_OUT5_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "KER2_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "KER3_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "KER4_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "KER5_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 14",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "re_en": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "CON_IN2_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "CON_IN2_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_IN2_V_read": {
      "dir": "out",
      "width": "1"
    },
    "KER2_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "KER2_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "KER2_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_OUT2_V_din": {
      "dir": "out",
      "width": "16"
    },
    "CON_OUT2_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_OUT2_V_write": {
      "dir": "out",
      "width": "1"
    },
    "BIA2_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "BIA2_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "BIA2_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_IN3_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "CON_IN3_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_IN3_V_read": {
      "dir": "out",
      "width": "1"
    },
    "KER3_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "KER3_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "KER3_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_OUT3_V_din": {
      "dir": "out",
      "width": "16"
    },
    "CON_OUT3_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_OUT3_V_write": {
      "dir": "out",
      "width": "1"
    },
    "BIA3_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "BIA3_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "BIA3_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_IN4_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "CON_IN4_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_IN4_V_read": {
      "dir": "out",
      "width": "1"
    },
    "KER4_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "KER4_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "KER4_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_OUT4_V_din": {
      "dir": "out",
      "width": "16"
    },
    "CON_OUT4_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_OUT4_V_write": {
      "dir": "out",
      "width": "1"
    },
    "BIA4_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "BIA4_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "BIA4_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_IN5_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "CON_IN5_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_IN5_V_read": {
      "dir": "out",
      "width": "1"
    },
    "KER5_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "KER5_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "KER5_V_read": {
      "dir": "out",
      "width": "1"
    },
    "CON_OUT5_V_din": {
      "dir": "out",
      "width": "16"
    },
    "CON_OUT5_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "CON_OUT5_V_write": {
      "dir": "out",
      "width": "1"
    },
    "BIA5_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "BIA5_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "BIA5_V_read": {
      "dir": "out",
      "width": "1"
    },
    "re_en": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "CON_IN2_V": {
      "interfaceRef": "CON_IN2_V",
      "dir": "in"
    },
    "KER2_V": {
      "interfaceRef": "KER2_V",
      "dir": "in"
    },
    "CON_OUT2_V": {
      "interfaceRef": "CON_OUT2_V",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "BIA2_V": {
      "interfaceRef": "BIA2_V",
      "dir": "in"
    },
    "CON_IN3_V": {
      "interfaceRef": "CON_IN3_V",
      "dir": "in"
    },
    "KER3_V": {
      "interfaceRef": "KER3_V",
      "dir": "in"
    },
    "CON_OUT3_V": {
      "interfaceRef": "CON_OUT3_V",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "BIA3_V": {
      "interfaceRef": "BIA3_V",
      "dir": "in"
    },
    "CON_IN4_V": {
      "interfaceRef": "CON_IN4_V",
      "dir": "in"
    },
    "KER4_V": {
      "interfaceRef": "KER4_V",
      "dir": "in"
    },
    "CON_OUT4_V": {
      "interfaceRef": "CON_OUT4_V",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "BIA4_V": {
      "interfaceRef": "BIA4_V",
      "dir": "in"
    },
    "CON_IN5_V": {
      "interfaceRef": "CON_IN5_V",
      "dir": "in"
    },
    "KER5_V": {
      "interfaceRef": "KER5_V",
      "dir": "in"
    },
    "CON_OUT5_V": {
      "interfaceRef": "CON_OUT5_V",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "BIA5_V": {
      "interfaceRef": "BIA5_V",
      "dir": "in"
    },
    "re_en": {
      "interfaceRef": "re_en",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv2d_1"},
    "Metrics": {"conv2d_1": {
        "Latency": {
          "LatencyBest": "107781",
          "LatencyAvg": "107781",
          "LatencyWorst": "107781",
          "PipelineII": "107782",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.836"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "42240",
            "Latency": "42240",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "32768",
            "Latency": "65537",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "1536",
          "DSP48E": "2304",
          "FF": "46446",
          "LUT": "144576",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "sds",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv2d_1",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-11-25 19:24:48 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
