<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="xilinx.com" name="kcu105" display_name="Kintex-UltraScale KCU105 Evaluation Platform" url="www.xilinx.com/kcu105" preset_file="preset.xml">
  <images>
    <image name="kcu105_board.jpeg" display_name="KCU105 BOARD" sub_type="board">
      <description>KCU105 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.0</revision>
  </compatible_board_revisions>
  <file_version>1.6</file_version>
  <description>Kintex-UltraScale KCU105 Evaluation Platform</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  

<components>
  <component name="fmc_lpc_connector" display_name="FMC_LPC" type="connector" sub_type="fmc_lpc">
  <pins>
    <pin index="82" name="fmc_lpc_dp0_c2m_p"></pin> <!-- C2 -->
    <pin index="83" name="fmc_lpc_dp0_c2m_n"></pin> <!-- C3 -->
    <pin index="86" name="fmc_lpc_dp0_m2c_p"></pin> <!-- C6 -->
    <pin index="87" name="fmc_lpc_dp0_m2c_n"></pin> <!-- C7 -->
    <pin index="90" name="fmc_lpc_la06_p"></pin> <!-- C10 -->
    <pin index="91" name="fmc_lpc_la06_n"></pin> <!-- C11 -->
    <pin index="94" name="fmc_lpc_la10_p"></pin> <!-- C14 -->
    <pin index="95" name="fmc_lpc_la10_n"></pin> <!-- C15 -->
    <pin index="98" name="fmc_lpc_la14_p"></pin> <!-- C18 -->
    <pin index="99" name="fmc_lpc_la14_n"></pin> <!-- C19 -->
    <pin index="102" name="fmc_lpc_la18_p"></pin> <!-- C22 -->
    <pin index="103" name="fmc_lpc_la18_n"></pin> <!-- C23 -->
    <pin index="106" name="fmc_lpc_la27_p"></pin> <!-- C26 -->
    <pin index="107" name="fmc_lpc_la27_n"></pin> <!-- C27 -->
    <pin index="124" name="fmc_lpc_gbtclk0_m2c_p"></pin> <!-- D4 -->
    <pin index="125" name="fmc_lpc_gbtclk0_m2c_n"></pin> <!-- D5 -->
    <pin index="128" name="fmc_lpc_la01_p"></pin> <!-- D8 -->
    <pin index="129" name="fmc_lpc_la01_n"></pin> <!-- D9 -->
    <pin index="131" name="fmc_lpc_la05_p"></pin> <!-- D11 -->
    <pin index="132" name="fmc_lpc_la05_n"></pin> <!-- D12 -->
    <pin index="134" name="fmc_lpc_la09_p"></pin> <!-- D14 -->
    <pin index="135" name="fmc_lpc_la09_n"></pin> <!-- D15 -->
    <pin index="137" name="fmc_lpc_la13_p"></pin> <!-- D17 -->
    <pin index="138" name="fmc_lpc_la13_n"></pin> <!-- D18 -->
    <pin index="140" name="fmc_lpc_la17_p"></pin> <!-- D20 -->
    <pin index="141" name="fmc_lpc_la17_n"></pin> <!-- D21 -->
    <pin index="143" name="fmc_lpc_la23_p"></pin> <!-- D23 -->
    <pin index="144" name="fmc_lpc_la23_n"></pin> <!-- D24 -->
    <pin index="146" name="fmc_lpc_la26_p"></pin> <!-- D26 -->
    <pin index="147" name="fmc_lpc_la26_n"></pin> <!-- D27 -->
    <pin index="242" name="fmc_lpc_clk1_m2c_p"></pin> <!-- G2 -->
    <pin index="243" name="fmc_lpc_clk1_m2c_n"></pin> <!-- G3 -->
    <pin index="246" name="fmc_lpc_la00_p"></pin> <!-- G6 -->
    <pin index="247" name="fmc_lpc_la00_n"></pin> <!-- G7 -->
    <pin index="249" name="fmc_lpc_la03_p"></pin> <!-- G9 -->
    <pin index="250" name="fmc_lpc_la03_n"></pin> <!-- G10 -->
    <pin index="252" name="fmc_lpc_la08_p"></pin> <!-- G12 -->
    <pin index="253" name="fmc_lpc_la08_n"></pin> <!-- G13 -->
    <pin index="255" name="fmc_lpc_la12_p"></pin> <!-- G15 -->
    <pin index="256" name="fmc_lpc_la12_n"></pin> <!-- G16 -->
    <pin index="258" name="fmc_lpc_la16_p"></pin> <!-- G18 -->
    <pin index="259" name="fmc_lpc_la16_n"></pin> <!-- G19 -->
    <pin index="261" name="fmc_lpc_la20_p"></pin> <!-- G21 -->
    <pin index="262" name="fmc_lpc_la20_n"></pin> <!-- G22 -->
    <pin index="264" name="fmc_lpc_la22_p"></pin> <!-- G24 -->
    <pin index="265" name="fmc_lpc_la22_n"></pin> <!-- G25 -->
    <pin index="267" name="fmc_lpc_la25_p"></pin> <!-- G27 -->
    <pin index="268" name="fmc_lpc_la25_n"></pin> <!-- G28 -->
    <pin index="270" name="fmc_lpc_la29_p"></pin> <!-- G30 -->
    <pin index="271" name="fmc_lpc_la29_n"></pin> <!-- G31 -->
    <pin index="273" name="fmc_lpc_la31_p"></pin> <!-- G33 -->
    <pin index="274" name="fmc_lpc_la31_n"></pin> <!-- G34 -->
    <pin index="276" name="fmc_lpc_la33_p"></pin> <!-- G36 -->
    <pin index="277" name="fmc_lpc_la33_n"></pin> <!-- G37 -->
    <pin index="282" name="fmc_lpc_prsnt_m2c_b_ls"></pin> <!-- prsnt_m2c_l -->
    <pin index="284" name="fmc_lpc_clk0_m2c_p"></pin> <!-- H4 -->
    <pin index="285" name="fmc_lpc_clk0_m2c_n"></pin> <!-- H5 -->
    <pin index="287" name="fmc_lpc_la02_p"></pin> <!-- H7 -->
    <pin index="288" name="fmc_lpc_la02_n"></pin> <!-- H8 -->
    <pin index="290" name="fmc_lpc_la04_p"></pin> <!-- H10 -->
    <pin index="291" name="fmc_lpc_la04_n"></pin> <!-- H11 -->
    <pin index="293" name="fmc_lpc_la07_p"></pin> <!-- H13 -->
    <pin index="294" name="fmc_lpc_la07_n"></pin> <!-- H14 -->
    <pin index="296" name="fmc_lpc_la11_p"></pin> <!-- H16 -->
    <pin index="297" name="fmc_lpc_la11_n"></pin> <!-- H17 -->
    <pin index="299" name="fmc_lpc_la15_p"></pin> <!-- H19 -->
    <pin index="300" name="fmc_lpc_la15_n"></pin> <!-- H20 -->
    <pin index="302" name="fmc_lpc_la19_p"></pin> <!-- H22 -->
    <pin index="303" name="fmc_lpc_la19_n"></pin> <!-- H23 -->
    <pin index="305" name="fmc_lpc_la21_p"></pin> <!-- H25 -->
    <pin index="306" name="fmc_lpc_la21_n"></pin> <!-- H26 -->
    <pin index="308" name="fmc_lpc_la24_p"></pin> <!-- H28 -->
    <pin index="309" name="fmc_lpc_la24_n"></pin> <!-- H29 -->
    <pin index="311" name="fmc_lpc_la28_p"></pin> <!-- H31 -->
    <pin index="312" name="fmc_lpc_la28_n"></pin> <!-- H32 -->
    <pin index="314" name="fmc_lpc_la30_p"></pin> <!-- H34 -->
    <pin index="315" name="fmc_lpc_la30_n"></pin> <!-- H35 -->
    <pin index="317" name="fmc_lpc_la32_p"></pin> <!-- H37 -->
    <pin index="318" name="fmc_lpc_la32_n"></pin> <!-- H38 -->
  </pins>
  </component>

  <component name="fmc_hpc_connector" display_name="FMC_HPC" type="connector" sub_type="fmc_hpc">
  <pins>
    <pin index="2" name="fmc_hpc_dp1_m2c_p"></pin> <!-- A2 -->
    <pin index="3" name="fmc_hpc_dp1_m2c_n"></pin> <!-- A3 -->
    <pin index="6" name="fmc_hpc_dp2_m2c_p"></pin> <!-- A6 -->
    <pin index="7" name="fmc_hpc_dp2_m2c_n"></pin> <!-- A7 -->
    <pin index="10" name="fmc_hpc_dp3_m2c_p"></pin> <!-- A10 -->
    <pin index="11" name="fmc_hpc_dp3_m2c_n"></pin> <!-- A11 -->
    <pin index="14" name="fmc_hpc_dp4_m2c_p"></pin> <!-- A14 -->
    <pin index="15" name="fmc_hpc_dp4_m2c_n"></pin> <!-- A15 -->
    <pin index="18" name="fmc_hpc_dp5_m2c_p"></pin> <!-- A18 -->
    <pin index="19" name="fmc_hpc_dp5_m2c_n"></pin> <!-- A19 -->
    <pin index="22" name="fmc_hpc_dp1_c2m_p"></pin> <!-- A22 -->
    <pin index="23" name="fmc_hpc_dp1_c2m_n"></pin> <!-- A23 -->
    <pin index="26" name="fmc_hpc_dp2_c2m_p"></pin> <!-- A26 -->
    <pin index="27" name="fmc_hpc_dp2_c2m_n"></pin> <!-- A27 -->
    <pin index="30" name="fmc_hpc_dp3_c2m_p"></pin> <!-- A30 -->
    <pin index="31" name="fmc_hpc_dp3_c2m_n"></pin> <!-- A31 -->
    <pin index="34" name="fmc_hpc_dp4_c2m_p"></pin> <!-- A34 -->
    <pin index="35" name="fmc_hpc_dp4_c2m_n"></pin> <!-- A35 -->
    <pin index="38" name="fmc_hpc_dp5_c2m_p"></pin> <!-- A38 -->
    <pin index="39" name="fmc_hpc_dp5_c2m_n"></pin> <!-- A39 -->
    <pin index="52" name="fmc_hpc_dp7_m2c_p"></pin> <!-- B12 -->
    <pin index="53" name="fmc_hpc_dp7_m2c_n"></pin> <!-- B13 -->
    <pin index="56" name="fmc_hpc_dp6_m2c_p"></pin> <!-- B16 -->
    <pin index="57" name="fmc_hpc_dp6_m2c_n"></pin> <!-- B17 -->
    <pin index="60" name="fmc_hpc_gbtclk1_m2c_p"></pin> <!-- B20 -->
    <pin index="61" name="fmc_hpc_gbtclk1_m2c_n"></pin> <!-- B21 -->
    <pin index="72" name="fmc_hpc_dp7_c2m_p"></pin> <!-- B32 -->
    <pin index="73" name="fmc_hpc_dp7_c2m_n"></pin> <!-- B33 -->
    <pin index="76" name="fmc_hpc_dp6_c2m_p"></pin> <!-- B36 -->
    <pin index="77" name="fmc_hpc_dp6_c2m_n"></pin> <!-- B37 -->
    <pin index="82" name="fmc_hpc_dp0_c2m_p"></pin> <!-- C2 -->
    <pin index="83" name="fmc_hpc_dp0_c2m_n"></pin> <!-- C3 -->
    <pin index="86" name="fmc_hpc_dp0_m2c_p"></pin> <!-- C6 -->
    <pin index="87" name="fmc_hpc_dp0_m2c_n"></pin> <!-- C7 -->
    <pin index="90" name="fmc_hpc_la06_p"></pin> <!-- C10 -->
    <pin index="91" name="fmc_hpc_la06_n"></pin> <!-- C11 -->
    <pin index="94" name="fmc_hpc_la10_p"></pin> <!-- C14 -->
    <pin index="95" name="fmc_hpc_la10_n"></pin> <!-- C15 -->
    <pin index="98" name="fmc_hpc_la14_p"></pin> <!-- C18 -->
    <pin index="99" name="fmc_hpc_la14_n"></pin> <!-- C19 -->
    <pin index="102" name="fmc_hpc_la18_p"></pin> <!-- C22 -->
    <pin index="103" name="fmc_hpc_la18_n"></pin> <!-- C23 -->
    <pin index="106" name="fmc_hpc_la27_p"></pin> <!-- C26 -->
    <pin index="107" name="fmc_hpc_la27_n"></pin> <!-- C27 -->
    <pin index="124" name="fmc_hpc_gbtclk0_m2c_p"></pin> <!-- D4 -->
    <pin index="125" name="fmc_hpc_gbtclk0_m2c_n"></pin> <!-- D5 -->
    <pin index="128" name="fmc_hpc_la01_p"></pin> <!-- D8 -->
    <pin index="129" name="fmc_hpc_la01_n"></pin> <!-- D9 -->
    <pin index="131" name="fmc_hpc_la05_p"></pin> <!-- D11 -->
    <pin index="132" name="fmc_hpc_la05_n"></pin> <!-- D12 -->
    <pin index="134" name="fmc_hpc_la09_p"></pin> <!-- D14 -->
    <pin index="135" name="fmc_hpc_la09_n"></pin> <!-- D15 -->
    <pin index="137" name="fmc_hpc_la13_p"></pin> <!-- D17 -->
    <pin index="138" name="fmc_hpc_la13_n"></pin> <!-- D18 -->
    <pin index="140" name="fmc_hpc_la17_p"></pin> <!-- D20 -->
    <pin index="141" name="fmc_hpc_la17_n"></pin> <!-- D21 -->
    <pin index="143" name="fmc_hpc_la23_p"></pin> <!-- D23 -->
    <pin index="144" name="fmc_hpc_la23_n"></pin> <!-- D24 -->
    <pin index="146" name="fmc_hpc_la26_p"></pin> <!-- D26 -->
    <pin index="147" name="fmc_hpc_la26_n"></pin> <!-- D27 -->
    <pin index="162" name="fmc_hpc_ha01_p"></pin> <!-- E2 -->
    <pin index="163" name="fmc_hpc_ha01_n"></pin> <!-- E3 -->
    <pin index="166" name="fmc_hpc_ha05_p"></pin> <!-- E6 -->
    <pin index="167" name="fmc_hpc_ha05_n"></pin> <!-- E7 -->
    <pin index="169" name="fmc_hpc_ha09_p"></pin> <!-- E9 -->
    <pin index="170" name="fmc_hpc_ha09_n"></pin> <!-- E10 -->
    <pin index="172" name="fmc_hpc_ha13_p"></pin> <!-- E12 -->
    <pin index="173" name="fmc_hpc_ha13_n"></pin> <!-- E13 -->
    <pin index="175" name="fmc_hpc_ha16_p"></pin> <!-- E15 -->
    <pin index="176" name="fmc_hpc_ha16_n"></pin> <!-- E16 -->
    <pin index="178" name="fmc_hpc_ha20_p"></pin> <!-- E18 -->
    <pin index="179" name="fmc_hpc_ha20_n"></pin> <!-- E19 -->
    <pin index="201" name="fmc_hpc_pg_m2c_ls"></pin> <!-- pg_m2c -->
    <pin index="204" name="fmc_hpc_ha00_p"></pin> <!-- F4 -->
    <pin index="205" name="fmc_hpc_ha00_n"></pin> <!-- F5 -->
    <pin index="207" name="fmc_hpc_ha04_p"></pin> <!-- F7 -->
    <pin index="208" name="fmc_hpc_ha04_n"></pin> <!-- F8 -->
    <pin index="210" name="fmc_hpc_ha08_p"></pin> <!-- F10 -->
    <pin index="211" name="fmc_hpc_ha08_n"></pin> <!-- F11 -->
    <pin index="213" name="fmc_hpc_ha12_p"></pin> <!-- F13 -->
    <pin index="214" name="fmc_hpc_ha12_n"></pin> <!-- F14 -->
    <pin index="216" name="fmc_hpc_ha15_p"></pin> <!-- F16 -->
    <pin index="217" name="fmc_hpc_ha15_n"></pin> <!-- F17 -->
    <pin index="219" name="fmc_hpc_ha19_p"></pin> <!-- F19 -->
    <pin index="220" name="fmc_hpc_ha19_n"></pin> <!-- F20 -->
    <pin index="242" name="fmc_hpc_clk1_m2c_p"></pin> <!-- G2 -->
    <pin index="243" name="fmc_hpc_clk1_m2c_n"></pin> <!-- G3 -->
    <pin index="246" name="fmc_hpc_la00_p"></pin> <!-- G6 -->
    <pin index="247" name="fmc_hpc_la00_n"></pin> <!-- G7 -->
    <pin index="249" name="fmc_hpc_la03_p"></pin> <!-- G9 -->
    <pin index="250" name="fmc_hpc_la03_n"></pin> <!-- G10 -->
    <pin index="252" name="fmc_hpc_la08_p"></pin> <!-- G12 -->
    <pin index="253" name="fmc_hpc_la08_n"></pin> <!-- G13 -->
    <pin index="255" name="fmc_hpc_la12_p"></pin> <!-- G15 -->
    <pin index="256" name="fmc_hpc_la12_n"></pin> <!-- G16 -->
    <pin index="258" name="fmc_hpc_la16_p"></pin> <!-- G18 -->
    <pin index="259" name="fmc_hpc_la16_n"></pin> <!-- G19 -->
    <pin index="261" name="fmc_hpc_la20_p"></pin> <!-- G21 -->
    <pin index="262" name="fmc_hpc_la20_n"></pin> <!-- G22 -->
    <pin index="264" name="fmc_hpc_la22_p"></pin> <!-- G24 -->
    <pin index="265" name="fmc_hpc_la22_n"></pin> <!-- G25 -->
    <pin index="267" name="fmc_hpc_la25_p"></pin> <!-- G27 -->
    <pin index="268" name="fmc_hpc_la25_n"></pin> <!-- G28 -->
    <pin index="270" name="fmc_hpc_la29_p"></pin> <!-- G30 -->
    <pin index="271" name="fmc_hpc_la29_n"></pin> <!-- G31 -->
    <pin index="273" name="fmc_hpc_la31_p"></pin> <!-- G33 -->
    <pin index="274" name="fmc_hpc_la31_n"></pin> <!-- G34 -->
    <pin index="276" name="fmc_hpc_la33_p"></pin> <!-- G36 -->
    <pin index="277" name="fmc_hpc_la33_n"></pin> <!-- G37 -->
    <pin index="282" name="fmc_hpc_prsnt_m2c_b_ls"></pin> <!-- prsnt_m2c_l -->
    <pin index="284" name="fmc_hpc_clk0_m2c_p"></pin> <!-- H4 -->
    <pin index="285" name="fmc_hpc_clk0_m2c_n"></pin> <!-- H5 -->
    <pin index="287" name="fmc_hpc_la02_p"></pin> <!-- H7 -->
    <pin index="288" name="fmc_hpc_la02_n"></pin> <!-- H8 -->
    <pin index="290" name="fmc_hpc_la04_p"></pin> <!-- H10 -->
    <pin index="291" name="fmc_hpc_la04_n"></pin> <!-- H11 -->
    <pin index="293" name="fmc_hpc_la07_p"></pin> <!-- H13 -->
    <pin index="294" name="fmc_hpc_la07_n"></pin> <!-- H14 -->
    <pin index="296" name="fmc_hpc_la11_p"></pin> <!-- H16 -->
    <pin index="297" name="fmc_hpc_la11_n"></pin> <!-- H17 -->
    <pin index="299" name="fmc_hpc_la15_p"></pin> <!-- H19 -->
    <pin index="300" name="fmc_hpc_la15_n"></pin> <!-- H20 -->
    <pin index="302" name="fmc_hpc_la19_p"></pin> <!-- H22 -->
    <pin index="303" name="fmc_hpc_la19_n"></pin> <!-- H23 -->
    <pin index="305" name="fmc_hpc_la21_p"></pin> <!-- H25 -->
    <pin index="306" name="fmc_hpc_la21_n"></pin> <!-- H26 -->
    <pin index="308" name="fmc_hpc_la24_p"></pin> <!-- H28 -->
    <pin index="309" name="fmc_hpc_la24_n"></pin> <!-- H29 -->
    <pin index="311" name="fmc_hpc_la28_p"></pin> <!-- H31 -->
    <pin index="312" name="fmc_hpc_la28_n"></pin> <!-- H32 -->
    <pin index="314" name="fmc_hpc_la30_p"></pin> <!-- H34 -->
    <pin index="315" name="fmc_hpc_la30_n"></pin> <!-- H35 -->
    <pin index="317" name="fmc_hpc_la32_p"></pin> <!-- H37 -->
    <pin index="318" name="fmc_hpc_la32_n"></pin> <!-- H38 -->
    <pin index="326" name="fmc_hpc_ha03_p"></pin> <!-- J6 -->
    <pin index="327" name="fmc_hpc_ha03_n"></pin> <!-- J7 -->
    <pin index="329" name="fmc_hpc_ha07_p"></pin> <!-- J9 -->
    <pin index="330" name="fmc_hpc_ha07_n"></pin> <!-- J10 -->
    <pin index="332" name="fmc_hpc_ha11_p"></pin> <!-- J12 -->
    <pin index="333" name="fmc_hpc_ha11_n"></pin> <!-- J13 -->
    <pin index="335" name="fmc_hpc_ha14_p"></pin> <!-- J15 -->
    <pin index="336" name="fmc_hpc_ha14_n"></pin> <!-- J16 -->
    <pin index="338" name="fmc_hpc_ha18_p"></pin> <!-- J18 -->
    <pin index="339" name="fmc_hpc_ha18_n"></pin> <!-- J19 -->
    <pin index="341" name="fmc_hpc_ha22_p"></pin> <!-- J21 -->
    <pin index="342" name="fmc_hpc_ha22_n"></pin> <!-- J22 -->
    <pin index="367" name="fmc_hpc_ha02_p"></pin> <!-- K7 -->
    <pin index="368" name="fmc_hpc_ha02_n"></pin> <!-- K8 -->
    <pin index="370" name="fmc_hpc_ha06_p"></pin> <!-- K10 -->
    <pin index="371" name="fmc_hpc_ha06_n"></pin> <!-- K11 -->
    <pin index="373" name="fmc_hpc_ha10_p"></pin> <!-- K13 -->
    <pin index="374" name="fmc_hpc_ha10_n"></pin> <!-- K14 -->
    <pin index="376" name="fmc_hpc_ha17_p"></pin> <!-- K16 -->
    <pin index="377" name="fmc_hpc_ha17_n"></pin> <!-- K17 -->
    <pin index="379" name="fmc_hpc_ha21_p"></pin> <!-- K19 -->
    <pin index="380" name="fmc_hpc_ha21_n"></pin> <!-- K20 -->
    <pin index="382" name="fmc_hpc_ha23_p"></pin> <!-- K22 -->
    <pin index="383" name="fmc_hpc_ha23_n"></pin> <!-- K23 -->
  </pins>
  </component>

    <component name="part0" display_name="Kintex-UltraScale KCU105 Evaluation Platform" type="fpga" part_name="xcku040-ffva1156-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/products/silicon-devices/fpga/kintex-ultrascale.html">
      <description>Kintex-UltraScale FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr4_sdram" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface, it can use MIG IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c0_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c0_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW0"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW3"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rotary_switch" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rotary_switch" preset_proc="rotary_switch_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="rotary_inca_push_incb_tri_i" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ROTARY_INCA"/>
                <pin_map port_index="1" component_pin="ROTARY_PUSH"/>
                <pin_map port_index="2" component_pin="ROTARY_INCB"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="default_sysclk_300" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk_300" preset_proc="default_sysclk_300_preset">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk_300_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_300_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk_300_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_300_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sysclk_125" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sysclk_125" preset_proc="sysclk_125_preset">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysclk_125_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_125_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysclk_125_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysclk_125_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="user_prog_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="user_prog_clock" preset_proc="user_prog_clock_preset">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_prog_clock_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_prog_clock_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_prog_clock_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_prog_clock_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	    <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
        <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	    <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="USB_UART_TX"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="USB_UART_RX"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
	    <interface mode="master" name="sfp0" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp0" preset_proc="sfp0_preset">
	  <parameters>
	    <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y10"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="TXN" physical_port="sfp0_txn" dir="out" name="sfp_txn">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp0_tx_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="TXP" physical_port="sfp_txp" dir="out" name="sfp_txp">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp0_tx_p"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in" name="sfp_rxn">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp0_rx_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in" name="sfp_rxp">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp0_rx_p"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
	    <interface mode="master" name="sfp1" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp1" preset_proc="sfp1_preset">
	  <parameters>
	    <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y9"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="TXN" physical_port="sfp_txn" dir="out" name="sfp_txn">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_tx_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="TXP" physical_port="sfp_txp" dir="out" name="sfp_txp">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_tx_p"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in" name="sfp_rxn">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_rx_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in" name="sfp_rxp">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_rx_p"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
        <interface mode="master" name="sfp_sgmii0" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp0" preset_proc="sfp_sgmii0_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y10"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp0_tx_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp0_tx_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp0_rx_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sfp0_rx_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	    <interface mode="master" name="sfp_sgmii1" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp1" preset_proc="sfp_sgmii1_preset">
	  <parameters>
	    <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y9"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="TXN" physical_port="sfp_sgmii_txn" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_tx_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="TXP" physical_port="sfp_sgmii_txp" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_tx_p"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_rx_n"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="sfp1_rx_p"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx_px4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
                <pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>
				<pin_map port_index="4" component_pin="pcie_tx4_n"/>
				<pin_map port_index="5" component_pin="pcie_tx5_n"/>
				<pin_map port_index="6" component_pin="pcie_tx6_n"/>
				<pin_map port_index="7" component_pin="pcie_tx7_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/>
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
				<pin_map port_index="4" component_pin="pcie_rx4_n"/>
				<pin_map port_index="5" component_pin="pcie_rx5_n"/>
				<pin_map port_index="6" component_pin="pcie_rx6_n"/>
				<pin_map port_index="7" component_pin="pcie_rx7_n"/>					
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
				<pin_map port_index="4" component_pin="pcie_tx4_p"/>
				<pin_map port_index="5" component_pin="pcie_tx5_p"/>
				<pin_map port_index="6" component_pin="pcie_tx6_p"/>
				<pin_map port_index="7" component_pin="pcie_tx7_p"/>	
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/>
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
				<pin_map port_index="4" component_pin="pcie_rx4_p"/>
				<pin_map port_index="5" component_pin="pcie_rx5_p"/>
				<pin_map port_index="6" component_pin="pcie_rx6_p"/>
				<pin_map port_index="7" component_pin="pcie_rx7_p"/>				
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
		<interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sgmii_lvds" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_onboard" preset_proc="sgmii_over_lvds_preset">
          <description>Primary interface to communicate with ethernet phy in SGMII mode.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_P"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_N"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_P"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdio_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="mdc"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sgmii_phyclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sgmii_phyclk">
          <parameters>
            <parameter name="frequency" value="625000000"/>
			<parameter name="type" value="ETH_LVDS_CLK"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sgmii_phyclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sgmii_phyclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>  
		<interface mode="slave" name="mgt_si570_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_si570_clk">
          <parameters>
            <parameter name="frequency" value="125000000"/>
			<parameter name="type" value="ETH_MGT_CLK"/>
			<parameter name="gt_loc" value="GTHE3_COMMON_X0Y3:MGTREFCLK0_227"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_si570_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_si570_clk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="mgt_si570_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_si570_clk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		<interface mode="slave" name="sma_mgt_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sma_mgt_refclk">
          <parameters>
            <parameter name="frequency" value="125000000"/>
			<parameter name="type" value="ETH_MGT_CLK"/>
			<parameter name="gt_loc" value="GTHE3_COMMON_X0Y2:MGTREFCLK0_226"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sma_mgt_refclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_refclk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sma_mgt_refclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sma_mgt_refclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		<interface mode="slave" name="jitter_attn_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="jitter_attn_clk">
          <parameters>
            <parameter name="frequency" value="125000000"/>
			<parameter name="type" value="ETH_MGT_CLK"/>
			<parameter name="gt_loc" value="GTHE3_COMMON_X0Y3:MGTREFCLK1_227"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="jitter_attn_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="jitter_attn_clk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="jitter_attn_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="jitter_attn_clk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="phy_sma" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sma" preset_proc="sma_sfp_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y11"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma" preset_proc="sma_sgmii_preset">
	      <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y11"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
		<interface mode="slave" name="sysmon_vaux0" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>
		  
<!--           <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux_p" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux_p0"/>
				<pin_map port_index="1" component_pin="sysmon_vaux_p2"/>
				<pin_map port_index="2" component_pin="sysmon_vaux_p8"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux_n" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux_n0"/>
				<pin_map port_index="1" component_pin="sysmon_vaux_n2"/>
				<pin_map port_index="2" component_pin="sysmon_vaux_n8"/>
              </pin_maps>
            </port_map>
          </port_maps> -->

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux0_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux0_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux0_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux0_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>
		
		
		<interface mode="slave" name="sysmon_vaux2" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux2">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux2_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux2_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux2_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux2_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>


		<interface mode="slave" name="sysmon_vaux8" type= "xilinx.com:interface:diff_analog_io_rtl:1.0" of_component="sysmon" preset_proc="sysmon_proc_vaux8">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>

		  <port_maps>
            <port_map logical_port="V_P" physical_port="sysmon_vaux8_p" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux8_p"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="V_N" physical_port="sysmon_vaux8_n" dir="in" >
              <pin_maps>
                <pin_map port_index="0" component_pin="sysmon_vaux8_n"/>
              </pin_maps>
            </port_map>			
          </port_maps> 
		  
        </interface>		
		
		
		</interfaces>
   
   </component>
   
   <component name="sysmon" display_name="System Monitor" type="chip" sub_type="chip" major_group="Miscellaneous" part_name="xxxxxxx" vendor="yyyyyy" spec_url="">
      <description>System Monitor Interface</description>
  	  
      <component_modes>
	  
        <component_mode name="sysmon_analog" display_name="Sysmon Analaog Interface">
		
          <interfaces>
            <interface name="sysmon_vaux0"/>
            <interface name="sysmon_vaux2" optional="true"/>
            <interface name="sysmon_vaux8" optional="true"/> 
          </interfaces>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="system_management_wiz" order="0"/>
          </preferred_ips>
		  
        </component_mode>
      </component_modes>	  
	  
    </component>
	
	
	
   
    <component name="ddr4_sdram" display_name="DDR4 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="EDY4016AABG-DR-F-D" vendor="Elpida" spec_url="http://www.micron.com/parts/dram/ddr4-sdram/edy4016aabg-dr-f">
      <description>2GB DDR4 SDRAM memory SODIMM</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="2GB"/>
      </parameters>
    </component>
    <component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA04H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>Dip Switches 3 to 0</description>
    </component>
    <component name="rotary_switch" display_name="Rotary switch" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="EVQ-WK4001" vendor="Panasonic" spec_url="www.panasonic.com">
      <description>Edge Drive Jog Encoder Rotary Switch, INCB, PUSH, INCA, Active High</description>
    </component>
    <component name="default_sysclk_300" display_name="300 MHz System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 300 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
      <preferred_ips>
        <preferred_ip vendor="xilinx.com" library="ip" name="mig" order="0"/>
      </preferred_ips>
    </component>
    <component name="user_prog_clock" display_name="User Programmable Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI570BAB0000544DG" vendor="Si Time" spec_url="www.sitime.com">
      <description>3.3V LVDS SI570 programmable oscillator used as differential clock on the board; Can be programmed using system controller UART or using IIC interface in the Kintex fabric</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component>
    <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    <component name="sysclk_125" display_name="125 MHz System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5335A-B02436-GM" vendor="Si Time" spec_url="www.sitime.com">
      <description>1.8V LVDS differential 125 MHz oscillator used as differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
	<component name="phy_reset_out" display_name="PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>PHY RESET OUT</description>
    </component>
    <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="sgmii_over_lvds" display_name="SGMII over LVDS">
          <interfaces>
            <interface name="sgmii_lvds"/>
            <interface name="mdio_mdc" optional="true"/>
            <interface name="sgmii_phyclk" optional="true"/>
			<interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="sgmii_phyclk" display_name="625 MHz SGMII differential clock from Marvell PHY" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>625 MHz SGMII differential clock from Marvell PHY used as clock for SGMII interface</description>
      <parameters>
        <parameter name="frequency" value="625000000"/>
      </parameters>
    </component>
	<component name="mgt_si570_clk" display_name="MGT Clock from SI570" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>MGT Clock from SI570</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component>
	<component name="sma_mgt_refclk" display_name="SMA MGT Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>SMA MGT Clock</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
	<component name="jitter_attn_clk" display_name="SI5328_CLKOUT" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>Reference Clock from SI5328</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
    <component name="phy_sfp0" display_name="PHY using SFP0" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
      <component_modes>
        <component_mode name="sfp0_with_sma_mgt_refclk" display_name="sfp0 using sma_mgt_refclk">
          <interfaces>
            <interface name="sfp0"/>
            <interface name="sma_mgt_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp0_with_mgt_si570_clk" display_name="sfp0 using mgt_si570_clk">
          <interfaces>
            <interface name="sfp0"/>
            <interface name="mgt_si570_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="sfp0_with_jitter_attn_clk" display_name="sfp0 using jitter_attn_clk">
          <interfaces>
            <interface name="sfp0"/>
            <interface name="jitter_attn_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp0_sgmii_with_sma_mgt_refclk" display_name="sfp0_sgmii using sma_mgt_refclk">
          <interfaces>
            <interface name="sfp_sgmii0"/>
            <interface name="sma_mgt_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii0_with_mgt_si570_clk" display_name="sfp0_sgmii using mgt_si570_clk">
          <interfaces>
            <interface name="sfp_sgmii0"/>
            <interface name="mgt_si570_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="sfp_sgmii0_with_jitter_attn_clk" display_name="sfp0_sgmii using jitter_attn_clk">
          <interfaces>
            <interface name="sfp_sgmii0"/>
            <interface name="jitter_attn_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sfp1" display_name="PHY using SFP1" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>Small Form-factor Pluggable connector</description>
      <component_modes>
        <component_mode name="sfp1_with_sma_mgt_refclk" display_name="sfp1 using sma_mgt_refclk">
          <interfaces>
            <interface name="sfp1"/>
            <interface name="sma_mgt_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp1_with_mgt_si570_clk" display_name="sfp1 using mgt_si570_clk">
          <interfaces>
            <interface name="sfp1"/>
            <interface name="mgt_si570_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="sfp1_with_jitter_attenuated_clock" display_name="sfp1 using jitter_attn_clk">
          <interfaces>
            <interface name="sfp1"/>
            <interface name="jitter_attn_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp1_sgmii_with_sma_mgt_refclk" display_name="sfp1_sgmii using sma_mgt_refclk">
          <interfaces>
            <interface name="sfp_sgmii1"/>
            <interface name="sma_mgt_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp1_sgmii_with_mgt_si570_clk" display_name="sfp1_sgmii using mgt_si570_clk">
          <interfaces>
            <interface name="sfp_sgmii1"/>
            <interface name="mgt_si570_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="sfp1_sgmii_with_jitter_attn_clk" display_name="sfp1_sgmii using jitter_attn_clk">
          <interfaces>
            <interface name="sfp_sgmii1"/>
            <interface name="jitter_attn_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
	<component name="phy_sma" display_name="PHY using SMA" type="chip" sub_type="sma" major_group="Ethernet Configurations" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>PHY outside the board connected through sma</description>
      <component_modes>
        <component_mode name="sma_with_sma_mgt_refclk" display_name="SMA using sma_mgt_refclk">
          <interfaces>
            <interface name="phy_sma"/>
            <interface name="sma_mgt_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="sma_with_mgt_si570_clk" display_name="SMA using mgt_si570_clk">
          <interfaces>
            <interface name="phy_sma"/>
            <interface name="mgt_si570_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sfp_with_jitter_attn_clk" display_name="SMA using jitter_attn_clk">
          <interfaces>
            <interface name="phy_sma"/>
            <interface name="jitter_attn_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sma_mgt_refclk" display_name="SMA_SGMII using sma_mgt_refclk">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sma_mgt_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_mgt_si570_clk" display_name="SMA_SGMII using mgt_si570_clk">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="mgt_si570_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="sma_sgmii_with_jitter_attn_clk" display_name="SMA_SGMII using jitter_attn_clk">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="jitter_attn_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
	<component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x8" display_name="pci_express x8 ">
          <interfaces>
            <interface name="pci_express_x8"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_pcie3" order="1"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
	</components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  

<connections>
  <connection name="part0_fmc_lpc" component1="part0" component2="fmc_lpc_connector">
    <connection_map name="part0_fmc_lpc_la09_p" c1_st_index="374" c1_end_index="374" c2_st_index="134" c2_end_index="134" />
    <connection_map name="part0_fmc_lpc_la09_n" c1_st_index="375" c1_end_index="375" c2_st_index="135" c2_end_index="135" />
    <connection_map name="part0_fmc_lpc_la06_p" c1_st_index="376" c1_end_index="376" c2_st_index="90" c2_end_index="90" />
    <connection_map name="part0_fmc_lpc_la06_n" c1_st_index="377" c1_end_index="377" c2_st_index="91" c2_end_index="91" />
    <connection_map name="part0_fmc_lpc_la04_p" c1_st_index="378" c1_end_index="378" c2_st_index="290" c2_end_index="290" />
    <connection_map name="part0_fmc_lpc_la04_n" c1_st_index="379" c1_end_index="379" c2_st_index="291" c2_end_index="291" />
    <connection_map name="part0_fmc_lpc_la03_p" c1_st_index="380" c1_end_index="380" c2_st_index="249" c2_end_index="249" />
    <connection_map name="part0_fmc_lpc_la03_n" c1_st_index="381" c1_end_index="381" c2_st_index="250" c2_end_index="250" />
    <connection_map name="part0_fmc_lpc_la08_p" c1_st_index="382" c1_end_index="382" c2_st_index="252" c2_end_index="252" />
    <connection_map name="part0_fmc_lpc_la08_n" c1_st_index="383" c1_end_index="383" c2_st_index="253" c2_end_index="253" />
    <connection_map name="part0_fmc_lpc_la05_p" c1_st_index="384" c1_end_index="384" c2_st_index="131" c2_end_index="131" />
    <connection_map name="part0_fmc_lpc_la05_n" c1_st_index="385" c1_end_index="385" c2_st_index="132" c2_end_index="132" />
    <connection_map name="part0_fmc_lpc_la11_p" c1_st_index="386" c1_end_index="386" c2_st_index="296" c2_end_index="296" />
    <connection_map name="part0_fmc_lpc_la11_n" c1_st_index="387" c1_end_index="387" c2_st_index="297" c2_end_index="297" />
    <connection_map name="part0_fmc_lpc_la10_p" c1_st_index="388" c1_end_index="388" c2_st_index="94" c2_end_index="94" />
    <connection_map name="part0_fmc_lpc_la10_n" c1_st_index="389" c1_end_index="389" c2_st_index="95" c2_end_index="95" />
    <connection_map name="part0_fmc_lpc_la07_p" c1_st_index="390" c1_end_index="390" c2_st_index="293" c2_end_index="293" />
    <connection_map name="part0_fmc_lpc_la07_n" c1_st_index="391" c1_end_index="391" c2_st_index="294" c2_end_index="294" />
    <connection_map name="part0_fmc_lpc_la14_p" c1_st_index="392" c1_end_index="392" c2_st_index="98" c2_end_index="98" />
    <connection_map name="part0_fmc_lpc_la14_n" c1_st_index="393" c1_end_index="393" c2_st_index="99" c2_end_index="99" />
    <connection_map name="part0_fmc_lpc_la01_p" c1_st_index="394" c1_end_index="394" c2_st_index="128" c2_end_index="128" />
    <connection_map name="part0_fmc_lpc_la01_n" c1_st_index="395" c1_end_index="395" c2_st_index="129" c2_end_index="129" />
    <connection_map name="part0_fmc_lpc_la00_p" c1_st_index="396" c1_end_index="396" c2_st_index="246" c2_end_index="246" />
    <connection_map name="part0_fmc_lpc_la00_n" c1_st_index="397" c1_end_index="397" c2_st_index="247" c2_end_index="247" />
    <connection_map name="part0_fmc_lpc_clk0_m2c_p" c1_st_index="398" c1_end_index="398" c2_st_index="284" c2_end_index="284" />
    <connection_map name="part0_fmc_lpc_clk0_m2c_n" c1_st_index="399" c1_end_index="399" c2_st_index="285" c2_end_index="285" />
    <connection_map name="part0_fmc_lpc_la16_p" c1_st_index="400" c1_end_index="400" c2_st_index="258" c2_end_index="258" />
    <connection_map name="part0_fmc_lpc_la16_n" c1_st_index="401" c1_end_index="401" c2_st_index="259" c2_end_index="259" />
    <connection_map name="part0_fmc_lpc_la13_p" c1_st_index="402" c1_end_index="402" c2_st_index="137" c2_end_index="137" />
    <connection_map name="part0_fmc_lpc_la13_n" c1_st_index="403" c1_end_index="403" c2_st_index="138" c2_end_index="138" />
    <connection_map name="part0_fmc_lpc_la12_p" c1_st_index="404" c1_end_index="404" c2_st_index="255" c2_end_index="255" />
    <connection_map name="part0_fmc_lpc_la12_n" c1_st_index="405" c1_end_index="405" c2_st_index="256" c2_end_index="256" />
    <connection_map name="part0_fmc_lpc_la02_p" c1_st_index="406" c1_end_index="406" c2_st_index="287" c2_end_index="287" />
    <connection_map name="part0_fmc_lpc_la02_n" c1_st_index="407" c1_end_index="407" c2_st_index="288" c2_end_index="288" />
    <connection_map name="part0_fmc_lpc_la15_p" c1_st_index="408" c1_end_index="408" c2_st_index="299" c2_end_index="299" />
    <connection_map name="part0_fmc_lpc_la15_n" c1_st_index="409" c1_end_index="409" c2_st_index="300" c2_end_index="300" />
    <connection_map name="part0_fmc_lpc_la28_p" c1_st_index="410" c1_end_index="410" c2_st_index="311" c2_end_index="311" />
    <connection_map name="part0_fmc_lpc_la28_n" c1_st_index="411" c1_end_index="411" c2_st_index="312" c2_end_index="312" />
    <connection_map name="part0_fmc_lpc_la29_p" c1_st_index="412" c1_end_index="412" c2_st_index="270" c2_end_index="270" />
    <connection_map name="part0_fmc_lpc_la29_n" c1_st_index="413" c1_end_index="413" c2_st_index="271" c2_end_index="271" />
    <connection_map name="part0_fmc_lpc_la30_p" c1_st_index="414" c1_end_index="414" c2_st_index="314" c2_end_index="314" />
    <connection_map name="part0_fmc_lpc_la30_n" c1_st_index="415" c1_end_index="415" c2_st_index="315" c2_end_index="315" />
    <connection_map name="part0_fmc_lpc_la31_p" c1_st_index="416" c1_end_index="416" c2_st_index="273" c2_end_index="273" />
    <connection_map name="part0_fmc_lpc_la31_n" c1_st_index="417" c1_end_index="417" c2_st_index="274" c2_end_index="274" />
    <connection_map name="part0_fmc_lpc_la32_p" c1_st_index="418" c1_end_index="418" c2_st_index="317" c2_end_index="317" />
    <connection_map name="part0_fmc_lpc_la32_n" c1_st_index="419" c1_end_index="419" c2_st_index="318" c2_end_index="318" />
    <connection_map name="part0_fmc_lpc_la33_p" c1_st_index="420" c1_end_index="420" c2_st_index="276" c2_end_index="276" />
    <connection_map name="part0_fmc_lpc_la33_n" c1_st_index="421" c1_end_index="421" c2_st_index="277" c2_end_index="277" />
    <connection_map name="part0_fmc_lpc_la21_p" c1_st_index="422" c1_end_index="422" c2_st_index="305" c2_end_index="305" />
    <connection_map name="part0_fmc_lpc_la21_n" c1_st_index="423" c1_end_index="423" c2_st_index="306" c2_end_index="306" />
    <connection_map name="part0_fmc_lpc_la20_p" c1_st_index="424" c1_end_index="424" c2_st_index="261" c2_end_index="261" />
    <connection_map name="part0_fmc_lpc_la20_n" c1_st_index="425" c1_end_index="425" c2_st_index="262" c2_end_index="262" />
    <connection_map name="part0_fmc_lpc_la19_p" c1_st_index="426" c1_end_index="426" c2_st_index="302" c2_end_index="302" />
    <connection_map name="part0_fmc_lpc_la19_n" c1_st_index="427" c1_end_index="427" c2_st_index="303" c2_end_index="303" />
    <connection_map name="part0_fmc_lpc_la22_p" c1_st_index="428" c1_end_index="428" c2_st_index="264" c2_end_index="264" />
    <connection_map name="part0_fmc_lpc_la22_n" c1_st_index="429" c1_end_index="429" c2_st_index="265" c2_end_index="265" />
    <connection_map name="part0_fmc_lpc_la18_p" c1_st_index="430" c1_end_index="430" c2_st_index="102" c2_end_index="102" />
    <connection_map name="part0_fmc_lpc_la18_n" c1_st_index="431" c1_end_index="431" c2_st_index="103" c2_end_index="103" />
    <connection_map name="part0_fmc_lpc_la17_p" c1_st_index="432" c1_end_index="432" c2_st_index="140" c2_end_index="140" />
    <connection_map name="part0_fmc_lpc_la17_n" c1_st_index="433" c1_end_index="433" c2_st_index="141" c2_end_index="141" />
    <connection_map name="part0_fmc_lpc_clk1_m2c_p" c1_st_index="434" c1_end_index="434" c2_st_index="242" c2_end_index="242" />
    <connection_map name="part0_fmc_lpc_clk1_m2c_n" c1_st_index="435" c1_end_index="435" c2_st_index="243" c2_end_index="243" />
    <connection_map name="part0_fmc_lpc_la23_p" c1_st_index="436" c1_end_index="436" c2_st_index="143" c2_end_index="143" />
    <connection_map name="part0_fmc_lpc_la23_n" c1_st_index="437" c1_end_index="437" c2_st_index="144" c2_end_index="144" />
    <connection_map name="part0_fmc_lpc_la25_p" c1_st_index="438" c1_end_index="438" c2_st_index="267" c2_end_index="267" />
    <connection_map name="part0_fmc_lpc_la25_n" c1_st_index="439" c1_end_index="439" c2_st_index="268" c2_end_index="268" />
    <connection_map name="part0_fmc_lpc_la24_p" c1_st_index="440" c1_end_index="440" c2_st_index="308" c2_end_index="308" />
    <connection_map name="part0_fmc_lpc_la24_n" c1_st_index="441" c1_end_index="441" c2_st_index="309" c2_end_index="309" />
    <connection_map name="part0_fmc_lpc_la26_p" c1_st_index="442" c1_end_index="442" c2_st_index="146" c2_end_index="146" />
    <connection_map name="part0_fmc_lpc_la26_n" c1_st_index="443" c1_end_index="443" c2_st_index="147" c2_end_index="147" />
    <connection_map name="part0_fmc_lpc_la27_p" c1_st_index="444" c1_end_index="444" c2_st_index="106" c2_end_index="106" />
    <connection_map name="part0_fmc_lpc_la27_n" c1_st_index="445" c1_end_index="445" c2_st_index="107" c2_end_index="107" />
    <connection_map name="part0_fmc_lpc_prsnt_m2c_b_ls" c1_st_index="446" c1_end_index="446" c2_st_index="282" c2_end_index="282" />
    <connection_map name="part0_fmc_lpc_gbtclk0_m2c_p" c1_st_index="447" c1_end_index="447" c2_st_index="124" c2_end_index="124" />
    <connection_map name="part0_fmc_lpc_gbtclk0_m2c_n" c1_st_index="448" c1_end_index="448" c2_st_index="125" c2_end_index="125" />
    <connection_map name="part0_fmc_lpc_dp0_c2m_p" c1_st_index="449" c1_end_index="449" c2_st_index="82" c2_end_index="82" />
    <connection_map name="part0_fmc_lpc_dp0_m2c_p" c1_st_index="450" c1_end_index="450" c2_st_index="86" c2_end_index="86" />
    <connection_map name="part0_fmc_lpc_dp0_m2c_n" c1_st_index="451" c1_end_index="451" c2_st_index="87" c2_end_index="87" />
    <connection_map name="part0_fmc_lpc_dp0_c2m_n" c1_st_index="452" c1_end_index="452" c2_st_index="83" c2_end_index="83" />
  </connection>

  <connection name="part0_fmc_hpc" component1="part0" component2="fmc_hpc_connector">
  
    <connection_map name="part0_fmc_hpc_la06_p" c1_st_index="216" c1_end_index="216" c2_st_index="90" c2_end_index="90" />
    <connection_map name="part0_fmc_hpc_la06_n" c1_st_index="217" c1_end_index="217" c2_st_index="91" c2_end_index="91" />
    <connection_map name="part0_fmc_hpc_la03_p" c1_st_index="218" c1_end_index="218" c2_st_index="249" c2_end_index="249" />
    <connection_map name="part0_fmc_hpc_la03_n" c1_st_index="219" c1_end_index="219" c2_st_index="250" c2_end_index="250" />
    <connection_map name="part0_fmc_hpc_la04_p" c1_st_index="220" c1_end_index="220" c2_st_index="290" c2_end_index="290" />
    <connection_map name="part0_fmc_hpc_la04_n" c1_st_index="221" c1_end_index="221" c2_st_index="291" c2_end_index="291" />
    <connection_map name="part0_fmc_hpc_la05_p" c1_st_index="222" c1_end_index="222" c2_st_index="131" c2_end_index="131" />
    <connection_map name="part0_fmc_hpc_la05_n" c1_st_index="223" c1_end_index="223" c2_st_index="132" c2_end_index="132" />
    <connection_map name="part0_fmc_hpc_la11_p" c1_st_index="224" c1_end_index="224" c2_st_index="296" c2_end_index="296" />
    <connection_map name="part0_fmc_hpc_la11_n" c1_st_index="225" c1_end_index="225" c2_st_index="297" c2_end_index="297" />
    <connection_map name="part0_fmc_hpc_clk0_m2c_p" c1_st_index="226" c1_end_index="226" c2_st_index="284" c2_end_index="284" />
    <connection_map name="part0_fmc_hpc_clk0_m2c_n" c1_st_index="227" c1_end_index="227" c2_st_index="285" c2_end_index="285" />
    <connection_map name="part0_fmc_hpc_la00_p" c1_st_index="228" c1_end_index="228" c2_st_index="246" c2_end_index="246" />
    <connection_map name="part0_fmc_hpc_la00_n" c1_st_index="229" c1_end_index="229" c2_st_index="247" c2_end_index="247" />
    <connection_map name="part0_fmc_hpc_la01_p" c1_st_index="230" c1_end_index="230" c2_st_index="128" c2_end_index="128" />
    <connection_map name="part0_fmc_hpc_la01_n" c1_st_index="231" c1_end_index="231" c2_st_index="129" c2_end_index="129" />
    <connection_map name="part0_fmc_hpc_la02_p" c1_st_index="232" c1_end_index="232" c2_st_index="287" c2_end_index="287" />
    <connection_map name="part0_fmc_hpc_la02_n" c1_st_index="233" c1_end_index="233" c2_st_index="288" c2_end_index="288" />
    <connection_map name="part0_fmc_hpc_la08_p" c1_st_index="234" c1_end_index="234" c2_st_index="252" c2_end_index="252" />
    <connection_map name="part0_fmc_hpc_la08_n" c1_st_index="235" c1_end_index="235" c2_st_index="253" c2_end_index="253" />
    <connection_map name="part0_fmc_hpc_la09_p" c1_st_index="236" c1_end_index="236" c2_st_index="134" c2_end_index="134" />
    <connection_map name="part0_fmc_hpc_la09_n" c1_st_index="237" c1_end_index="237" c2_st_index="135" c2_end_index="135" />
    <connection_map name="part0_fmc_hpc_la10_p" c1_st_index="238" c1_end_index="238" c2_st_index="94" c2_end_index="94" />
    <connection_map name="part0_fmc_hpc_la10_n" c1_st_index="239" c1_end_index="239" c2_st_index="95" c2_end_index="95" />
    <connection_map name="part0_fmc_hpc_la12_p" c1_st_index="240" c1_end_index="240" c2_st_index="255" c2_end_index="255" />
    <connection_map name="part0_fmc_hpc_la12_n" c1_st_index="241" c1_end_index="241" c2_st_index="256" c2_end_index="256" />
    <connection_map name="part0_fmc_hpc_la13_p" c1_st_index="242" c1_end_index="242" c2_st_index="137" c2_end_index="137" />
    <connection_map name="part0_fmc_hpc_la13_n" c1_st_index="243" c1_end_index="243" c2_st_index="138" c2_end_index="138" />
    <connection_map name="part0_fmc_hpc_la14_p" c1_st_index="244" c1_end_index="244" c2_st_index="98" c2_end_index="98" />
    <connection_map name="part0_fmc_hpc_la14_n" c1_st_index="245" c1_end_index="245" c2_st_index="99" c2_end_index="99" />
    <connection_map name="part0_fmc_hpc_la15_p" c1_st_index="246" c1_end_index="246" c2_st_index="299" c2_end_index="299" />
    <connection_map name="part0_fmc_hpc_la15_n" c1_st_index="247" c1_end_index="247" c2_st_index="300" c2_end_index="300" />
    <connection_map name="part0_fmc_hpc_la16_p" c1_st_index="248" c1_end_index="248" c2_st_index="258" c2_end_index="258" />
    <connection_map name="part0_fmc_hpc_la16_n" c1_st_index="249" c1_end_index="249" c2_st_index="259" c2_end_index="259" />
    <connection_map name="part0_fmc_hpc_la07_p" c1_st_index="250" c1_end_index="250" c2_st_index="293" c2_end_index="293" />
    <connection_map name="part0_fmc_hpc_la07_n" c1_st_index="251" c1_end_index="251" c2_st_index="294" c2_end_index="294" />
    <connection_map name="part0_fmc_hpc_la27_p" c1_st_index="252" c1_end_index="252" c2_st_index="106" c2_end_index="106" />
    <connection_map name="part0_fmc_hpc_la27_n" c1_st_index="253" c1_end_index="253" c2_st_index="107" c2_end_index="107" />
    <connection_map name="part0_fmc_hpc_la23_p" c1_st_index="254" c1_end_index="254" c2_st_index="143" c2_end_index="143" />
    <connection_map name="part0_fmc_hpc_la23_n" c1_st_index="255" c1_end_index="255" c2_st_index="144" c2_end_index="144" />
    <connection_map name="part0_fmc_hpc_la26_p" c1_st_index="256" c1_end_index="256" c2_st_index="146" c2_end_index="146" />
    <connection_map name="part0_fmc_hpc_la26_n" c1_st_index="257" c1_end_index="257" c2_st_index="147" c2_end_index="147" />
    <connection_map name="part0_fmc_hpc_la21_p" c1_st_index="258" c1_end_index="258" c2_st_index="305" c2_end_index="305" />
    <connection_map name="part0_fmc_hpc_la21_n" c1_st_index="259" c1_end_index="259" c2_st_index="306" c2_end_index="306" />
    <connection_map name="part0_fmc_hpc_la24_p" c1_st_index="260" c1_end_index="260" c2_st_index="308" c2_end_index="308" />
    <connection_map name="part0_fmc_hpc_la24_n" c1_st_index="261" c1_end_index="261" c2_st_index="309" c2_end_index="309" />
    <connection_map name="part0_fmc_hpc_la22_p" c1_st_index="262" c1_end_index="262" c2_st_index="264" c2_end_index="264" />
    <connection_map name="part0_fmc_hpc_la22_n" c1_st_index="263" c1_end_index="263" c2_st_index="265" c2_end_index="265" />
    <connection_map name="part0_fmc_hpc_la25_p" c1_st_index="264" c1_end_index="264" c2_st_index="267" c2_end_index="267" />
    <connection_map name="part0_fmc_hpc_la25_n" c1_st_index="265" c1_end_index="265" c2_st_index="268" c2_end_index="268" />
    <connection_map name="part0_fmc_hpc_la29_p" c1_st_index="266" c1_end_index="266" c2_st_index="270" c2_end_index="270" />
    <connection_map name="part0_fmc_hpc_la29_n" c1_st_index="267" c1_end_index="267" c2_st_index="271" c2_end_index="271" />
    <connection_map name="part0_fmc_hpc_la19_p" c1_st_index="268" c1_end_index="268" c2_st_index="302" c2_end_index="302" />
    <connection_map name="part0_fmc_hpc_la19_n" c1_st_index="269" c1_end_index="269" c2_st_index="303" c2_end_index="303" />
    <connection_map name="part0_fmc_hpc_la28_p" c1_st_index="270" c1_end_index="270" c2_st_index="311" c2_end_index="311" />
    <connection_map name="part0_fmc_hpc_la28_n" c1_st_index="271" c1_end_index="271" c2_st_index="312" c2_end_index="312" />
    <connection_map name="part0_fmc_hpc_la18_p" c1_st_index="272" c1_end_index="272" c2_st_index="102" c2_end_index="102" />
    <connection_map name="part0_fmc_hpc_la18_n" c1_st_index="273" c1_end_index="273" c2_st_index="103" c2_end_index="103" />
    <connection_map name="part0_fmc_hpc_la17_p" c1_st_index="274" c1_end_index="274" c2_st_index="140" c2_end_index="140" />
    <connection_map name="part0_fmc_hpc_la17_n" c1_st_index="275" c1_end_index="275" c2_st_index="141" c2_end_index="141" />
    <connection_map name="part0_fmc_hpc_clk1_m2c_p" c1_st_index="276" c1_end_index="276" c2_st_index="242" c2_end_index="242" />
    <connection_map name="part0_fmc_hpc_clk1_m2c_n" c1_st_index="277" c1_end_index="277" c2_st_index="243" c2_end_index="243" />
    <connection_map name="part0_fmc_hpc_la20_p" c1_st_index="278" c1_end_index="278" c2_st_index="261" c2_end_index="261" />
    <connection_map name="part0_fmc_hpc_la20_n" c1_st_index="279" c1_end_index="279" c2_st_index="262" c2_end_index="262" />
    <connection_map name="part0_fmc_hpc_la30_p" c1_st_index="280" c1_end_index="280" c2_st_index="314" c2_end_index="314" />
    <connection_map name="part0_fmc_hpc_la30_n" c1_st_index="281" c1_end_index="281" c2_st_index="315" c2_end_index="315" />
    <connection_map name="part0_fmc_hpc_la31_p" c1_st_index="282" c1_end_index="282" c2_st_index="273" c2_end_index="273" />
    <connection_map name="part0_fmc_hpc_la31_n" c1_st_index="283" c1_end_index="283" c2_st_index="274" c2_end_index="274" />
    <connection_map name="part0_fmc_hpc_la32_p" c1_st_index="284" c1_end_index="284" c2_st_index="317" c2_end_index="317" />
    <connection_map name="part0_fmc_hpc_la32_n" c1_st_index="285" c1_end_index="285" c2_st_index="318" c2_end_index="318" />
    <connection_map name="part0_fmc_hpc_la33_p" c1_st_index="286" c1_end_index="286" c2_st_index="276" c2_end_index="276" />
    <connection_map name="part0_fmc_hpc_la33_n" c1_st_index="287" c1_end_index="287" c2_st_index="277" c2_end_index="277" />
    <connection_map name="part0_fmc_hpc_ha07_p" c1_st_index="288" c1_end_index="288" c2_st_index="329" c2_end_index="329" />
    <connection_map name="part0_fmc_hpc_ha07_n" c1_st_index="289" c1_end_index="289" c2_st_index="330" c2_end_index="330" />
    <connection_map name="part0_fmc_hpc_ha12_p" c1_st_index="290" c1_end_index="290" c2_st_index="213" c2_end_index="213" />
    <connection_map name="part0_fmc_hpc_ha12_n" c1_st_index="291" c1_end_index="291" c2_st_index="214" c2_end_index="214" />
    <connection_map name="part0_fmc_hpc_ha11_p" c1_st_index="292" c1_end_index="292" c2_st_index="332" c2_end_index="332" />
    <connection_map name="part0_fmc_hpc_ha11_n" c1_st_index="293" c1_end_index="293" c2_st_index="333" c2_end_index="333" />
    <connection_map name="part0_fmc_hpc_ha06_p" c1_st_index="294" c1_end_index="294" c2_st_index="370" c2_end_index="370" />
    <connection_map name="part0_fmc_hpc_ha06_n" c1_st_index="295" c1_end_index="295" c2_st_index="371" c2_end_index="371" />
    <connection_map name="part0_fmc_hpc_ha08_p" c1_st_index="296" c1_end_index="296" c2_st_index="210" c2_end_index="210" />
    <connection_map name="part0_fmc_hpc_ha08_n" c1_st_index="297" c1_end_index="297" c2_st_index="211" c2_end_index="211" />
    <connection_map name="part0_fmc_hpc_ha05_p" c1_st_index="298" c1_end_index="298" c2_st_index="166" c2_end_index="166" />
    <connection_map name="part0_fmc_hpc_ha05_n" c1_st_index="299" c1_end_index="299" c2_st_index="167" c2_end_index="167" />
    <connection_map name="part0_fmc_hpc_ha02_p" c1_st_index="300" c1_end_index="300" c2_st_index="367" c2_end_index="367" />
    <connection_map name="part0_fmc_hpc_ha02_n" c1_st_index="301" c1_end_index="301" c2_st_index="368" c2_end_index="368" />
    <connection_map name="part0_fmc_hpc_ha10_p" c1_st_index="302" c1_end_index="302" c2_st_index="373" c2_end_index="373" />
    <connection_map name="part0_fmc_hpc_ha10_n" c1_st_index="303" c1_end_index="303" c2_st_index="374" c2_end_index="374" />
    <connection_map name="part0_fmc_hpc_ha04_p" c1_st_index="304" c1_end_index="304" c2_st_index="207" c2_end_index="207" />
    <connection_map name="part0_fmc_hpc_ha04_n" c1_st_index="305" c1_end_index="305" c2_st_index="208" c2_end_index="208" />
    <connection_map name="part0_fmc_hpc_ha03_p" c1_st_index="306" c1_end_index="306" c2_st_index="326" c2_end_index="326" />
    <connection_map name="part0_fmc_hpc_ha03_n" c1_st_index="307" c1_end_index="307" c2_st_index="327" c2_end_index="327" />
    <connection_map name="part0_fmc_hpc_ha09_p" c1_st_index="308" c1_end_index="308" c2_st_index="169" c2_end_index="169" />
    <connection_map name="part0_fmc_hpc_ha09_n" c1_st_index="309" c1_end_index="309" c2_st_index="170" c2_end_index="170" />
    <connection_map name="part0_fmc_hpc_ha00_p" c1_st_index="310" c1_end_index="310" c2_st_index="204" c2_end_index="204" />
    <connection_map name="part0_fmc_hpc_ha00_n" c1_st_index="311" c1_end_index="311" c2_st_index="205" c2_end_index="205" />
    <connection_map name="part0_fmc_hpc_ha17_p" c1_st_index="312" c1_end_index="312" c2_st_index="376" c2_end_index="376" />
    <connection_map name="part0_fmc_hpc_ha17_n" c1_st_index="313" c1_end_index="313" c2_st_index="377" c2_end_index="377" />
    <connection_map name="part0_fmc_hpc_ha01_p" c1_st_index="314" c1_end_index="314" c2_st_index="162" c2_end_index="162" />
    <connection_map name="part0_fmc_hpc_ha01_n" c1_st_index="315" c1_end_index="315" c2_st_index="163" c2_end_index="163" />
    <connection_map name="part0_fmc_hpc_ha19_p" c1_st_index="316" c1_end_index="316" c2_st_index="219" c2_end_index="219" />
    <connection_map name="part0_fmc_hpc_ha19_n" c1_st_index="317" c1_end_index="317" c2_st_index="220" c2_end_index="220" />
    <connection_map name="part0_fmc_hpc_ha14_p" c1_st_index="318" c1_end_index="318" c2_st_index="335" c2_end_index="335" />
    <connection_map name="part0_fmc_hpc_ha14_n" c1_st_index="319" c1_end_index="319" c2_st_index="336" c2_end_index="336" />
    <connection_map name="part0_fmc_hpc_ha21_p" c1_st_index="320" c1_end_index="320" c2_st_index="379" c2_end_index="379" />
    <connection_map name="part0_fmc_hpc_ha21_n" c1_st_index="321" c1_end_index="321" c2_st_index="380" c2_end_index="380" />
    <connection_map name="part0_fmc_hpc_ha15_p" c1_st_index="322" c1_end_index="322" c2_st_index="216" c2_end_index="216" />
    <connection_map name="part0_fmc_hpc_ha15_n" c1_st_index="323" c1_end_index="323" c2_st_index="217" c2_end_index="217" />
    <connection_map name="part0_fmc_hpc_ha22_p" c1_st_index="324" c1_end_index="324" c2_st_index="341" c2_end_index="341" />
    <connection_map name="part0_fmc_hpc_ha22_n" c1_st_index="325" c1_end_index="325" c2_st_index="342" c2_end_index="342" />
    <connection_map name="part0_fmc_hpc_ha18_p" c1_st_index="326" c1_end_index="326" c2_st_index="338" c2_end_index="338" />
    <connection_map name="part0_fmc_hpc_ha18_n" c1_st_index="327" c1_end_index="327" c2_st_index="339" c2_end_index="339" />
    <connection_map name="part0_fmc_hpc_ha20_p" c1_st_index="328" c1_end_index="328" c2_st_index="178" c2_end_index="178" />
    <connection_map name="part0_fmc_hpc_ha20_n" c1_st_index="329" c1_end_index="329" c2_st_index="179" c2_end_index="179" />
    <connection_map name="part0_fmc_hpc_ha23_p" c1_st_index="330" c1_end_index="330" c2_st_index="382" c2_end_index="382" />
    <connection_map name="part0_fmc_hpc_ha23_n" c1_st_index="331" c1_end_index="331" c2_st_index="383" c2_end_index="383" />
    <connection_map name="part0_fmc_hpc_ha16_p" c1_st_index="332" c1_end_index="332" c2_st_index="175" c2_end_index="175" />
    <connection_map name="part0_fmc_hpc_ha16_n" c1_st_index="333" c1_end_index="333" c2_st_index="176" c2_end_index="176" />
    <connection_map name="part0_fmc_hpc_ha13_p" c1_st_index="334" c1_end_index="334" c2_st_index="172" c2_end_index="172" />
    <connection_map name="part0_fmc_hpc_ha13_n" c1_st_index="335" c1_end_index="335" c2_st_index="173" c2_end_index="173" />
    <connection_map name="part0_fmc_hpc_pg_m2c_ls" c1_st_index="336" c1_end_index="336" c2_st_index="201" c2_end_index="201" />
    <connection_map name="part0_fmc_hpc_prsnt_m2c_b_ls" c1_st_index="337" c1_end_index="337" c2_st_index="282" c2_end_index="282" />
    <connection_map name="part0_fmc_hpc_dp7_c2m_p" c1_st_index="338" c1_end_index="338" c2_st_index="72" c2_end_index="72" />
    <connection_map name="part0_fmc_hpc_dp7_m2c_p" c1_st_index="339" c1_end_index="339" c2_st_index="52" c2_end_index="52" />
    <connection_map name="part0_fmc_hpc_dp7_m2c_n" c1_st_index="340" c1_end_index="340" c2_st_index="53" c2_end_index="53" />
    <connection_map name="part0_fmc_hpc_dp7_c2m_n" c1_st_index="341" c1_end_index="341" c2_st_index="73" c2_end_index="73" />
    <connection_map name="part0_fmc_hpc_dp5_c2m_p" c1_st_index="342" c1_end_index="342" c2_st_index="38" c2_end_index="38" />
    <connection_map name="part0_fmc_hpc_dp5_m2c_p" c1_st_index="343" c1_end_index="343" c2_st_index="18" c2_end_index="18" />
    <connection_map name="part0_fmc_hpc_dp5_m2c_n" c1_st_index="344" c1_end_index="344" c2_st_index="19" c2_end_index="19" />
    <connection_map name="part0_fmc_hpc_dp5_c2m_n" c1_st_index="345" c1_end_index="345" c2_st_index="39" c2_end_index="39" />
    <connection_map name="part0_fmc_hpc_dp6_c2m_p" c1_st_index="346" c1_end_index="346" c2_st_index="76" c2_end_index="76" />
    <connection_map name="part0_fmc_hpc_dp6_m2c_p" c1_st_index="347" c1_end_index="347" c2_st_index="56" c2_end_index="56" />
    <connection_map name="part0_fmc_hpc_dp6_m2c_n" c1_st_index="348" c1_end_index="348" c2_st_index="57" c2_end_index="57" />
    <connection_map name="part0_fmc_hpc_dp6_c2m_n" c1_st_index="349" c1_end_index="349" c2_st_index="77" c2_end_index="77" />
    <connection_map name="part0_fmc_hpc_dp4_c2m_p" c1_st_index="350" c1_end_index="350" c2_st_index="34" c2_end_index="34" />
    <connection_map name="part0_fmc_hpc_dp4_m2c_p" c1_st_index="351" c1_end_index="351" c2_st_index="14" c2_end_index="14" />
    <connection_map name="part0_fmc_hpc_dp4_m2c_n" c1_st_index="352" c1_end_index="352" c2_st_index="15" c2_end_index="15" />
    <connection_map name="part0_fmc_hpc_dp4_c2m_n" c1_st_index="353" c1_end_index="353" c2_st_index="35" c2_end_index="35" />
    <connection_map name="part0_fmc_hpc_dp3_c2m_p" c1_st_index="354" c1_end_index="354" c2_st_index="30" c2_end_index="30" />
    <connection_map name="part0_fmc_hpc_dp3_m2c_p" c1_st_index="355" c1_end_index="355" c2_st_index="10" c2_end_index="10" />
    <connection_map name="part0_fmc_hpc_dp3_m2c_n" c1_st_index="356" c1_end_index="356" c2_st_index="11" c2_end_index="11" />
    <connection_map name="part0_fmc_hpc_dp3_c2m_n" c1_st_index="357" c1_end_index="357" c2_st_index="31" c2_end_index="31" />
    <connection_map name="part0_fmc_hpc_gbtclk1_m2c_p" c1_st_index="358" c1_end_index="358" c2_st_index="60" c2_end_index="60" />
    <connection_map name="part0_fmc_hpc_gbtclk1_m2c_n" c1_st_index="359" c1_end_index="359" c2_st_index="61" c2_end_index="61" />
    <connection_map name="part0_fmc_hpc_dp2_c2m_p" c1_st_index="360" c1_end_index="360" c2_st_index="26" c2_end_index="26" />
    <connection_map name="part0_fmc_hpc_dp2_m2c_p" c1_st_index="361" c1_end_index="361" c2_st_index="6" c2_end_index="6" />
    <connection_map name="part0_fmc_hpc_dp2_m2c_n" c1_st_index="362" c1_end_index="362" c2_st_index="7" c2_end_index="7" />
    <connection_map name="part0_fmc_hpc_dp2_c2m_n" c1_st_index="363" c1_end_index="363" c2_st_index="27" c2_end_index="27" />
    <connection_map name="part0_fmc_hpc_dp1_c2m_p" c1_st_index="364" c1_end_index="364" c2_st_index="22" c2_end_index="22" />
    <connection_map name="part0_fmc_hpc_dp1_m2c_p" c1_st_index="365" c1_end_index="365" c2_st_index="2" c2_end_index="2" />
    <connection_map name="part0_fmc_hpc_dp1_m2c_n" c1_st_index="366" c1_end_index="366" c2_st_index="3" c2_end_index="3" />
    <connection_map name="part0_fmc_hpc_dp1_c2m_n" c1_st_index="367" c1_end_index="367" c2_st_index="23" c2_end_index="23" />
    <connection_map name="part0_fmc_hpc_gbtclk0_m2c_p" c1_st_index="368" c1_end_index="368" c2_st_index="124" c2_end_index="124" />
    <connection_map name="part0_fmc_hpc_gbtclk0_m2c_n" c1_st_index="369" c1_end_index="369" c2_st_index="125" c2_end_index="125" />
    <connection_map name="part0_fmc_hpc_dp0_c2m_p" c1_st_index="370" c1_end_index="370" c2_st_index="82" c2_end_index="82" />
    <connection_map name="part0_fmc_hpc_dp0_m2c_p" c1_st_index="371" c1_end_index="371" c2_st_index="86" c2_end_index="86" />
    <connection_map name="part0_fmc_hpc_dp0_m2c_n" c1_st_index="372" c1_end_index="372" c2_st_index="87" c2_end_index="87" />
    <connection_map name="part0_fmc_hpc_dp0_c2m_n" c1_st_index="373" c1_end_index="373" c2_st_index="83" c2_end_index="83" />
  </connection>

  <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="8" c1_end_index="10" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="11" c1_end_index="18" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" typical_delay="5" c1_st_index="19" c1_end_index="23" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_rotary_switch" component1="part0" component2="rotary_switch">
      <connection_map name="part0_rotary_switch_1" typical_delay="5" c1_st_index="40" c1_end_index="42" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="44" c1_end_index="45" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="47" c1_end_index="47" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_default_sysclk_300" component1="part0" component2="default_sysclk_300">
      <connection_map name="part0_sys_clk_300_1" typical_delay="5" c1_st_index="48" c1_end_index="49" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_User_prog_clock" component1="part0" component2="user_prog_clock">
      <connection_map name="part0_User_prog_clock_1" typical_delay="5" c1_st_index="207" c1_end_index="208" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
      <connection_map name="part0_pcie_refclk1" typical_delay="5" c1_st_index="170" c1_end_index="171" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_ddr_sdram" component1="part0" component2="ddr4_sdram">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="55" c1_end_index="169" c2_st_index="0" c2_end_index="114"/>
    </connection>
    <connection name="part0_pci_express" component1="part0" component2="pci_express">
      <connection_map name="part0_pcie_express_1" c1_st_index="173" c1_end_index="204" c2_st_index="0" c2_end_index="31"/>
    </connection>
    <connection name="part0_pcie_perstn" component1="part0" component2="pcie_perstn">
      <connection_map name="part0_pcie_perstn_1" c1_st_index="172" c1_end_index="172" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_sysclk_125" component1="part0" component2="sysclk_125">
      <connection_map name="part0_sys_clk_125_1" typical_delay="5" c1_st_index="205" c1_end_index="206" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_phy_onboard" component1="part0" component2="phy_onboard">
      <connection_map name="part0_phy_onboard_1" typical_delay="5" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sgmii_phyclk" component1="part0" component2="sgmii_phyclk">
      <connection_map name="part0_sgmii_phyclk_1" typical_delay="5" c1_st_index="50" c1_end_index="51" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_mdio_mdc" component1="part0" component2="mdio_mdc">
      <connection_map name="part0_mdio_mdc_1" typical_delay="5" c1_st_index="52" c1_end_index="53" c2_st_index="0" c2_end_index="1"/>
    </connection>
	<connection name="part0_mgt_si570_clk" component1="part0" component2="mgt_si570_clk">
      <connection_map name="part0_mgt_si570_clk_1" c1_st_index="209" c1_end_index="210" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sma_mgt_refclk" component1="part0" component2="sma_mgt_refclk">
      <connection_map name="part0_sma_mgt_refclk_1" c1_st_index="211" c1_end_index="212" c2_st_index="0" c2_end_index="1"/>
    </connection>
	<connection name="part0_jitter_attn_clk" component1="part0" component2="jitter_attn_clk">
      <connection_map name="part0_jitter_attn_clk_1" c1_st_index="213" c1_end_index="214" c2_st_index="0" c2_end_index="1"/>
    </connection>
	<connection name="part0_phy_sfp0" component1="part0" component2="phy_sfp0">
      <connection_map name="part0_phy_sfp1_1" c1_st_index="26" c1_end_index="29" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_sfp1" component1="part0" component2="phy_sfp1">
      <connection_map name="part0_phy_sfp1_1" c1_st_index="32" c1_end_index="35" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_sma" component1="part0" component2="phy_sma">
      <connection_map name="part0_phy_sma_1" c1_st_index="36" c1_end_index="39" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
      <connection_map name="part0_phy_reset_out_1" c1_st_index="215" c1_end_index="215" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
	<connection name="part0_sysmon" component1="part0" component2="sysmon">
      <connection_map name="part0_sysmon_1" typical_delay="5" c1_st_index="0" c1_end_index="5" c2_st_index="460" c2_end_index="465"/>
    </connection>
	
  </connections>
  <ip_associated_rules>
  
    <ip_associated_rule name="default">
	
      <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK"> 
		<associated_board_interfaces>
		  <associated_board_interface name="default_sysclk_300" order="0"/> 
		</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="mgt_clk">
		<associated_board_interfaces>
		  <associated_board_interface name="jitter_attn_clk" order="0"/> 
		  <associated_board_interface name="sma_mgt_refclk" order="1"/> 
		  <associated_board_interface name="mgt_si570_clk" order="2"/> 
		</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="lvds_clk">
		<associated_board_interfaces>
		  <associated_board_interface name="sgmii_phyclk" order="0"/> 
		</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="gtrefclk_in">
	<associated_board_interfaces>
	  <associated_board_interface name="jitter_attn_clk" order="0"/> 
	  <associated_board_interface name="sma_mgt_refclk" order="1"/> 
	  <associated_board_interface name="mgt_si570_clk" order="2"/> 
	</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="refclk625_in">
		<associated_board_interfaces>
		  <associated_board_interface name="sgmii_phyclk" order="0"/> 
		</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="axi_pcie3" version="*" ip_interface="sys_rst_n">
		<associated_board_interfaces>
		  <associated_board_interface name="pcie_perstn" order="0"/> 
		</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
		<associated_board_interfaces>
		  <associated_board_interface name="pcie_perstn" order="0"/> 
		</associated_board_interfaces>
      </ip>
	  
      <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
         <associated_board_interfaces>
            <associated_board_interface name="pcie_refclk" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux0">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux0" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux2">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux2" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
	  <ip vendor="xilinx.com" library="ip" name="system_management_wiz" version="*" ip_interface="Vaux8">
         <associated_board_interfaces>
            <associated_board_interface name="sysmon_vaux8" order="0"/> 
         </associated_board_interfaces>
      </ip>
	  
    </ip_associated_rule>
  </ip_associated_rules>
</board>
