{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694209033304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694209033305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 15:37:13 2023 " "Processing started: Fri Sep  8 15:37:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694209033305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694209033305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694209033305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694209034181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694209034181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694209052071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion.sv 5 5 " "Found 5 design units, including 5 entities, in source file conexion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052079 ""} { "Info" "ISGN_ENTITY_NAME" "2 XorGate " "Found entity 2: XorGate" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052079 ""} { "Info" "ISGN_ENTITY_NAME" "3 suma " "Found entity 3: suma" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052079 ""} { "Info" "ISGN_ENTITY_NAME" "4 Conexion " "Found entity 4: Conexion" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052079 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_left_with_truncate " "Found entity 5: shift_left_with_truncate" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694209052079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conexion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conexion_tb " "Found entity 1: conexion_tb" {  } { { "conexion_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/conexion_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694209052083 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1694209052087 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 10 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1694209052087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmultiplier.sv 4 4 " "Found 4 design units, including 4 entities, in source file nbitmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PartialAdder " "Found entity 1: PartialAdder" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052087 ""} { "Info" "ISGN_ENTITY_NAME" "2 NbitMultiplier " "Found entity 2: NbitMultiplier" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694209052087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmultiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitmultiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitMultiplier_tb " "Found entity 1: NbitMultiplier_tb" {  } { { "NbitMultiplier_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694209052091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694209052091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NbitMultiplier " "Elaborating entity \"NbitMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694209052204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 NbitMultiplier.sv(90) " "Verilog HDL assignment warning at NbitMultiplier.sv(90): truncated value with size 32 to match size of target (6)" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694209052207 "|NbitMultiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma suma:generate_partial_sums\[0\].sum_instance " "Elaborating entity \"suma\" for hierarchy \"suma:generate_partial_sums\[0\].sum_instance\"" {  } { { "NbitMultiplier.sv" "generate_partial_sums\[0\].sum_instance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694209052210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out Conexion.sv(115) " "Verilog HDL or VHDL warning at Conexion.sv(115): object \"carry_out\" assigned a value but never read" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694209052213 "|Conexion|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_in Conexion.sv(116) " "Verilog HDL or VHDL warning at Conexion.sv(116): object \"carry_in\" assigned a value but never read" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694209052213 "|Conexion|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 Conexion.sv(143) " "Verilog HDL assignment warning at Conexion.sv(143): truncated value with size 7 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694209052213 "|Conexion|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 Conexion.sv(146) " "Verilog HDL assignment warning at Conexion.sv(146): truncated value with size 7 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694209052213 "|Conexion|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 Conexion.sv(152) " "Verilog HDL assignment warning at Conexion.sv(152): truncated value with size 7 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694209052213 "|Conexion|suma:generate_partial_sums[0].sum_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate suma:generate_partial_sums\[0\].sum_instance\|AndGate:generate_gates\[0\].and_gates " "Elaborating entity \"AndGate\" for hierarchy \"suma:generate_partial_sums\[0\].sum_instance\|AndGate:generate_gates\[0\].and_gates\"" {  } { { "Conexion.sv" "generate_gates\[0\].and_gates" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694209052215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorGate suma:generate_partial_sums\[0\].sum_instance\|XorGate:generate_gates\[0\].xor_gates " "Elaborating entity \"XorGate\" for hierarchy \"suma:generate_partial_sums\[0\].sum_instance\|XorGate:generate_gates\[0\].xor_gates\"" {  } { { "Conexion.sv" "generate_gates\[0\].xor_gates" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694209052218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694209052366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694209052434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  8 15:37:32 2023 " "Processing ended: Fri Sep  8 15:37:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694209052434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694209052434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694209052434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694209052434 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus Prime Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694209053214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694209054533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694209054533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 15:37:33 2023 " "Processing started: Fri Sep  8 15:37:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694209054533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1694209054533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1694209054533 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1694209054533 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1694209055046 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1694209055279 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1694209055281 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1694209055482 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1694209055504 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1694209055505 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1694209055516 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1694209055517 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" {  } { { "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" "0" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1694209055517 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1694209055517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694209055519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  8 15:37:35 2023 " "Processing ended: Fri Sep  8 15:37:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694209055519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694209055519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694209055519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694209055519 ""}
