type sfp_index = card(5)


reg S[32, singlefp]
reg D[16, doublefp] //alias = S[0] // TODO! This really should be an alias but it doesn't work as of yet.

reg FPSCR[1, card(32)]
reg FPSCR_N[1, card(1)] alias = FPSCR<31..31>
reg FPSCR_Z[1, card(1)] alias = FPSCR<30..30>
reg FPSCR_C[1, card(1)] alias = FPSCR<29..29>
reg FPSCR_V[1, card(1)] alias = FPSCR<28..28>
reg FPSCR_AHP[1, card(1)] alias = FPSCR<26..26>
reg FPSCR_DN[1, card(1)] alias = FPSCR<25..25>
reg FPSCR_FZ[1, card(1)] alias = FPSCR<24..24>
reg FPSCR_RMode[1, card(2)] alias = FPSCR<23..22>
reg FPSCR_Stride[1, card(2)] alias = FPSCR<21..20> // armv7-ar manual: ARM deprecates use of nonzero values of these fields.
reg FPSCR_Len[1, card(3)] alias = FPSCR<18..16> // armv7-ar manual: ARM deprecates use of nonzero values of these fields.
reg FPSCR_IDC[1, card(1)] alias = FPSCR<7..7>
reg FPSCR_IXC[1, card(2)] alias = FPSCR<6..5>
reg FPSCR_UFC[1, card(1)] alias = FPSCR<3..3>
reg FPSCR_OFC[1, card(1)] alias = FPSCR<2..2>
reg FPSCR_DZC[1, card(1)] alias = FPSCR<1..1>
reg FPSCR_IOC[1, card(1)] alias = FPSCR<0..0>


//mode DoubleReg(i: card(5)) = i 
//	syntax = format("d%d", i)
//	image = format("%4b", i<3..0>)
//	D = (i >> 4)
//
//mode SingleReg(i: card(5)) = i 
//	syntax = format("s%d", i)
//	image = format("%4b", i<4..1>)
//	D = (i & 0b00001)

mode QuadReg(_p: card(1), _r: card(4)) = _p :: _r
	p = _p
	r = _r
	i = p :: r
	syntax = format("q%d", i)

mode DoubleReg(_p: card(1), _r: card(4)) = _p :: _r
	p = _p
	r = _r
	i = p :: r
	syntax = format("d%d", i)
	image = format("%4b", i)

mode SingleReg(_r: card(4), _p: card(1)) = _r :: _p
	r = _r
	p = _p
	i = r :: p
	syntax = format("s%d", i)


//macro bits(N) VFPExpandImm(bits(8) imm8, integer N) 
//	assert N IN {32,64};
//	if N == 32 then
//		E = 8; 
//	else
//		E = 11;
//	F = N - E - 1; 
//	sign = imm8<7>;
//	exp = NOT(imm8<6>):Replicate(imm8<6>,E-3):imm8<5:4>; 
//	frac = imm8<3:0>:Zeros(F-4);
//	return sign:exp:frac;
	
macro VFPExpandImm_sp(imm8) 	= coerce(float(23, 9), imm8)
macro VFPExpandImm_dp(imm8) 	= coerce(float(52, 12), imm8)
macro FPDoubleToSingle(x, _f) 	= coerce(singlefp, x)
macro FPSingleToDouble(x, _f)	= coerce(doublefp, x)
macro FPToFixed32(x, u, _r, _f)	= if u then coerce(card(32), x) else coerce(int(32), x) endif
macro FixedToFP32(x, u, _r, _f)	= coerce(doublefp, if u then coerce(card(32), x) else coerce(int(32), x) endif)
macro FixedToFP64(x, u, _r, _f)	= coerce(doublefp, if u then coerce(card(64), x) else coerce(int(64), x) endif)

var r_[1, card(2)]
var imm32_fp[1, float(23, 9)]
var imm64_fp[1, float(52, 12)]
var word1[1, card(32)]
var word2[1, card(32)]


op fp_arm =
	  VADD_arm
	| VCVT_arm
	| VDIV_arm
	| VLDM_arm
	| VLDR_arm
	| VMLA_arm
	| VMOV_arm 
	| VMUL_arm
	| VSTM_arm
	| VSTR_arm
	//| VPUSH_arm
	//| VPOP_arm


op fp_thumb =
	  VMOV_thumb
	| VSUB_thumb
	| VDIV_thumb
	| VLDR_thumb 
	| VSTR_thumb
	| VMRS_thumb
	| VMUL_thumb
	| VPUSH_thumb
	| VCVT_thumb
	| VADD_thumb
	| VPOP_thumb
	| VMLA_thumb



/* Encoding of VSTxx
 *	P UDW1
 *	0 1X00	VSTM
 *	0 1X10	VSTM
 *	1 XX00	VLDR
 *	1 0X10	VPUSH if Rn = 13, VSTM else
 *
 * from this, we derive 2 VSTM opcode families:
 *	P UDW1
 *	0 1XX0	VLDM with P = 0, U = 1
 *	1 0X10	VLDM with P = 1, U = 0
 */



op VSTR_arm(x: VSTR_arm_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		if ConditionPassed() then
			//CheckVFPEnabled(TRUE); NullCheckIfThumbEE(n);
			address = if x.add then (R[x.n] + x.imm32) else (R[x.n] - x.imm32) endif;
			if x.single_reg then
				M32[address] = S[x.d]<31..0>;
			else
		 		// Store as two word-aligned words in the correct order for current endianness.
				M32[address] = //if BigEndian() then // TODO: BigEndian() tests whether big-endian memory accesses are currently selected.
					//D[x.d]<63..32> else 
					D[x.d]<31..0>; 
				M32[address+4] = //if BigEndian() then // TODO: BigEndian() tests whether big-endian memory accesses are currently selected.
					//D[x.d]<31..0> else 
					D[x.d]<63..32>;
			endif;
		endif;
	}

op VSTR_arm_list = VSTR_A1 | VSTR_A2

op VSTR_A1(cond: condition, U: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vstr%s %s, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8::0b00)
	image = format("%s 1101 %1b%1b00 %s %4b 1011 %8b", cond, U, Vd.p, Rn, Vd.r, imm8)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	single_reg = 0
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	// if n == 15 then UNPREDICTABLE
	cond = cond

op VSTR_A2(cond: condition, U: bool, Rn: REG_INDEX, Vd: SingleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vstr%s %s, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8::0b00)
	image = format("%s 1101 %1b%1b00 %s %4b 1010 %8b", cond, U, Vd.p, Rn, Vd.r, imm8)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	single_reg = 1
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	// if n == 15 then UNPREDICTABLE
	cond = cond

op VSTR_thumb(x: VSTR_thumb_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		if ConditionPassed() then
			//CheckVFPEnabled(TRUE); NullCheckIfThumbEE(n);
			address = if x.add then (R[x.n] + x.imm32) else (R[x.n] - x.imm32) endif;
			if x.single_reg then
				M32[address] = S[x.d]<31..0>;
			else
		 		// Store as two word-aligned words in the correct order for current endianness.
				M32[address] = //if BigEndian() then // TODO: BigEndian() tests whether big-endian memory accesses are currently selected.
					//D[x.d]<63..32> else 
					D[x.d]<31..0>; 
				M32[address+4] = //if BigEndian() then // TODO: BigEndian() tests whether big-endian memory accesses are currently selected.
					//D[x.d]<31..0> else 
					D[x.d]<63..32>;
			endif;
		endif;
	}

op VSTM_arm(x: VSTM_arm_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		if ConditionPassed() then
			x.action; // EncodingSpecificOperations();
			// CheckVFPEnabled(true);
			// NullCheckIfThumbEE(n);
			// TODO
		endif;
	}

op VSTM_arm_list = VSTM_A1_01 | VSTM_A1_10 | VSTM_A2_01 | VSTM_A2_10

op VSTM_A1_01(cond: condition, D: bool, W:bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	P = 0
	U = 1
	single_regs = 0
	add = U
	wback = W == 1
	d = UInt(D :: Vd)
	n = UInt(Rn)
	imm32 = imm8 :: 0
	regs = UInt(imm8) / 2
	
	syntax = format("vstm%s%s%s %s%s, {%s}",
			if U then "i" else "d" endif,
			if P then "b" else "a" endif,
			cond,
			Rn,
			if W then "!" else "" endif,
			if regs == 1 then format("d%d", d) else format("d%d-d%d", d, d + regs - 1) endif
		)
	image = format("%s 1100 1%1b%1b0 %s %s 1011 %8b", cond, D, W, Rn, Vd, imm8)
	action = {
		// TODO
	}

op VSTM_A1_10(cond: condition, D: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	P = 1
	U = 0
	W = 1
	single_regs = 0
	add = U
	wback = W == 1
	d = UInt(D :: Vd)
	n = UInt(Rn)
	imm32 = imm8 :: 0
	regs = UInt(imm8) / 2
	
	syntax = format("vstm%s%s%s %s%s, {%s}",
			if U then "i" else "d" endif,
			if P then "b" else "a" endif,
			cond,
			Rn,
			if W then "!" else "" endif,
			if regs == 1 then format("d%d", d) else format("d%d-d%d", d, d + regs - 1) endif
		)
	image = format("%s 1101 0%1b10 %s %s 1011 %8b", cond, D, Rn, Vd, imm8)
	action = {
		// TODO
	}

op VSTM_A2_01(cond: condition, D: bool, W:bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	P = 0
	U = 1
	single_regs = 0
	add = U
	wback = W == 1
	d = UInt(D :: Vd)
	n = UInt(Rn)
	imm32 = imm8 :: 0
	regs = UInt(imm8)
	
	syntax = format("vstm%s%s%s %s%s, {%s}",
			if U then "i" else "d" endif,
			if P then "b" else "a" endif,
			cond,
			Rn,
			if W then "!" else "" endif,
			if regs == 1 then format("d%d", d) else format("d%d-d%d", d, d + regs - 1) endif
		)
	image = format("%s 1100 1%1b%1b0 %s %s 1010 %8b", cond, D, W, Rn, Vd, imm8)
	action = {
		// TODO
	}

op VSTM_A2_10(cond: condition, D: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	P = 1
	U = 0
	W = 1
	single_regs = 0
	add = U
	wback = W == 1
	d = UInt(D :: Vd)
	n = UInt(Rn)
	imm32 = imm8 :: 0
	regs = UInt(imm8)
	
	syntax = format("vstm%s%s%s %s%s, {%s}",
			if U then "i" else "d" endif,
			if P then "b" else "a" endif,
			cond,
			Rn,
			if W then "!" else "" endif,
			if regs == 1 then format("d%d", d) else format("d%d-d%d", d, d + regs - 1) endif
		)
	image = format("%s 1101 0%1b10 %s %s 1010 %8b", cond, D, Rn, Vd, imm8)
	action = {
		// TODO
	}


op VSTR_thumb_list = VSTR_T1 | VSTR_T2

op VSTR_T1(U: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vstr%s %s, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8::0b00)
	image = format("1110 1101 %1b %1b 00 %s %4b 1011 %8b", U, Vd.p, Rn, Vd.r, imm8)
	single_reg = 0
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	// if n == 15 then UNPREDICTABLE
	cond = 1

op VSTR_T2(U: bool, Rn: REG_INDEX, Vd: SingleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vstr%s %s, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8::0b00)
	image = format("1110 1101 %1b %1b 00 %s %4b 1010 %8b", U, Vd.p, Rn, Vd.r, imm8)
	single_reg = 1
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	// if n == 15 then UNPREDICTABLE
	cond = 1



/* Encoding of VLDxx
 *	P UDW1
 *	0 1X01	VLDM
 *	0 1X11	VPOP if Rn = 13, VLDM else
 *	1 XX01	VLDR
 *	1 0X11	VLDM
 *
 * from this, we derive 2 VLDM opcode families:
 *	P UDW1
 *	0 1XX1	VLDM with P = 0, U = 1
 *	1 0X11	VLDM with P = 1, U = 0, W = 1
 */

op VLDM_arm(x: VLDM_arm_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		// TODO
	}

op VLDM_arm_list = VLDM_arm_A1_01 | VLDM_arm_A1_10 | VLDM_arm_A2_01 | VLDM_arm_A2_10

op VLDM_arm_A1_01(cond: condition, W: bool, D: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8)) 
	P = 0
	U = 1
	single_regs = 0
	add = (U == 1)
	wback = (W == 1)
	d = UInt(Vd :: D)
	n = UInt(Rn)
	imm32 = imm8 :: 0b00
	regs = UInt(imm8) / 2
	syntax = format("vldmia%s %s%s, {%s}",
			cond,
			Rn,
			if W then "!" else "" endif,
			if imm8 <= 2 then format("d%d", d) else format("d%d-d%d", d, d + imm8 / 2 - 1) endif
		)
	image = format("%s 1100 %1b%1b%1b1 %s %s 1011 %8b", cond, U, D, W, Rn, Vd, imm8)
	action = {
		// TODO
	} 

op VLDM_arm_A1_10(cond: condition, D: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8)) 
	P = 1
	U = 0
	W = 1
	single_regs = 0
	add = (U == 1)
	wback = (W == 1)
	d = UInt(Vd :: D)
	n = UInt(Rn)
	imm32 = imm8 :: 0b00
	regs = UInt(imm8) / 2
	syntax = format("vldmdb%s %s!, {%s}",
			cond,
			Rn,
			if imm8 <= 2 then format("s%d", d) else format("s%d-s%d", d, d + imm8 / 2 - 1) endif
		)
	image = format("%s 1101 0%1b11 %s %s 1011 %8b", cond, D, Rn, Vd, imm8)
	action = {
		// TODO
	} 

op VLDM_arm_A2_01(cond: condition, W: bool, D: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8)) 
	P = 0
	U = 1
	single_regs = 1
	add = (U == 1)
	wback = (W == 1)
	d = UInt(Vd :: D)
	n = UInt(Rn)
	imm32 = imm8 :: 0b00
	regs = UInt(imm8)
	syntax = format("vldmia%s %s%s, {%s}",
			cond,
			Rn,
			if W then "!" else "" endif,
			if imm8 == 1 then format("s%d", d) else format("s%d-s%d", d, d + imm8 - 1) endif
		)
	image = format("%s 1100 %1b%1b%1b1 %s %s 1010 %8b", cond, U, D, W, Rn, Vd, imm8)
	action = {
		// TODO
	} 

op VLDM_arm_A2_10(cond: condition, D: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8)) 
	P = 1
	U = 0
	W = 1
	single_regs = 1
	add = (U == 1)
	wback = (W == 1)
	d = UInt(Vd :: D)
	n = UInt(Rn)
	imm32 = imm8 :: 0b00
	regs = UInt(imm8)
	syntax = format("vldmdb%s %s!, {%s}",
			cond,
			Rn,
			if imm8 == 1 then format("s%d", d) else format("s%d-s%d", d, d + imm8 - 1) endif
		)
	image = format("%s 1101 0%1b11 %s %s 1010 %8b", cond, D, Rn, Vd, imm8)
	action = {
		// TODO
	} 
	
op VLDR_arm(x: VLDR_arm_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		if ConditionPassed() then
			//CheckVFPEnabled(TRUE); NullCheckIfThumbEE(n); 
			base = if x.n == 15 then Align(PC,4) else R[x.n] endif;
			address = if x.add then (base + x.imm32) else (base - x.imm32) endif;
			if x.single_reg then
				S[x.d]<31..0> = M32[address]; 
			else
				word1 = M32[address]; word2 = M32[address+4];
				// Combine the word-aligned words in the correct order for current endianness. 
				D[x.d]<63..0> = //if BigEndian() then // TODO: BigEndian() tests whether big-endian memory accesses are currently selected.
					//word1:word2 else 
					word2 :: word1;
			endif;
		endif;
	}

op VLDR_arm_list = VLDR_A1 | VLDR_A2 

op VLDR_A1(cond: condition, U: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vldr%s d%d, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8 :: 0b00)
	image = format("%s 1101 %1b%1b01 %s  %4b 1011 %8b", cond, U, Vd.p, Rn, Vd.r, imm8)
	single_reg = 0
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	cond = cond

op VLDR_A2(cond: condition, U: bool, Rn: REG_INDEX, Vd: SingleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vldr%s d%d, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8 :: 0b00)
	image = format("%s 1101 %1b%1b01 %s  %4b 1010 %8b", cond, U, Vd.p, Rn, Vd.r, imm8)
	single_reg = 1
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	cond = cond


op VLDR_thumb(x: VLDR_thumb_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		if ConditionPassed() then
			//CheckVFPEnabled(TRUE); NullCheckIfThumbEE(n); 
			base = if x.n == 15 then Align(PC,4) else R[x.n] endif;
			address = if x.add then (base + x.imm32) else (base - x.imm32) endif;
			if x.single_reg then
				S[x.d]<31..0> = M32[address]; 
			else
				word1 = M32[address]; word2 = M32[address+4];
				// Combine the word-aligned words in the correct order for current endianness. 
				D[x.d]<63..0> = //if BigEndian() then // TODO: BigEndian() tests whether big-endian memory accesses are currently selected.
					//word1:word2 else 
					word2 :: word1;
			endif;
		endif;
	}

op VLDR_thumb_list = VLDR_T1 | VLDR_T2

op VLDR_T1(U: bool, Rn: REG_INDEX, Vd: DoubleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vldr%s d%d, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8 :: 0b00)
	image = format("1110 1101 %1b %1b 0 1 %s  %4b 1011 %8b", U, Vd.p, Rn, Vd.r, imm8)
	single_reg = 0
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	cond = 1

op VLDR_T2(U: bool, Rn: REG_INDEX, Vd: SingleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vldr%s d%d, [%s, #%s%d]", op_cond_syntax_new(ITCOND), Vd, Rn, if U then "" else "-" endif, imm8 :: 0b00)
	image = format("1110 1101 %1b %1b 0 1 %s  %4b 1010 %8b", U, Vd.p, Rn, Vd.r, imm8)
	single_reg = 1
	add = U
	imm32 = ZeroExtend(imm8 :: 0b00, 32)
	d = UInt(Vd)
	n = UInt(Rn)
	cond = 1
	

op VMOV_arm = VMOV_arm_imm | VMOV_arm_reg | VMOV_arm_creg_spreg | VMOV_arm_2creg_dereg

op VMOV_arm_imm(x: VMOV_arm_imm_list)
	syntax = x.syntax
	image = x.image
	action = {
		if ConditionPassed() then
			//CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
			if x.single_register then
				S[x.d] = x.imm32_fp;
			else
				r_ = 0; loop; 
			endif;
		endif;
	}
	loop = {
		if r_ <= x.regs-1 then
			D[x.d + r_] = x.imm64_fp;
			r_ = r_ + 1;
			loop;
		endif;
	}

op VMOV_arm_imm_list = VMOV_imm_A2_32 | VMOV_imm_A2_64

op VMOV_imm_A2_32(cond: condition, Vd: SingleReg, imm4H: card(4), imm4L: card(4))
	syntax = format("vmov%s.f32 %s, #%d", cond, Vd, imm4H::imm4L)
	image = format("%s 11101 %1b 11 %4b  %4b 101 0 0 0 0 0 %4b", cond, Vd.p, imm4H, Vd.r, imm4L)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	single_register = 1
	advsimd = 0
	d = UInt(Vd)
	imm32_fp = VFPExpandImm_sp(imm4H::imm4L)
	imm64_fp = VFPExpandImm_dp(0) // Not used
	regs = 0 // Not used

op VMOV_imm_A2_64(cond: condition, Vd: DoubleReg, imm4H: card(4), imm4L: card(4))
	syntax = format("vmov%s.f64 %s, #%d", cond, Vd, imm4H::imm4L)
	image = format("%s 11101 %1b 11 %4b  %4b 101 1 0 0 0 0 %4b", cond, Vd.p, imm4H, Vd.r, imm4L)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	single_register = 0
	advsimd = 0
	d = UInt(Vd)
	imm64_fp = VFPExpandImm_dp(imm4H::imm4L)
	regs = 1
	imm32_fp = VFPExpandImm_sp(0) // Not used
	
op VMOV_arm_reg(x: VMOV_arm_reg_list)
	syntax = x.syntax
	image = x.image
	action = {
		if ConditionPassed() then
			//CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
			if x.single_register then
				S[x.d] = S[x.m];
			else
				r_ = 0; loop;
			endif;
		endif;
	}
	loop = {
		if r_ <= x.regs-1 then
			D[x.d + r_] = D[x.m + r_];
			r_ = r_ + 1;
			loop;
		endif;
	}

op VMOV_arm_reg_list = VMOV_reg_A2_32 | VMOV_reg_A2_64

op VMOV_reg_A2_32(cond: condition, Vd: SingleReg, Vm: SingleReg)
	syntax = format("vmov%s.f32 %s, %s", cond, Vd, Vm)
	image = format("%s 1110 1%1b11 0000 %4b 1010 01%1b0 %4b", cond, Vd.p, Vd.r, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	single_register = 1
	advsimd = 0
	d = UInt(Vd)
	m = UInt(Vm)
	regs = 0 // Not used

op VMOV_reg_A2_64(cond: condition, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("vmov%s.f64 %s, %s", cond, Vd, Vm)
	image = format("%s 1110 1%1b11 0000 %4b 1011 01%1b0 %4b", cond, Vd.p, Vd.r, Vm.p, Vm.r)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	single_register = 0 
	advsimd = 0
	d = UInt(Vd)
	m = UInt(Vm)
	regs = 1

op VMOV_arm_creg_spreg = VMOV_creg_spreg_A1

op VMOV_creg_spreg_A1(cond: condition, op_: card(1), Vn: SingleReg, Rt: REG_INDEX)
	syntax = 
		if (op_ == 0b1) then
			format("vmov%s %s, %s", cond, Rt, Vn)
		else
			format("vmov%s %s, %s", cond, Vn, Rt)
		endif
	image = format("%s 1110 000 %1b %4b %s 1010 %1b 00 1 0000", cond, op_, Vn.r, Rt, Vn.p)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	to_arm_register = op_
	t = UInt(Rt)
	n = UInt(Vn)
	//if t == 15 || (CurrentInstrSet() != InstrSet_ARM && t == 13) then UNPREDICTABLE;
	action = {
		if ConditionPassed() then
			//CheckVFPEnabled(TRUE);
			if to_arm_register then
				R[t] = S[n]<31..0>; 
			else
				S[n]<31..0> = R[t];
			endif;
		endif;
	}

op VMOV_arm_2creg_dereg = VMOV_arm_2creg_dereg_A1

op VMOV_arm_2creg_dereg_A1(cond: condition, op_: bool, Rt2: REG_INDEX, Rt: REG_INDEX, Rm: DoubleReg)
	syntax = if op_ then format("vmov%s %s, %s, %s", cond, Rt, Rt2, Rm)
			else format("vmov%s %s, %s, %s", cond, Rm, Rt, Rt2) endif
	image = format("%s 1100 010 %1b %s %s 1011 00 %1b 1 %4b", cond, op_, Rt2, Rt, Rm.p, Rm.r)
	to_arm_registers = op_
	t = Rt
	t2 = Rt2
	m = Rm
	//if t == 15 || t2 == 15 then UNPREDICTABLE;
 	//if to_arm_registers && t == t2 then UNPREDICTABLE;
 	action = {	
		//if ConditionPassed() then
		//	CheckVFPEnabled(TRUE);
		//	if to_arm_registers then
		//		R[t] = D[m]<31:0>;
		//		R[t2] = D[m]<63:32>; 
		//	else
		//		D[m]<31:0> = R[t]; 
		//		D[m]<63:32> = R[t2];
 	}
	
op VMOV_thumb = VMOV_thumb_imm | VMOV_thumb_reg | VMOV_thumb_creg_spreg | VMOV_thumb_2creg_dereg

op VMOV_thumb_imm(x: VMOV_thumb_imm_list)
	syntax = x.syntax
	image = x.image
	action = {
		//CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
		if x.single_register then
			S[x.d] = x.imm32_fp;
		else
			r_ = 0; loop; 
		endif;
	}
	loop = {
		if r_ <= x.regs-1 then
			D[x.d + r_] = x.imm64_fp;
			r_ = r_ + 1;
			loop;
		endif;
	}

op VMOV_thumb_imm_list = VMOV_imm_T2_32 | VMOV_imm_T2_64

op VMOV_imm_T2_32(Vd: SingleReg, imm4H: card(4), imm4L: card(4))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmov%s.f32 %s, #%d", op_cond_syntax_new(ITCOND), Vd, imm4H::imm4L)
	image = format("1110 11101 %1b 11 %4b  %4b 101 0 0 0 0 0 %4b", Vd.p, imm4H, Vd.r, imm4L)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	single_register = 1
	advsimd = 0
	d = UInt(Vd)
	imm32_fp = VFPExpandImm_sp(imm4H::imm4L)
	imm64_fp = VFPExpandImm_dp(0) // Not used
	regs = 0 // Not used

op VMOV_imm_T2_64(Vd: DoubleReg, imm4H: card(4), imm4L: card(4))
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmov%s.f64 %s, #%d", op_cond_syntax_new(ITCOND), Vd, imm4H::imm4L)
	image = format("1110 11101 %1b 11 %4b  %4b 101 1 0 0 0 0 %4b", Vd.p, imm4H, Vd.r, imm4L)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	single_register = 0
	advsimd = 0
	d = UInt(Vd)
	imm64_fp = VFPExpandImm_dp(imm4H::imm4L)
	regs = 1
	imm32_fp = VFPExpandImm_sp(0) // Not used
	
op VMOV_thumb_reg(x: VMOV_thumb_reg_list)
	syntax = x.syntax
	image = x.image
	action = {
		//CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
		if x.single_register then
			S[x.d] = S[x.m];
		else
			r_ = 0; loop;
		endif;
	}
	loop = {
		if r_ <= x.regs-1 then
			D[x.d + r_] = D[x.m + r_];
			r_ = r_ + 1;
			loop;
		endif;
	}

op VMOV_thumb_reg_list = VMOV_reg_T2_32 | VMOV_reg_T2_64

op VMOV_reg_T2_32(Vd: SingleReg, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmov%s.f32 %s, %s", op_cond_syntax_new(ITCOND), Vd, Vm)
	image = format("1110 11101 %1b 11 0000  %4b 101 0 0 1 %1b 0 %4b", Vd.p, Vd.r, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	single_register = 1
	advsimd = 0
	d = UInt(Vd)
	m = UInt(Vm)
	regs = 0 // Not used

op VMOV_reg_T2_64(Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmov%s.f64 %s, %s", op_cond_syntax_new(ITCOND), Vd, Vm)
	image = format("1110 11101 %1b 11 0000  %4b 101 1 0 1 %1b 0 %4b", Vd.p, Vd.r, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	single_register = 0 
	advsimd = 0
	d = UInt(Vd)
	m = UInt(Vm)
	regs = 1

op VMOV_thumb_creg_spreg = VMOV_creg_spreg_T1

op VMOV_creg_spreg_T1(op_: card(1), Vn: SingleReg, Rt: REG_INDEX)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = 
		if (op_ == 0b1) then
			format("vmov%s %s, %s", op_cond_syntax_new(ITCOND), Rt, Vn)
		else
			format("vmov%s %s, %s", op_cond_syntax_new(ITCOND), Vn, Rt)
		endif
	image = format("1110 1110 000 %1b %4b  %s 1010 %1b 00 1 0000", op_, Vn.r, Rt, Vn.p)
	to_arm_register = op_
	t = UInt(Rt)
	n = UInt(Vn)
	//if t == 15 || (CurrentInstrSet() != InstrSet_ARM && t == 13) then UNPREDICTABLE;
	action = {
		//CheckVFPEnabled(TRUE);
		if to_arm_register then
			R[t] = S[n]<31..0>; 
		else
			S[n]<31..0> = R[t];
		endif;
	}

op VMOV_thumb_2creg_dereg = VMOV_thumb_2creg_dereg_A1

op VMOV_thumb_2creg_dereg_A1(op_: bool, Rt2: REG_INDEX, Rt: REG_INDEX, Rm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = if op_ then format("vmov%s %s, %s, %s", op_cond_syntax_new(ITCOND), Rt, Rt2, Rm)
			else format("vmov%s %s, %s, %s", op_cond_syntax_new(ITCOND), Rm, Rt, Rt2) endif
	image = format("1110 1100 010 %1b %s %s 1011 00 %1b 1 %4b", op_, Rt2, Rt, Rm.p, Rm.r)
	to_arm_registers = op_
	t = Rt
	t2 = Rt2
	m = Rm
	//if t == 15 || t2 == 15 then UNPREDICTABLE;
	//if t == 13 || t2 == 13 then UNPREDICTABLE;
 	//if to_arm_registers && t == t2 then UNPREDICTABLE;
 	action = {	
		//CheckVFPEnabled(TRUE);
		//if to_arm_registers then
		//	R[t] = D[m]<31:0>;
		//	R[t2] = D[m]<63:32>; 
		//else
		//	D[m]<31:0> = R[t]; 
		//	D[m]<63:32> = R[t2];
 	}


op VPUSH_arm(x: VPUSH_arm_list)
	syntax = x.syntax
	image = x.image
	action = {
		//if ConditionPassed() then
		//	EncodingSpecificOperations(); CheckVFPEnabled(TRUE); NullCheckIfThumbEE(13); 
		//	address = SP - imm32;
		//	SP = SP - imm32;
		//	if single_regs then
		//		for r = 0 to regs-1
		//			MemA[address,4] = S[d+r]; address = address+4;
		//	else
		//		for r = 0 to regs-1
		//		// Store as two word-aligned words in the correct order for current endianness. 
		//		MemA[address,4] = if BigEndian() then D[d+r]<63:32> else D[d+r]<31:0>; 
		//		MemA[address+4,4] = if BigEndian() then D[d+r]<31:0> else D[d+r]<63:32>; 
		//		address = address+8;
	}

op VPUSH_arm_list = VPUSH_A1 | VPUSH_A2

op VPUSH_A1(cond: condition, Vd: DoubleReg, imm8: card(8))
	regs = UInt(imm8) / 2 // If UInt(imm8) is odd, see "FSTMX".
	syntax = if regs > 1 
		then format("vpush%s {%s-d%d}", cond, Vd, Vd+regs-1)
		else format("vpush%s {%s}", cond, Vd) endif
	image = format("%s 1101 0%1b10 1101 %4b 1011 %8b", cond, Vd.p, Vd.r, imm8)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	single_regs = 0
	d = UInt(Vd)
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
	//if VFPSmallRegisterBank() && (d+regs) > 16 then UNPREDICTABLE;

op VPUSH_A2(cond: condition, Vd: SingleReg, imm8: card(8))
	regs = UInt(imm8)
	syntax = if regs > 1 
		then format("vpush%s {%s-s%d}", cond, Vd, Vd+regs-1)
		else format("vpush%s {%s}", cond, Vd) endif
	image = format("%s 110 1 0 %1b 1 0 1101  %4b 1010 %8b", cond, Vd.p, Vd.r, imm8)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	single_regs = 1
	d = UInt(Vd)
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
	//if VFPSmallRegisterBank() && (d+regs) > 16 then UNPREDICTABLE;
	
	
op VPUSH_thumb(x: VPUSH_thumb_list)
	syntax = x.syntax
	image = x.image
	action = {
		//EncodingSpecificOperations(); CheckVFPEnabled(TRUE); NullCheckIfThumbEE(13); 
		//address = SP - imm32;
		//SP = SP - imm32;
		//if single_regs then
		//	for r = 0 to regs-1
		//		MemA[address,4] = S[d+r]; address = address+4;
		//else
		//	for r = 0 to regs-1
		//	// Store as two word-aligned words in the correct order for current endianness. 
		//	MemA[address,4] = if BigEndian() then D[d+r]<63:32> else D[d+r]<31:0>; 
		//	MemA[address+4,4] = if BigEndian() then D[d+r]<31:0> else D[d+r]<63:32>; 
		//	address = address+8;
	}

op VPUSH_thumb_list = VPUSH_T1 | VPUSH_T2

op VPUSH_T1(Vd: DoubleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	regs = UInt(imm8) / 2 // If UInt(imm8) is odd, see "FSTMX".
	syntax = if regs > 1 
		then format("vpush%s {%s-d%d}", op_cond_syntax_new(ITCOND), Vd, Vd+regs-1)
		else format("vpush%s {%s}", op_cond_syntax_new(ITCOND), Vd) endif
	image = format("1110 110 1 0 %1b 1 0 1101  %4b 1011 %8b", Vd.p, Vd.r, imm8)
	single_regs = 0
	d = UInt(Vd)
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
	//if VFPSmallRegisterBank() && (d+regs) > 16 then UNPREDICTABLE;

op VPUSH_T2(Vd: SingleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	regs = UInt(imm8)
	syntax = if regs > 1 
		then format("vpush%s {%s-s%d}", op_cond_syntax_new(ITCOND), Vd, Vd+regs-1)
		else format("vpush%s {%s}", op_cond_syntax_new(ITCOND), Vd) endif
	image = format("1110 110 1 0 %1b 1 0 1101  %4b 1010 %8b", Vd.p, Vd.r, imm8)
	single_regs = 1
	d = UInt(Vd)
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
	//if VFPSmallRegisterBank() && (d+regs) > 16 then UNPREDICTABLE;
	

op VSUB_thumb = VSUB_thumb_fp

op VSUB_thumb_fp(x: VSUB_thumb_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		// TODO! Implement a floating point substraction
		//CheckAdvSIMDOrVFPEnabled(TRUE, advsimd); 
		//if advsimd then // Advanced SIMD instruction
		//	for r = 0 to regs-1
		//		for e = 0 to elements-1
		//			Elem[D[d+r],e,esize] = FPSub(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//else // VFP instruction
		//	if dp_operation then
		//		D[d] = FPSub(D[n], D[m], TRUE);
		//	else
		//		S[d] = FPSub(S[n], S[m], TRUE);
	}

op VSUB_thumb_fp_list = VSUB_fp_T2_32 | VSUB_fp_T2_64

op VSUB_fp_T2_32(Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vsub%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1110 11100 %1b 11 %4b %4b 101 0 %1b 1 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors"; 
	advsimd = 0
	dp_operation = 0
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	
op VSUB_fp_T2_64(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vsub%s.f64 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1110 11100 %1b 11 %4b %4b 101 1 %1b 1 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors"; 
	advsimd = 0
	dp_operation = 1
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)


op VDIV_arm(x: VDIV_arm_list)
	syntax = x.syntax
	image = x.image
	action = {
		// TODO! Implement a floating point division
		//if ConditionPassed() then
		//	CheckVFPEnabled(TRUE); 
		//	if x.dp_operation then
		//		D[x.d] = FPDiv(D[x.n], D[x.m], TRUE); 
		//	else
		//		S[x.d] = FPDiv(S[x.n], S[x.m], TRUE);
	}
	
op VDIV_arm_list = VDIV_A1_32 | VDIV_A1_64

op VDIV_A1_32(cond: condition, Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	syntax = format("vdiv%s.f32 %s, %s, %s", cond, Vd, Vn, Vm)
	image = format("%s 11101 %1b 00 %4b %4b 101 0 %1b 0 %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	dp_operation = 0
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	
op VDIV_A1_64(cond: condition, Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("vdiv%s.f64 %s, %s, %s", cond, Vd, Vn, Vm)
	image = format("%s 11101 %1b 00 %4b %4b 101 1 %1b 0 %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	dp_operation = 1
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)


op VDIV_thumb(x: VDIV_thumb_list)
	syntax = x.syntax
	image = x.image
	action = {
		// TODO! Implement a floating point division
		//CheckVFPEnabled(TRUE); 
		//if x.dp_operation then
		//	D[x.d] = FPDiv(D[x.n], D[x.m], TRUE); 
		//else
		//	S[x.d] = FPDiv(S[x.n], S[x.m], TRUE);
	}
	
op VDIV_thumb_list = VDIV_T1_32 | VDIV_T1_64

op VDIV_T1_32(Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vdiv%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1110 11101 %1b 00 %4b  %4b 101 0 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	dp_operation = 0
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	
op VDIV_T1_64(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vdiv%s.f64 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1110 11101 %1b 00 %4b  %4b 101 1 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	dp_operation = 1
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	
	
op VMRS_thumb = VMRS_T1

op VMRS_T1(Rt: REG_INDEX)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmrs%s %s, fpscr", op_cond_syntax_new(ITCOND), if Rt.number != 15 then Rt.syntax else "APSR_nzcv" endif)
	image = format("1110 11101111 0001  %s 1010 000 1 0000", Rt)
	//if Rt == 13 && CurrentInstrSet() != InstrSet_ARM then UNPREDICTABLE;
	t = UInt(Rt)
	action = {
		//CheckVFPEnabled(TRUE); 
		//SerializeVFP(); VFPExcBarrier();
		if t != 15 then
			R[t] = FPSCR;
		else
			Ucpsr<28..31> = FPSCR<28..31>;
		endif;
	}


op VMUL_arm = VMUL_arm_fp

op VMUL_arm_fp(x: VMUL_arm_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		// TODO! Implement a floating point multiplication
		//if ConditionPassed() then
		//	EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd); 
		//	if advsimd then // Advanced SIMD instruction
		//		for r = 0 to regs-1
		//			for e = 0 to elements-1
		//				Elem[D[d+r],e,esize] = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//	else // VFP instruction
		//		if dp_operation then
		//			D[d] = FPMul(D[n], D[m], TRUE);
		//		else
		//			S[d] = FPMul(S[n], S[m], TRUE);
	}

op VMUL_arm_fp_list = VMUL_fp_A1_double | VMUL_fp_A1_quad | VMUL_fp_A2_32 | VMUL_fp_A2_64

op VMUL_fp_A1_double(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("vmul.f32 %s, %s, %s", Vd, Vn, Vm)
	image = format("1111 0011 0 %1b 0 0 %4b %4b 1101 %1b 0 %1b 1 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	advsimd = 1
	dp_operation = 0
	esize = 32
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	regs = 1

op VMUL_fp_A1_quad(Vn: QuadReg, Vd: QuadReg, Vm: QuadReg)
	syntax = format("vmul.f32 %s, %s, %s", Vd, Vn, Vm)
	image = format("1111 0011 0 %1b 0 0 %4b %4b 1101 %1b 1 %1b 1 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
	advsimd = 1
	dp_operation = 0
	esize = 32
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	regs = 2
	
op VMUL_fp_A2_32(cond: condition, Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	syntax = format("vmul%s.f32 %s, %s, %s", cond, Vd, Vn, Vm)
	image = format("%s 11100 %1b 10 %4b %4b 101 0 %1b 0 %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	advsimd = 0
	dp_operation = 0
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)

op VMUL_fp_A2_64(cond: condition, Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("vmul%s.f64 %s, %s, %s", cond, Vd, Vn, Vm)
	image = format("%s 11100 %1b 10 %4b %4b 101 1 %1b 0 %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	advsimd = 0
	dp_operation = 1
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)


op VMUL_thumb = VMUL_thumb_fp

op VMUL_thumb_fp(x: VMUL_thumb_fp_list)
	syntax = x.syntax
	image = x.image
	cond = x.cond
	action = {
		// TODO! Implement a floating point multiplication
		//if ConditionPassed() then
		//	EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd); 
		//	if advsimd then // Advanced SIMD instruction
		//		for r = 0 to regs-1
		//			for e = 0 to elements-1
		//				Elem[D[d+r],e,esize] = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//	else // VFP instruction
		//		if dp_operation then
		//			D[d] = FPMul(D[n], D[m], TRUE);
		//		else
		//			S[d] = FPMul(S[n], S[m], TRUE);
	}

op VMUL_thumb_fp_list = VMUL_fp_T1_double | VMUL_fp_T1_quad | VMUL_fp_T2_32 | VMUL_fp_T2_64

op VMUL_fp_T1_double(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmul%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1111 1111 0 %1b 0 0 %4b  %4b 1101 %1b 0 %1b 1 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	advsimd = 1
	dp_operation = 0
	esize = 32
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	regs = 1

op VMUL_fp_T1_quad(Vn: QuadReg, Vd: QuadReg, Vm: QuadReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmul%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1111 1111 0 %1b 0 0 %4b  %4b 1101 %1b 1 %1b 1 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
	advsimd = 1
	dp_operation = 0
	esize = 32
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)
	regs = 2

op VMUL_fp_T2_32(Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmul%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1110 11100 %1b 10 %4b  %4b 101 0 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	advsimd = 0
	dp_operation = 0
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)

op VMUL_fp_T2_64(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vmul%s.f64 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm)
	image = format("1110 11100 %1b 10 %4b  %4b 101 1 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors" endif;
	advsimd = 0
	dp_operation = 1
	d = UInt(Vd)
	n = UInt(Vn)
	m = UInt(Vm)

	
op VCVT_arm = VCVT_arm_if_A1 | VCVT_arm_ff_A1

op VCVT_arm_if_A1(cond: condition, D_: card(1), opc2: card(3), Vd: card(4), sz: bool, op_: card(1), M: card(1), Vm: card(4))
	// if opc2 != 0b000 && ((opc2 & 0b110) != 0b100) then SEE
	to_integer		= (opc2<2..2> == 1)
	dp_operation	= (sz == 1)
	unsigned		= if to_integer then (opc2<0..0> == 0) else (op_ == 0) endif
	round_zero		= if to_integer then (op_ == 1) else 0 endif
	round_nearest	= if to_integer then 0 else 0 endif
	d				= if to_integer then UInt(Vd::D_) else if dp_operation then UInt(D_::Vd) else UInt(Vd::D_) endif endif
	m				= if to_integer then if dp_operation then UInt(M::Vm) else UInt(Vm::M) endif else UInt(Vm::M) endif

	syntax = format("vcvt%s%s.%s.%s %s,%s",
		if !to_integer then "R" else "" endif,
		cond,
		if to_integer then if unsigned then "u32" else "s32" endif else if dp_operation then "f64" else "f32" endif endif,
		if to_integer then if dp_operation then "f64" else "f32" endif else if unsigned then "u32" else "s32" endif endif,
		if to_integer then format("s%d", d) else if dp_operation then format("d%d", d) else format("s%d", d) endif endif,
		if to_integer then if dp_operation then format("d%d", m) else format("s%d", m) endif else format("s%d", m) endif)
	image = format("%s 1110 1%1b11 1%3b %4b 101%1b %1b1%1b0 %4b", cond, D_, opc2, Vd, sz, op_, M, Vm)

	action = {
		if ConditionPassed() then
			// EncodingSpecificOperations()
			// CheckVFPEnabled(1)
			if to_integer then
				if dp_operation then
					S[d] = FPToFixed32(D[m], unsigned, round_zero, 1);
				else
					S[d] = FPToFixed32(S[m], unsigned, round_zero, 1);
				endif;
			else
				if dp_operation then
					D[d] = FixedToFP64(S[m], unsigned, round_nearest, 1);
				else
					S[d] = FixedToFP32(S[m], unsigned, round_neasrest, 1);
				endif;
			endif;
		endif;
	}
	

op VCVT_arm_ff_A1(cond: condition, D_: card(1), Vd: card(4), sz: bool, M: card(1), Vm: card(4))
	double_to_single = (sz == 1)
	d = if double_to_single then UInt(Vd::D_) else UInt(D_::Vd) endif
	m = if double_to_single then UInt(M::Vm) else UInt(Vm::M) endif
	syntax = format("vcvt.f%d.f%d %s, %s",
		if double_to_single then 32 else 64 endif,
		if double_to_single then 64 else 32 endif,
		if double_to_single then format("s%d", d) else format("d%d", d) endif,
		if double_to_single then format("d%d", m) else format("s%d", m) endif)
	image = format("%s 1110 1%1b11 0111 %4b 101%1b 11%1b0 %4b", cond, D_, Vd, sz, M, Vm)
	action = {
		if ConditionPassed() then
			// EncodingSpecificOperation();
			// CheckVFPEnabled(1);
			if double_to_single then
				S[d] = FPDoubleToSingle(D[m], 1);
			else
				D[d] = FPSingleToDouble(S[m], 1);
			endif;
		endif;
	}
	
op VCVT_thumb = VCVT_VCVTR_thumb_fp_int_fp

op VCVT_VCVTR_thumb_fp_int_fp(x: VCVT_VCVTR_thumb_fp_int_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		//EncodingSpecificOperations(); CheckVFPEnabled(TRUE); 
		//if to_integer then
		//	if dp_operation then
		//		S[d] = FPToFixed(D[m], 32, 0, unsigned, round_zero, TRUE);
		//	else
		//		S[d] = FPToFixed(S[m], 32, 0, unsigned, round_zero, TRUE);
		//else
		//	if dp_operation then
		//		D[d] = FixedToFP(S[m], 64, 0, unsigned, round_nearest, TRUE); 
		//	else
		//		S[d] = FixedToFP(S[m], 32, 0, unsigned, round_nearest, TRUE);
	}

op VCVT_VCVTR_thumb_fp_int_fp_list = VCVT_VCVTR_fp_int_fp_T1_D32_M32 
	| VCVT_VCVTR_fp_int_fp_T1_D32_M64
	| VCVT_VCVTR_fp_int_fp_T1_D64_M32

op VCVT_VCVTR_fp_int_fp_T1_D32_M32(opc2: enum(0, 4-5), Vd: SingleReg, op_: bool, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = if opc2 == 0b101 then format("vcvt%s%s.s32.f32 %s, %s", if op_ then "" else "R" endif, op_cond_syntax_new(ITCOND), Vd, Vm)
		else if opc2 == 0b100 then format("vcvt%s%s.u32.f32 %s, %s", if op_ then "" else "R" endif, op_cond_syntax_new(ITCOND), Vd, Vm)
		else /* opc2 == 0b000 */ format("vcvt%s.f32.%s %s, %s", op_cond_syntax_new(ITCOND), if op_ then "s32" else "u32" endif, Vd, Vm) 
		endif endif
	image = format("1110 11101 %1b 11 1 %3b  %4b 101 0 %1b 1 %1b 0 %4b", Vd.p, opc2, Vd.r, op_, Vm.p, Vm.r)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	to_integer = opc2<2..2>
	dp_operation = 0
	d = Vd
	m = Vm
	unsigned_ = if to_integer then opc2<0..0> == 0b0
		else op_ == 0b0 endif
	round_zero = op_
	round_nearest = 0 // FALSE selects FPSCR rounding

op VCVT_VCVTR_fp_int_fp_T1_D32_M64(opc2: enum(4-5), Vd: SingleReg, op_: bool, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = if opc2 == 0b101 then format("vcvt%s%s.s32.f64 %s, %s", if op_ then "" else "R" endif, op_cond_syntax_new(ITCOND), Vd, Vm)
		else /* opc2 == 0b100 */ format("vcvt%s%s.u32.f64 %s, %s", if op_ then "" else "R" endif, op_cond_syntax_new(ITCOND), Vd, Vm) endif
	image = format("1110 11101 %1b 11 1 %3b  %4b 101 1 %1b 1 %1b 0 %4b", Vd.p, opc2, Vd.r, op_, Vm.p, Vm.r)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	to_integer = opc2<2..2> // 0b1
	dp_operation = 1
	d = Vd
	m = Vm
	unsigned_ = if to_integer then opc2<0..0> == 0b0
		else op_ == 0b0 endif
	round_zero = op_
	round_nearest = 0 // FALSE selects FPSCR rounding

op VCVT_VCVTR_fp_int_fp_T1_D64_M32(opc2: enum(0), Vd: DoubleReg, op_: bool, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vcvt%s.f64.%s %s, %s", op_cond_syntax_new(ITCOND), if op_ then "s32" else "u32" endif, Vd, Vm)
	image = format("1110 11101 %1b 11 1 %3b  %4b 101 1 %1b 1 %1b 0 %4b", Vd.p, opc2, Vd.r, op_, Vm.p, Vm.r)
	//For the case when cond is 0b1111, see Unconditional instructions on page A5-216.
	to_integer = opc2<2..2> // 0b0
	dp_operation = 1
	d = Vd
	m = Vm
	unsigned_ = if to_integer then opc2<0..0> == 0b0
		else op_ == 0b0 endif
	round_zero = op_
	round_nearest = 0 // FALSE selects FPSCR rounding


op VADD_arm = VADD_arm_fp

op VADD_arm_fp(x: VADD_arm_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		//if ConditionPassed() then
		//	EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
		//	if advsimd then // Advanced SIMD instruction
		//		for r = 0 to regs-1
		//			for e = 0 to elements-1
		//				Elem[D[d+r],e,esize] = FPAdd(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//	else // VFP instruction
		//		if dp_operation then
		//			D[d] = FPAdd(D[n], D[m], TRUE);
		//		else
		//			S[d] = FPAdd(S[n], S[m], TRUE);
	}

op VADD_arm_fp_list = VADD_fp_A1_double | VADD_fp_A1_quad | VADD_fp_A2_32 | VADD_fp_A2_64

op VADD_fp_A1_double(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("vadd.f32 %s, %s, %s", Vd, Vn, Vm) 
	image = format("1111 0010 0 %1b 0 0 %4b %4b 1101 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	advsimd = 1
	dp_operation = 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 1

op VADD_fp_A1_quad(Vn: QuadReg, Vd: QuadReg, Vm: QuadReg)
	syntax = format("vadd.f32 %s, %s, %s", Vd, Vn, Vm) 
	image = format("1111 0010 0 %1b 0 0 %4b %4b 1101 %1b 1 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
	advsimd = 1
	dp_operation = 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 2

op VADD_fp_A2_32(cond: condition, Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	syntax = format("vadd%s.f32 %s, %s, %s", cond, Vd, Vn, Vm) 
	image = format("%s 11100 %1b 11 %4b %4b 101 0 %1b 0 %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 0
	d = Vd
	n = Vn
	m = Vm

op VADD_fp_A2_64(cond: condition, Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("vadd%s.f64 %s, %s, %s", cond, Vd, Vn, Vm) 
	image = format("%s 11100 %1b 11 %4b %4b 101 1 %1b 0 %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 1
	d = Vd
	n = Vn
	m = Vm


op VADD_thumb = VADD_thumb_fp

op VADD_thumb_fp(x: VADD_thumb_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		//EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
		//if advsimd then // Advanced SIMD instruction
		//	for r = 0 to regs-1
		//		for e = 0 to elements-1
		//			Elem[D[d+r],e,esize] = FPAdd(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//else // VFP instruction
		//	if dp_operation then
		//		D[d] = FPAdd(D[n], D[m], TRUE);
		//	else
		//		S[d] = FPAdd(S[n], S[m], TRUE);
	}

op VADD_thumb_fp_list = VADD_fp_T1_double | VADD_fp_T1_quad | VADD_fp_T2_32 | VADD_fp_T2_64

op VADD_fp_T1_double(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vadd%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 1111 0 %1b 0 0 %4b  %4b 1101 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	advsimd = 1
	dp_operation = 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 1

op VADD_fp_T1_quad(Vn: QuadReg, Vd: QuadReg, Vm: QuadReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vadd%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 1111 0 %1b 0 0 %4b  %4b 1101 %1b 1 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
	advsimd = 1
	dp_operation = 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 2

op VADD_fp_T2_32(Vn: SingleReg, Vd: SingleReg, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vadd%s.f32 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 11100 %1b 11 %4b  %4b 101 0 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 0
	d = Vd
	n = Vn
	m = Vm

op VADD_fp_T2_64(Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("vadd%s.f64 %s, %s, %s", op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 11100 %1b 11 %4b  %4b 101 1 %1b 0 %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 1
	d = Vd
	n = Vn
	m = Vm


op VPOP_arm(x: VPOP_arm_list)
	syntax = x.syntax
	image = x.image
	action = {
		//if ConditionPassed() then
		//	EncodingSpecificOperations(); CheckVFPEnabled(TRUE); NullCheckIfThumbEE(13); 
		//	address = SP;
		//	SP = SP + imm32;
		//	if single_regs then
		//		for r = 0 to regs-1
		//			S[d+r] = MemA[address,4]; address = address+4;
		//	else
		//		for r = 0 to regs-1
		//			word1 = MemA[address,4]; word2 = MemA[address+4,4]; address = address+8;
		//			// Combine the word-aligned words in the correct order for current endianness.
		//			D[d+r] = if BigEndian() then word1:word2 else word2:word1;
	}

op VPOP_arm_list = VPOP_A1 | VPOP_A2

op VPOP_A1(cond: condition, Vd: DoubleReg, imm8: card(8))
	regs = UInt(imm8) / 2 // If UInt(imm8) is odd, see "FLDMX".
	syntax = if regs > 1 
		then format("vpop%s {%s-d%d}", cond, Vd, Vd+regs-1)
		else format("vpop%s {%s}", cond, Vd) endif
	image = format("%s 110 0 1 %1b 1 1 1101 %4b 1011 %8b", cond, Vd.p, Vd.r, imm8)
	single_regs = 0
	d = Vd
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
	//if VFPSmallRegisterBank() && (d+regs) > 16 then UNPREDICTABLE;

op VPOP_A2(cond: condition, Vd: SingleReg, imm8: card(8))
	regs = UInt(imm8)
	syntax = if regs > 1 
		then format("vpop%s {%s-s%d}", cond, Vd, Vd+regs-1)
		else format("vpop%s {%s}", cond, Vd) endif
	image = format("%s 110 0 1 %1b 1 1 1101 %4b 1010 %8b", cond, Vd.p, Vd.r, imm8)
	single_regs = 1
	d = Vd
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || (d+regs) > 32 then UNPREDICTABLE;


op VPOP_thumb(x: VPOP_thumb_list)
	syntax = x.syntax
	image = x.image
	action = {
		//EncodingSpecificOperations(); CheckVFPEnabled(TRUE); NullCheckIfThumbEE(13); 
		//address = SP;
		//SP = SP + imm32;
		//if single_regs then
		//	for r = 0 to regs-1
		//		S[d+r] = MemA[address,4]; address = address+4;
		//else
		//	for r = 0 to regs-1
		//		word1 = MemA[address,4]; word2 = MemA[address+4,4]; address = address+8;
		//		// Combine the word-aligned words in the correct order for current endianness.
		//		D[d+r] = if BigEndian() then word1:word2 else word2:word1;
	}

op VPOP_thumb_list = VPOP_T1 | VPOP_T2

op VPOP_T1(Vd: DoubleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	regs = UInt(imm8) / 2 // If UInt(imm8) is odd, see "FLDMX".
	syntax = if regs > 1 
		then format("vpop%s {%s-d%d}", op_cond_syntax_new(ITCOND), Vd, Vd+regs-1)
		else format("vpop%s {%s}", op_cond_syntax_new(ITCOND), Vd) endif
	image = format("1110 110 0 1 %1b 1 1 1101  %4b 1011 %8b", Vd.p, Vd.r, imm8)
	single_regs = 0
	d = Vd
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || regs > 16 || (d+regs) > 32 then UNPREDICTABLE;
	//if VFPSmallRegisterBank() && (d+regs) > 16 then UNPREDICTABLE;

op VPOP_T2(Vd: SingleReg, imm8: card(8))
	ITCOND = "f_get_update_ITSTATE"()
	regs = UInt(imm8)
	syntax = if regs > 1 
		then format("vpop%s {%s-s%d}", op_cond_syntax_new(ITCOND), Vd, Vd+regs-1)
		else format("vpop%s {%s}", op_cond_syntax_new(ITCOND), Vd) endif
	image = format("1110 110 0 1 %1b 1 1 1101  %4b 1010 %8b", Vd.p, Vd.r, imm8)
	single_regs = 1
	d = Vd
	imm32 = ZeroExtend(imm8::0b00, 32)
	//if regs == 0 || (d+regs) > 32 then UNPREDICTABLE;


op VMLA_arm = VMLA_VMLS_arm_fp

op VMLA_VMLS_arm_fp(x: VMLA_VMLS_arm_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		//if ConditionPassed() then
		//	EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
		//	if advsimd then // Advanced SIMD instruction
		//		for r = 0 to regs-1
		//			for e = 0 to elements-1
		//				product = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//				addend = if add then product else FPNeg(product); 
		//				Elem[D[d+r],e,esize] = FPAdd(Elem[D[d+r],e,esize], addend, FALSE);
		//	else			// VFP instruction
		//		if dp_operation then
		//			addend64 = if add then FPMul(D[n], D[m], TRUE) else FPNeg(FPMul(D[n], D[m], TRUE));
		//			D[d] = FPAdd(D[d], addend64, TRUE); 
		//		else
		//			addend32 = if add then FPMul(S[n], S[m], TRUE) else FPNeg(FPMul(S[n], S[m], TRUE)); 
		//			S[d] = FPAdd(S[d], addend32, TRUE);
	}

op VMLA_VMLS_arm_fp_list = VMLA_VMLS_fp_A1_double | VMLA_VMLS_fp_A1_quad | VMLA_VMLS_fp_A2_32 | VMLA_VMLS_fp_A2_64

op VMLA_VMLS_fp_A1_double(op_: bool, Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	syntax = format("v%s.f32 %s, %s, %s", if op_ then "mls" else "mla" endif, Vd, Vn, Vm) 
	image = format("1111 0010 0 %1b %1b 0 %4b %4b 1101 %1b 0 %1b 1 %4b", Vd.p, op_, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	advsimd = 1
	dp_operation = 0
	add = op_ == 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 1

op VMLA_VMLS_fp_A1_quad(op_: bool, Vn: QuadReg, Vd: QuadReg, Vm: QuadReg)
	syntax = format("v%s.f32 %s, %s, %s", if op_ then "mls" else "mla" endif, Vd, Vn, Vm) 
	image = format("1111 0010 0 %1b %1b 0 %4b %4b 1101 %1b 1 %1b 1 %4b", Vd.p, op_, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
	advsimd = 1
	dp_operation = 0
	add = op_ == 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 2

op VMLA_VMLS_fp_A2_32(cond: condition, Vn: SingleReg, Vd: SingleReg, op_: bool, Vm: SingleReg)
	syntax = format("v%s%s.f32 %s, %s, %s", if op_ then "mls" else "mla" endif, cond, Vd, Vn, Vm) 
	image = format("%s 11100 %1b 00 %4b %4b 101 0 %1b %1b %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, op_, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 0
	add = op_ == 0
	d = Vd
	n = Vn
	m = Vm

op VMLA_VMLS_fp_A2_64(cond: condition, Vn: DoubleReg, Vd: DoubleReg, op_: bool, Vm: DoubleReg)
	syntax = format("v%s%s.f64 %s, %s, %s", if op_ then "mls" else "mla" endif, cond, Vd, Vn, Vm) 
	image = format("%s 11100 %1b 00 %4b %4b 101 1 %1b %1b %1b 0 %4b", cond, Vd.p, Vn.r, Vd.r, Vn.p, op_, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 1
	d = Vd
	n = Vn
	m = Vm


op VMLA_thumb = VMLA_VMLS_thumb_fp

op VMLA_VMLS_thumb_fp(x: VMLA_VMLS_thumb_fp_list)
	syntax = x.syntax
	image = x.image
	action = {
		//EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd);
		//if advsimd then // Advanced SIMD instruction
		//	for r = 0 to regs-1
		//		for e = 0 to elements-1
		//			product = FPMul(Elem[D[n+r],e,esize], Elem[D[m+r],e,esize], FALSE); 
		//			addend = if add then product else FPNeg(product); 
		//			Elem[D[d+r],e,esize] = FPAdd(Elem[D[d+r],e,esize], addend, FALSE);
		//else			// VFP instruction
		//	if dp_operation then
		//		addend64 = if add then FPMul(D[n], D[m], TRUE) else FPNeg(FPMul(D[n], D[m], TRUE));
		//		D[d] = FPAdd(D[d], addend64, TRUE); 
		//	else
		//		addend32 = if add then FPMul(S[n], S[m], TRUE) else FPNeg(FPMul(S[n], S[m], TRUE)); 
		//		S[d] = FPAdd(S[d], addend32, TRUE);
	}

op VMLA_VMLS_thumb_fp_list = VMLA_VMLS_fp_T1_double | VMLA_VMLS_fp_T1_quad | VMLA_VMLS_fp_T2_32 | VMLA_VMLS_fp_T2_64

op VMLA_VMLS_fp_T1_double(op_: bool, Vn: DoubleReg, Vd: DoubleReg, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("v%s%s.f32 %s, %s, %s", if op_ then "mls" else "mla" endif, op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 1111 0 %1b %1b 0 %4b  %4b 1101 %1b 0 %1b 1 %4b", Vd.p, op_, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	advsimd = 1
	dp_operation = 0
	add = op_ == 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 1

op VMLA_VMLS_fp_T1_quad(op_: bool, Vn: QuadReg, Vd: QuadReg, Vm: QuadReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("v%s%s.f32 %s, %s, %s", if op_ then "mls" else "mla" endif, op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 1111 0 %1b %1b 0 %4b  %4b 1101 %1b 1 %1b 1 %4b", Vd.p, op_, Vn.r, Vd.r, Vn.p, Vm.p, Vm.r)
	//if Vd<0> == '1' || Vn<0> == '1' || Vm<0> == '1' then UNDEFINED;
	advsimd = 1
	dp_operation = 0
	add = op_ == 0
	esize = 32
	elements = 2
	d = Vd
	n = Vn
	m = Vm
	regs = 2

op VMLA_VMLS_fp_T2_32(Vn: SingleReg, Vd: SingleReg, op_: bool, Vm: SingleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("v%s%s.f32 %s, %s, %s", if op_ then "mls" else "mla" endif, op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 11100 %1b 00 %4b  %4b 101 0 %1b %1b %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, op_, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 0
	add = op_ == 0
	d = Vd
	n = Vn
	m = Vm

op VMLA_VMLS_fp_T2_64(Vn: DoubleReg, Vd: DoubleReg, op_: bool, Vm: DoubleReg)
	ITCOND = "f_get_update_ITSTATE"()
	syntax = format("v%s%s.f64 %s, %s, %s", if op_ then "mls" else "mla" endif, op_cond_syntax_new(ITCOND), Vd, Vn, Vm) 
	image = format("1110 11100 %1b 00 %4b  %4b 101 1 %1b %1b %1b 0 %4b", Vd.p, Vn.r, Vd.r, Vn.p, op_, Vm.p, Vm.r)
	//if FPSCR.Len != '000' || FPSCR.Stride != '00' then SEE "VFP vectors";
	advsimd = 0
	dp_operation = 1
	d = Vd
	n = Vn
	m = Vm
