

================================================================
== Vitis HLS Report for 'circular_shift_reg_Pipeline_WRITE'
================================================================
* Date:           Sun Jun  9 05:13:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      51|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      87|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_129_p2   |         +|   0|  0|  12|           4|           4|
    |i_fu_101_p2            |         +|   0|  0|  12|           4|           1|
    |sub_ln70_fu_111_p2     |         -|   0|  0|  12|           5|           5|
    |icmp_ln15_fu_95_p2     |      icmp|   0|  0|   9|           4|           4|
    |select_ln43_fu_135_p3  |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  51|          19|          20|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_V_1  |   9|          2|    4|          8|
    |idx_V_fu_50               |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   10|         20|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |idx_V_1_reg_164          |  4|   0|    4|          0|
    |idx_V_fu_50              |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  circular_shift_reg_Pipeline_WRITE|  return value|
|add_ln70             |   in|    5|     ap_none|                           add_ln70|        scalar|
|dout_Addr_A          |  out|   32|        bram|                               dout|         array|
|dout_EN_A            |  out|    1|        bram|                               dout|         array|
|dout_WEN_A           |  out|    1|        bram|                               dout|         array|
|dout_Din_A           |  out|    8|        bram|                               dout|         array|
|dout_Dout_A          |   in|    8|        bram|                               dout|         array|
|regs_mem_V_address0  |  out|    4|   ap_memory|                         regs_mem_V|         array|
|regs_mem_V_ce0       |  out|    1|   ap_memory|                         regs_mem_V|         array|
|regs_mem_V_q0        |   in|    8|   ap_memory|                         regs_mem_V|         array|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

