# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_w1encode_func_synth.v" \

sv xil_defaultlib  \
"../../../../../w1encode_3.srcs/sim_1/new/tb.sv" \

# Do not sort compile order
nosort
