--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml BoothMultWithShiftReg.twx BoothMultWithShiftReg.ncd -o
BoothMultWithShiftReg.twr BoothMultWithShiftReg.pcf

Design file:              BoothMultWithShiftReg.ncd
Physical constraint file: BoothMultWithShiftReg.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
load           |    0.228(R)|      FAST  |    2.915(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<0>|   -0.443(R)|      FAST  |    3.134(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<1>|   -0.393(R)|      FAST  |    2.999(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<2>|   -0.392(R)|      FAST  |    3.027(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<3>|   -0.360(R)|      FAST  |    2.993(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<4>|   -0.424(R)|      FAST  |    3.113(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<5>|   -0.332(R)|      FAST  |    2.934(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<6>|   -0.266(R)|      FAST  |    2.832(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplicand<7>|   -0.275(R)|      FAST  |    2.827(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<0>  |   -0.532(R)|      FAST  |    3.182(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<1>  |   -0.500(R)|      FAST  |    3.080(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<2>  |   -0.566(R)|      FAST  |    3.205(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<3>  |   -0.591(R)|      FAST  |    3.250(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<4>  |   -0.547(R)|      FAST  |    3.214(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<5>  |   -0.532(R)|      FAST  |    3.187(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<6>  |   -0.559(R)|      FAST  |    3.232(R)|      SLOW  |clk_BUFGP         |   0.000|
multiplier<7>  |   -0.609(R)|      FAST  |    3.326(R)|      SLOW  |clk_BUFGP         |   0.000|
rst            |    1.098(R)|      FAST  |    2.609(R)|      SLOW  |clk_BUFGP         |   0.000|
start          |    1.096(R)|      FAST  |    2.773(R)|      SLOW  |clk_BUFGP         |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
active      |        10.391(R)|      SLOW  |         3.466(R)|      FAST  |clk_BUFGP         |   0.000|
product<0>  |         9.736(R)|      SLOW  |         3.176(R)|      FAST  |clk_BUFGP         |   0.000|
product<1>  |         9.568(R)|      SLOW  |         3.076(R)|      FAST  |clk_BUFGP         |   0.000|
product<2>  |         9.718(R)|      SLOW  |         3.169(R)|      FAST  |clk_BUFGP         |   0.000|
product<3>  |         9.748(R)|      SLOW  |         3.162(R)|      FAST  |clk_BUFGP         |   0.000|
product<4>  |         9.589(R)|      SLOW  |         3.112(R)|      FAST  |clk_BUFGP         |   0.000|
product<5>  |         9.737(R)|      SLOW  |         3.177(R)|      FAST  |clk_BUFGP         |   0.000|
product<6>  |         9.568(R)|      SLOW  |         3.097(R)|      FAST  |clk_BUFGP         |   0.000|
product<7>  |         9.692(R)|      SLOW  |         3.144(R)|      FAST  |clk_BUFGP         |   0.000|
product<8>  |        10.079(R)|      SLOW  |         3.347(R)|      FAST  |clk_BUFGP         |   0.000|
product<9>  |        10.407(R)|      SLOW  |         3.480(R)|      FAST  |clk_BUFGP         |   0.000|
product<10> |         9.946(R)|      SLOW  |         3.302(R)|      FAST  |clk_BUFGP         |   0.000|
product<11> |        10.064(R)|      SLOW  |         3.338(R)|      FAST  |clk_BUFGP         |   0.000|
product<12> |        10.150(R)|      SLOW  |         3.388(R)|      FAST  |clk_BUFGP         |   0.000|
product<13> |        10.482(R)|      SLOW  |         3.532(R)|      FAST  |clk_BUFGP         |   0.000|
product<14> |        10.177(R)|      SLOW  |         3.366(R)|      FAST  |clk_BUFGP         |   0.000|
product<15> |        10.290(R)|      SLOW  |         3.381(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.353|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 10 16:39:22 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 751 MB



