Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date              : Thu Mar 25 15:31:46 2021
| Host              : work2-System-Product-Name running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file zcu104_base_wrapper_timing_summary_routed.rpt -pb zcu104_base_wrapper_timing_summary_routed.pb -rpx zcu104_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu104_base_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.688        0.000                      0               251597        0.010        0.000                      0               251597        0.167        0.000                       0                 94185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_pl_0                              {0.000 5.000}        10.000          100.000         
zcu104_base_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zcu104_base_clk_wiz_0_0    {0.000 3.333}        6.667           150.000         
  clk_out2_zcu104_base_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clk_out3_zcu104_base_clk_wiz_0_0    {0.000 6.667}        13.333          75.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zcu104_base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_zcu104_base_clk_wiz_0_0          1.298        0.000                      0               246957        0.010        0.000                      0               246957        1.833        0.000                       0                 92403  
  clk_out2_zcu104_base_clk_wiz_0_0          0.688        0.000                      0                  193        0.032        0.000                      0                  193        0.167        0.000                       0                    99  
  clk_out3_zcu104_base_clk_wiz_0_0          8.505        0.000                      0                 3005        0.019        0.000                      0                 3005        5.167        0.000                       0                  1682  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_zcu104_base_clk_wiz_0_0  clk_out1_zcu104_base_clk_wiz_0_0        2.569        0.000                      0                  242        0.057        0.000                      0                  242  
clk_out1_zcu104_base_clk_wiz_0_0  clk_out3_zcu104_base_clk_wiz_0_0        3.886        0.000                      0                  398        0.048        0.000                      0                  398  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_zcu104_base_clk_wiz_0_0  clk_out1_zcu104_base_clk_wiz_0_0        4.568        0.000                      0                 1104        0.060        0.000                      0                 1104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zcu104_base_i/clk_wiz_0/inst/clk_in1
  To Clock:  zcu104_base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zcu104_base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu104_base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out1_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/sigmaIxIy_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/icmp_ln882_7_reg_1473_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.430ns (8.537%)  route 4.607ns (91.463%))
  Logic Levels:           4  (BUFGCE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 10.117 - 6.667 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.633ns (routing 0.171ns, distribution 1.462ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.155ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.633     3.094    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/sigmaIxIy_U/ap_clk
    SLICE_X49Y309        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/sigmaIxIy_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y309        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.172 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/sigmaIxIy_U/internal_empty_n_reg/Q
                         net (fo=5, routed)           0.242     3.414    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/sigmaIyIt_U/sigmaIxIy_empty_n
    SLICE_X48Y309        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.537 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/sigmaIyIt_U/p_i_4__6/O
                         net (fo=1, routed)           0.543     4.080    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p_Val2_s_reg_1519_pp0_iter14_reg_reg[0]__0_0
    SLICE_X54Y277        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.180 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_41s_34s_72_1_1_U371/pyr_dense_optical_flow_accel_mul_41s_34s_72_1_1_Multiplier_8_U/p_i_1__7/O
                         net (fo=1238, routed)        0.490     4.670    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sdiv_45ns_54ns_40_49_1_U368/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_U/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_u_0/CEB1
    SLICE_X49Y283        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.771 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sdiv_45ns_54ns_40_49_1_U368/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_U/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_u_0/divisor_tmp[0][53]_i_1/O
                         net (fo=66, routed)          2.067     6.838    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sdiv_45ns_54ns_40_49_1_U368/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_U/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_u_0/ap_CS_fsm_reg[2]_bufg_place
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.866 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sdiv_45ns_54ns_40_49_1_U368/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_U/pyr_dense_optical_flow_accel_sdiv_45ns_54ns_40_49_1_div_u_0/divisor_tmp[0][53]_i_1_bufg_place/O
                         net (fo=4735, routed)        1.265     8.131    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/grp_fu_1321_ce
    SLICE_X59Y249        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/icmp_ln882_7_reg_1473_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.410    10.117    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X59Y249        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/icmp_ln882_7_reg_1473_reg[0]/C
                         clock pessimism             -0.563     9.554    
                         clock uncertainty           -0.064     9.489    
    SLICE_X59Y249        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     9.429    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/icmp_ln882_7_reg_1473_reg[0]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 zcu104_base_i/cornerTracker_1/inst/ap_rst_n_inv_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.204ns (3.901%)  route 5.026ns (96.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 10.073 - 6.667 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.171ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.155ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.467     2.928    zcu104_base_i/cornerTracker_1/inst/ap_clk
    SLICE_X65Y212        FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/ap_rst_n_inv_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y212        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.007 f  zcu104_base_i/cornerTracker_1/inst/ap_rst_n_inv_reg_replica/Q
                         net (fo=260, routed)         4.968     7.975    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/ap_rst_n_inv_bufg_place_replica
    SLICE_X56Y41         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     8.100 r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/internal_empty_n_i_1__39/O
                         net (fo=1, routed)           0.058     8.158    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/internal_empty_n_i_1__39_n_2
    SLICE_X56Y41         FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.366    10.073    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/ap_clk
    SLICE_X56Y41         FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/internal_empty_n_reg/C
                         clock pessimism             -0.563     9.510    
                         clock uncertainty           -0.064     9.445    
    SLICE_X56Y41         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.470    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/gradxy_cols_c_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 3.035ns (57.986%)  route 2.199ns (42.014%))
  Logic Levels:           18  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 10.220 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.155ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.185 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.211    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1_n_0
    SLICE_X26Y312        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.327 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     8.353    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[55]
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.513    10.220    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[55]/C
                         clock pessimism             -0.476     9.744    
                         clock uncertainty           -0.064     9.679    
    SLICE_X26Y312        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.704    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[55]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 3.035ns (57.997%)  route 2.198ns (42.003%))
  Logic Levels:           18  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 10.220 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.155ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.185 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.211    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1_n_0
    SLICE_X26Y312        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.327 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[55]_i_1/O[5]
                         net (fo=1, routed)           0.025     8.352    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[53]
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.513    10.220    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[53]/C
                         clock pessimism             -0.476     9.744    
                         clock uncertainty           -0.064     9.679    
    SLICE_X26Y312        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.704    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[53]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 3.022ns (57.882%)  route 2.199ns (42.118%))
  Logic Levels:           18  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 10.220 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.155ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.185 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.211    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1_n_0
    SLICE_X26Y312        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     8.314 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[55]_i_1/O[6]
                         net (fo=1, routed)           0.026     8.340    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[54]
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.513    10.220    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[54]/C
                         clock pessimism             -0.476     9.744    
                         clock uncertainty           -0.064     9.679    
    SLICE_X26Y312        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.704    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[54]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 3.005ns (57.755%)  route 2.198ns (42.245%))
  Logic Levels:           18  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 10.220 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.155ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.185 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.211    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1_n_0
    SLICE_X26Y312        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     8.297 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[55]_i_1/O[4]
                         net (fo=1, routed)           0.025     8.322    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[52]
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.513    10.220    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[52]/C
                         clock pessimism             -0.476     9.744    
                         clock uncertainty           -0.064     9.679    
    SLICE_X26Y312        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.704    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[52]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 3.001ns (57.712%)  route 2.199ns (42.288%))
  Logic Levels:           18  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 10.218 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.155ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.185 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.211    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1_n_0
    SLICE_X26Y312        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.293 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.026     8.319    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[51]
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.511    10.218    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[51]/C
                         clock pessimism             -0.476     9.742    
                         clock uncertainty           -0.064     9.677    
    SLICE_X26Y312        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.702    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[51]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.995ns (57.674%)  route 2.198ns (42.326%))
  Logic Levels:           18  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 10.218 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.155ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.185 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.211    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1_n_0
    SLICE_X26Y312        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.287 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.025     8.312    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[49]
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.511    10.218    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y312        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[49]/C
                         clock pessimism             -0.476     9.742    
                         clock uncertainty           -0.064     9.677    
    SLICE_X26Y312        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.702    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[49]
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 3.020ns (58.155%)  route 2.173ns (41.845%))
  Logic Levels:           17  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 10.220 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.155ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.286 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/O[7]
                         net (fo=1, routed)           0.026     8.312    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[47]
    SLICE_X26Y311        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.513    10.220    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y311        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[47]/C
                         clock pessimism             -0.476     9.744    
                         clock uncertainty           -0.064     9.679    
    SLICE_X26Y311        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.704    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[47]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 3.020ns (58.166%)  route 2.172ns (41.834%))
  Logic Levels:           17  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 10.220 - 6.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.658ns (routing 0.171ns, distribution 1.487ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.155ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.658     3.119    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X47Y307        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y307        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.197 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482_reg[6]/Q
                         net (fo=3, routed)           0.437     3.634    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/sigmaIx23_read_reg_1482[6]
    SLICE_X41Y310        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.724 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26/O
                         net (fo=1, routed)           0.016     3.740    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_26_n_0
    SLICE_X41Y310        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.857 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4/CO[7]
                         net (fo=1, routed)           0.026     3.883    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_4_n_0
    SLICE_X41Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.898 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.924    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_3_n_0
    SLICE_X41Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.987 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/p_i_2/O[0]
                         net (fo=5, routed)           0.877     4.864    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/B[16]
    DSP48E2_X0Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.151     5.015 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     5.015    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X0Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.073     5.088 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     5.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X0Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_V[43])
                                                      0.609     5.697 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.697    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_MULTIPLIER.V<43>
    DSP48E2_X0Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.743 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.743    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_M_DATA.V_DATA<43>
    DSP48E2_X0Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.314 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.314    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.436 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.450    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/PCIN[47]
    DSP48E2_X0Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.996 f  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.996    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     7.105 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.664     7.769    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/p_1_in[17]
    SLICE_X26Y308        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.867 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8/O
                         net (fo=1, routed)           0.009     7.876    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526[23]_i_8_n_0
    SLICE_X26Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.062 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.088    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[23]_i_1_n_0
    SLICE_X26Y309        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.103 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.129    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[31]_i_1_n_0
    SLICE_X26Y310        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.144 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.170    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[39]_i_1_n_0
    SLICE_X26Y311        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.286 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_28s_28s_56_1_1_U366/pyr_dense_optical_flow_accel_mul_28s_28s_56_1_1_Multiplier_7_U/mul_ln1118_2_reg_1526_reg[47]_i_1/O[5]
                         net (fo=1, routed)           0.025     8.311    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_fu_530_p2[45]
    SLICE_X26Y311        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.513    10.220    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/ap_clk
    SLICE_X26Y311        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[45]/C
                         clock pessimism             -0.476     9.744    
                         clock uncertainty           -0.064     9.679    
    SLICE_X26Y311        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.704    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_flow_unsigned_short_1080_unsigned_short_1920_27_25_34_26_16_10_55_51_40_2_102_54_11_U0/mul_ln1118_2_reg_1526_reg[45]
  -------------------------------------------------------------------
                         required time                          9.704    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice/inst/r.r_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_read/buff_rdata/mem_reg/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.059ns (29.798%)  route 0.139ns (70.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Net Delay (Source):      1.371ns (routing 0.155ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.171ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.371     3.411    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice/inst/r.r_pipe/aclk
    SLICE_X101Y184       FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice/inst/r.r_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y184       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.470 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s12_couplers/s12_regslice/inst/r.r_pipe/m_payload_i_reg[16]/Q
                         net (fo=2, routed)           0.139     3.609    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_read/buff_rdata/D[16]
    RAMB18_X4Y74         RAMB18E2                                     r  zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_read/buff_rdata/mem_reg/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.688     3.149    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X4Y74         RAMB18E2                                     r  zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.478     3.627    
    RAMB18_X4Y74         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[0])
                                                     -0.028     3.599    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_pp1_iter4_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.908%)  route 0.095ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.388ns (routing 0.155ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.171ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.388     3.428    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_clk
    SLICE_X54Y17         FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.486 r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_reg[0]/Q
                         net (fo=2, routed)           0.095     3.581    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311[0]
    SLICE_X56Y17         FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_pp1_iter4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.572     3.033    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_clk
    SLICE_X56Y17         FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_pp1_iter4_reg_reg[0]/C
                         clock pessimism              0.477     3.510    
    SLICE_X56Y17         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.571    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_26_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/agg_tmp12_i_i_0_reg_311_pp1_iter4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/int_p_streamFlowout_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/p_streamFlowout_c_U/U_pyr_dense_optical_flow_accel_fifo_w64_d4_S_x1_ram/SRL_SIG_reg[3][32]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.061ns (27.854%)  route 0.158ns (72.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      1.264ns (routing 0.155ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.171ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     3.304    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/ap_clk
    SLICE_X86Y228        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/int_p_streamFlowout_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y228        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.365 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/int_p_streamFlowout_reg[32]/Q
                         net (fo=3, routed)           0.158     3.523    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/p_streamFlowout_c_U/U_pyr_dense_optical_flow_accel_fifo_w64_d4_S_x1_ram/in[30]
    SLICE_X89Y228        SRL16E                                       r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/p_streamFlowout_c_U/U_pyr_dense_optical_flow_accel_fifo_w64_d4_S_x1_ram/SRL_SIG_reg[3][32]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.518     2.979    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/p_streamFlowout_c_U/U_pyr_dense_optical_flow_accel_fifo_w64_d4_S_x1_ram/ap_clk
    SLICE_X89Y228        SRL16E                                       r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/p_streamFlowout_c_U/U_pyr_dense_optical_flow_accel_fifo_w64_d4_S_x1_ram/SRL_SIG_reg[3][32]_srl4/CLK
                         clock pessimism              0.487     3.466    
    SLICE_X89Y228        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     3.513    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/p_streamFlowout_c_U/U_pyr_dense_optical_flow_accel_fifo_w64_d4_S_x1_ram/SRL_SIG_reg[3][32]_srl4
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.341ns (routing 0.155ns, distribution 1.186ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.171ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.341     3.381    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X96Y177        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y177        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.439 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/Q
                         net (fo=2, routed)           0.085     3.524    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIF1
    SLICE_X96Y178        RAMD32                                       r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.563     3.024    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1/CLK
                         clock pessimism              0.430     3.454    
    SLICE_X96Y178        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     3.514    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/fifo_wreq/q_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/start_addr_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.319%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      1.276ns (routing 0.155ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.171ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.276     3.316    zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X81Y110        FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/fifo_wreq/q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.374 r  zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/fifo_wreq/q_reg[58]/Q
                         net (fo=1, routed)           0.111     3.485    zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/fifo_wreq_n_65
    SLICE_X80Y110        FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/start_addr_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.470     2.931    zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/ap_clk
    SLICE_X80Y110        FDRE                                         r  zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/start_addr_reg[62]/C
                         clock pessimism              0.484     3.415    
    SLICE_X80Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.475    zcu104_base_i/cornerTracker_1/inst/gmem3_m_axi_U/bus_write/start_addr_reg[62]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.061ns (26.407%)  route 0.170ns (73.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Net Delay (Source):      1.259ns (routing 0.155ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.171ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.259     3.299    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X78Y177        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y177        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.360 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.170     3.530    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X75Y182        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.436     2.897    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X75Y182        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.563     3.460    
    SLICE_X75Y182        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.520    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s07_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.061ns (28.774%)  route 0.151ns (71.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Net Delay (Source):      1.252ns (routing 0.155ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.171ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.252     3.292    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X67Y60         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.353 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.151     3.504    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X66Y59         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.432     2.893    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X66Y59         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                         clock pessimism              0.541     3.434    
    SLICE_X66Y59         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.494    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/int_flow_cols_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/streamFlowin_mat_cols_c16_U/U_pyr_dense_optical_flow_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.059ns (18.910%)  route 0.253ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Net Delay (Source):      1.321ns (routing 0.155ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.171ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.321     3.361    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/ap_clk
    SLICE_X90Y235        FDRE                                         r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/int_flow_cols_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y235        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.420 r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/control_s_axi_U/int_flow_cols_reg[5]/Q
                         net (fo=4, routed)           0.253     3.673    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/streamFlowin_mat_cols_c16_U/U_pyr_dense_optical_flow_accel_fifo_w32_d3_S_x_ram/in[5]
    SLICE_X89Y242        SRL16E                                       r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/streamFlowin_mat_cols_c16_U/U_pyr_dense_optical_flow_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.610     3.071    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/streamFlowin_mat_cols_c16_U/U_pyr_dense_optical_flow_accel_fifo_w32_d3_S_x_ram/ap_clk
    SLICE_X89Y242        SRL16E                                       r  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/streamFlowin_mat_cols_c16_U/U_pyr_dense_optical_flow_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3/CLK
                         clock pessimism              0.563     3.634    
    SLICE_X89Y242        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     3.663    zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/streamFlowin_mat_cols_c16_U/U_pyr_dense_optical_flow_accel_fifo_w32_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.058ns (40.000%)  route 0.087ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Net Delay (Source):      1.264ns (routing 0.155ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.171ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     3.304    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X81Y191        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y191        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.362 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/Q
                         net (fo=2, routed)           0.087     3.449    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIF1
    SLICE_X81Y190        RAMD32                                       r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.481     2.942    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X81Y190        RAMD32                                       r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1/CLK
                         clock pessimism              0.437     3.379    
    SLICE_X81Y190        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     3.439    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][28]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      1.343ns (routing 0.155ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.171ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.343     3.383    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_write/ap_clk
    SLICE_X96Y32         FDRE                                         r  zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.441 r  zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[28]/Q
                         net (fo=1, routed)           0.098     3.539    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/wreq_throttl/data_fifo/q_reg[36]_2[28]
    SLICE_X96Y33         SRL16E                                       r  zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][28]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.590     3.051    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X96Y33         SRL16E                                       r  zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][28]_srl16/CLK
                         clock pessimism              0.426     3.477    
    SLICE_X96Y33         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     3.529    zcu104_base_i/cornerupdate_accel_1/inst/gmem8_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][28]_srl16
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zcu104_base_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y66   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_50_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y45   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_5_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y47   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_6_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y46   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_7_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y52   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_8_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y37   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_10_48_16_false_U0/lineBuffer_9_U/pyr_dense_optical_flow_accel_findGradients_unsigned_short_1080_unsigned_short_1920_5_50_11_17_9_32_22_16_1jbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y13   zcu104_base_i/cornerupdate_accel_1/inst/gmem7_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y13   zcu104_base_i/cornerupdate_accel_1/inst/gmem7_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB18_X0Y124  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_4_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X0Y123  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB18_X0Y123  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_7_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X1Y70   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/colsum_IxIt_V_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp_ram_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB18_X3Y80   zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB18_X2Y12   zcu104_base_i/pyr_down_accel_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X1Y6    zcu104_base_i/cornerTracker_1/inst/grp_HarrisImg_fu_150/cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_52/boxFilter_0_3_2_1080_1920_1_false_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_2_V_U/cornerTracker_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_0_V_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X0Y58   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_8_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X0Y59   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X0Y59   zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_it_V_9_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB18_X0Y120  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_10_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X0Y127  zcu104_base_i/pyr_dense_optical_flow_accel_1/inst/densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_U0/grp_xFLKOpticalFlowDenseKernel_unsigned_short_1080_unsigned_short_1920_5_50_11_16_10_false_s_fu_98/find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_U0/bufLines_ix_V_3_U/pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak_ram_U/ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out2_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5AWVALID
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.224ns (15.966%)  route 1.179ns (84.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.558ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.843ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.091     3.558    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/USE_RTL_ADDR.addr_q_reg[4]
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.636 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/Q
                         net (fo=10, routed)          0.131     3.767    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_push_block
    SLICE_X20Y244        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.913 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           1.048     4.961    zcu104_base_i/ps_e/inst/saxigp5_awvalid
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5AWVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5AWVALID)
                                                     -0.803     5.649    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RREADY
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.081ns (5.688%)  route 1.343ns (94.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.843ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.109     3.576    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[130]_0
    SLICE_X20Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y244        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.657 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/Q
                         net (fo=3, routed)           1.343     5.000    zcu104_base_i/ps_e/inst/saxigp5_rready
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5RCLK_SAXIGP5RREADY)
                                                     -0.730     5.722    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5ARVALID
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.127ns (9.542%)  route 1.204ns (90.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.586ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 0.843ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.119     3.586    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/USE_RTL_ADDR.addr_q_reg[4]
    SLICE_X19Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.662 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/Q
                         net (fo=9, routed)           0.175     3.837    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_push_block
    SLICE_X20Y244        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     3.888 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           1.029     4.917    zcu104_base_i/ps_e/inst/saxigp5_arvalid
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5ARVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5RCLK_SAXIGP5ARVALID)
                                                     -0.763     5.689    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -4.917    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[9]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.076ns (5.873%)  route 1.218ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 0.843ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.080     3.547    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X21Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y242        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.623 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/Q
                         net (fo=2, routed)           1.218     4.841    zcu104_base_i/ps_e/inst/saxigp5_wstrb[9]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[9])
                                                     -0.694     5.758    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.758    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[2]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.076ns (6.323%)  route 1.126ns (93.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.558ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.843ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.091     3.558    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.634 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/Q
                         net (fo=2, routed)           1.126     4.760    zcu104_base_i/ps_e/inst/saxigp5_wstrb[2]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[2])
                                                     -0.730     5.722    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[3]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.078ns (6.672%)  route 1.091ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.843ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.075     3.542    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.620 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/Q
                         net (fo=2, routed)           1.091     4.711    zcu104_base_i/ps_e/inst/saxigp5_wstrb[3]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[3])
                                                     -0.681     5.771    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[5]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.079ns (6.966%)  route 1.055ns (93.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.558ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.843ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.091     3.558    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.637 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/Q
                         net (fo=2, routed)           1.055     4.692    zcu104_base_i/ps_e/inst/saxigp5_wstrb[5]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[5])
                                                     -0.686     5.766    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.766    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[4]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.078ns (7.097%)  route 1.021ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.843ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.075     3.542    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.620 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/Q
                         net (fo=2, routed)           1.021     4.641    zcu104_base_i/ps_e/inst/saxigp5_wstrb[4]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[4])
                                                     -0.725     5.727    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.727    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[0]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.077ns (6.881%)  route 1.042ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.843ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.075     3.542    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.619 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/Q
                         net (fo=2, routed)           1.042     4.661    zcu104_base_i/ps_e/inst/saxigp5_wstrb[0]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[0])
                                                     -0.699     5.753    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[11]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.078ns (7.117%)  route 1.018ns (92.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.075ns (routing 0.843ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.075     3.542    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.620 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/Q
                         net (fo=2, routed)           1.018     4.638    zcu104_base_i/ps_e/inst/saxigp5_wstrb[11]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[11])
                                                     -0.700     5.752    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.752    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  1.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.164ns (routing 0.465ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.517ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.164     2.274    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X19Y247        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y247        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.313 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/Q
                         net (fo=4, routed)           0.046     2.359    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I
    SLICE_X19Y247        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.310     2.005    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X19Y247        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/C
                         clock pessimism              0.275     2.280    
    SLICE_X19Y247        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.327    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.154ns (routing 0.465ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.517ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.154     2.264    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X21Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y242        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.303 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/Q
                         net (fo=2, routed)           0.046     2.349    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[12]
    SLICE_X21Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.300     1.995    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X21Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
                         clock pessimism              0.275     2.270    
    SLICE_X21Y242        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.316    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.072ns (53.333%)  route 0.063ns (46.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      1.166ns (routing 0.465ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.517ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.166     2.276    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X20Y244        FDSE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y244        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.315 f  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv/Q
                         net (fo=9, routed)           0.057     2.372    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]
    SLICE_X21Y244        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.033     2.405 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.006     2.411    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block0
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.304     1.999    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/USE_RTL_ADDR.addr_q_reg[4]
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.321     2.320    
    SLICE_X21Y244        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.367    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.152ns (routing 0.465ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.517ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.152     2.262    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.301 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/Q
                         net (fo=2, routed)           0.057     2.358    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[11]
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.298     1.993    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y242        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
                         clock pessimism              0.275     2.268    
    SLICE_X23Y242        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.314    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.046ns (routing 0.465ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.517ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.046     2.156    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y224        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y224        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.195 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.058     2.253    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in3_in
    SLICE_X55Y224        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.177     1.872    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y224        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.290     2.162    
    SLICE_X55Y224        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.209    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.035ns (routing 0.465ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.517ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.035     2.145    zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/aclk
    SLICE_X48Y100        FDRE                                         r  zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.184 r  zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=3, routed)           0.029     2.213    zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg_0
    SLICE_X48Y100        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     2.228 r  zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i0/O
                         net (fo=1, routed)           0.015     2.243    zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i0__0
    SLICE_X48Y100        FDRE                                         r  zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.168     1.863    zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/aclk
    SLICE_X48Y100        FDRE                                         r  zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg/C
                         clock pessimism              0.288     2.151    
    SLICE_X48Y100        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.197    zcu104_base_i/axi_register_slice_0/inst/w.w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.123ns (55.656%)  route 0.098ns (44.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Net Delay (Source):      1.858ns (routing 0.766ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.843ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.021    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.858     3.903    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.961 f  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=10, routed)          0.076     4.037    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X20Y244        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.065     4.102 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_inv_i_1/O
                         net (fo=1, routed)           0.022     4.124    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0
    SLICE_X20Y244        FDSE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.114     3.581    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X20Y244        FDSE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv/C
                         clock pessimism              0.434     4.015    
    SLICE_X20Y244        FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.075    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.043ns (routing 0.465ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.517ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.043     2.153    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X55Y225        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y225        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.192 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, routed)           0.064     2.256    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d3
    SLICE_X55Y225        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.173     1.868    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X55Y225        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism              0.291     2.159    
    SLICE_X55Y225        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.205    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      1.159ns (routing 0.465ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.517ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.159     2.269    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X20Y247        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.308 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=7, routed)           0.027     2.335    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
    SLICE_X20Y247        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     2.368 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.006     2.374    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[2]_i_1__0_n_0
    SLICE_X20Y247        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.303     1.998    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X20Y247        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.277     2.275    
    SLICE_X20Y247        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.322    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.043ns (routing 0.465ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.517ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.043     2.153    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X55Y225        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y225        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.192 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.027     2.219    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/scndry_out
    SLICE_X55Y225        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.252 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.006     2.258    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X55Y225        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.173     1.868    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X55Y225        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.291     2.159    
    SLICE_X55Y225        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.206    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zcu104_base_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X1Y92   zcu104_base_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.333       2.262      MMCM_X1Y3      zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X54Y225  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X20Y244  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X20Y244  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out3_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.116ns (3.327%)  route 3.371ns (96.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.157ns = ( 16.490 - 13.333 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.155ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          2.135     5.131    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y155        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     5.168 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.236     6.404    zcu104_base_i/ps_e/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.115    16.490    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.562    15.928    
                         clock uncertainty           -0.071    15.857    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948    14.909    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.396ns (9.122%)  route 3.945ns (90.878%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 16.493 - 13.333 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.155ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          2.118     5.114    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y154        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163     5.277 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.517     6.794    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X50Y211        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     6.860 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.149     7.009    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X49Y211        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.097 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.161     7.258    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X49Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.118    16.493    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X49Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism             -0.562    15.931    
                         clock uncertainty           -0.071    15.860    
    SLICE_X49Y211        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    15.799    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         15.799    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  8.541    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 0.396ns (9.122%)  route 3.945ns (90.878%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 16.493 - 13.333 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.155ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          2.118     5.114    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y154        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163     5.277 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.517     6.794    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X50Y211        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     6.860 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.149     7.009    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X49Y211        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.097 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.161     7.258    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X49Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.118    16.493    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X49Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism             -0.562    15.931    
                         clock uncertainty           -0.071    15.860    
    SLICE_X49Y211        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    15.800    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.376ns (8.083%)  route 4.276ns (91.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 16.412 - 13.333 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.171ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.193     2.657    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X74Y155        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y155        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.735 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=39, routed)          2.238     4.973    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X40Y243        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     5.119 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=1, routed)           1.980     7.099    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X74Y155        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     7.251 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.058     7.309    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X74Y155        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.037    16.412    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X74Y155        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism             -0.448    15.964    
                         clock uncertainty           -0.071    15.893    
    SLICE_X74Y155        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    15.918    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         15.918    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.308ns (7.123%)  route 4.016ns (92.877%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 16.491 - 13.333 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.155ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          2.118     5.114    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y154        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163     5.277 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.517     6.794    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X50Y211        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     6.860 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.381     7.241    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X50Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.116    16.491    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X50Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.562    15.929    
                         clock uncertainty           -0.071    15.858    
    SLICE_X50Y211        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    15.883    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         15.883    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[15].cie_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.776ns (18.047%)  route 3.524ns (81.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 16.426 - 13.333 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[15])
                                                      0.631     3.357 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WDATA[15]
                         net (fo=9, routed)           3.452     6.809    zcu104_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[15]
    SLICE_X71Y140        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     6.954 r  zcu104_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CIE_GEN.CIE_BIT_GEN[15].cie[15]_i_1/O
                         net (fo=1, routed)           0.072     7.026    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[15].cie_reg[15]_0
    SLICE_X71Y140        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[15].cie_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.051    16.426    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X71Y140        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[15].cie_reg[15]/C
                         clock pessimism             -0.562    15.864    
                         clock uncertainty           -0.071    15.793    
    SLICE_X71Y140        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    15.818    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[15].cie_reg[15]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[14].sie_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.687ns (16.134%)  route 3.571ns (83.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 16.407 - 13.333 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[14])
                                                      0.636     3.362 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WDATA[14]
                         net (fo=9, routed)           3.520     6.882    zcu104_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[14]
    SLICE_X69Y138        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.933 r  zcu104_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[14].sie[14]_i_1/O
                         net (fo=1, routed)           0.051     6.984    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[14].sie_reg[14]_0
    SLICE_X69Y138        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[14].sie_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.032    16.407    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X69Y138        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[14].sie_reg[14]/C
                         clock pessimism             -0.562    15.845    
                         clock uncertainty           -0.071    15.774    
    SLICE_X69Y138        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    15.799    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[14].sie_reg[14]
  -------------------------------------------------------------------
                         required time                         15.799    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[15].ier_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.780ns (18.379%)  route 3.464ns (81.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 16.426 - 13.333 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[15])
                                                      0.631     3.357 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WDATA[15]
                         net (fo=9, routed)           3.405     6.762    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_wdata[15]
    SLICE_X71Y140        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     6.911 r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[15].ier[15]_i_1/O
                         net (fo=1, routed)           0.059     6.970    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[15].ier[15]_i_1_n_0
    SLICE_X71Y140        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[15].ier_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.051    16.426    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X71Y140        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[15].ier_reg[15]/C
                         clock pessimism             -0.562    15.864    
                         clock uncertainty           -0.071    15.793    
    SLICE_X71Y140        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    15.818    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[15].ier_reg[15]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[15].sie_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.719ns (17.018%)  route 3.506ns (82.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 16.426 - 13.333 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[15])
                                                      0.631     3.357 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WDATA[15]
                         net (fo=9, routed)           3.440     6.797    zcu104_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[15]
    SLICE_X71Y140        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.885 r  zcu104_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[15].sie[15]_i_1/O
                         net (fo=1, routed)           0.066     6.951    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[15].sie_reg[15]_0
    SLICE_X71Y140        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[15].sie_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.051    16.426    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X71Y140        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[15].sie_reg[15]/C
                         clock pessimism             -0.562    15.864    
                         clock uncertainty           -0.071    15.793    
    SLICE_X71Y140        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    15.818    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[15].sie_reg[15]
  -------------------------------------------------------------------
                         required time                         15.818    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[14].ier_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.687ns (16.459%)  route 3.487ns (83.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 16.404 - 13.333 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.155ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[14])
                                                      0.636     3.362 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WDATA[14]
                         net (fo=9, routed)           3.438     6.800    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_wdata[14]
    SLICE_X69Y139        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     6.851 r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[14].ier[14]_i_1/O
                         net (fo=1, routed)           0.049     6.900    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[14].ier[14]_i_1_n_0
    SLICE_X69Y139        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[14].ier_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.029    16.404    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X69Y139        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[14].ier_reg[14]/C
                         clock pessimism             -0.562    15.842    
                         clock uncertainty           -0.071    15.771    
    SLICE_X69Y139        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    15.796    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[14].ier_reg[14]
  -------------------------------------------------------------------
                         required time                         15.796    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  8.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (37.037%)  route 0.102ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Net Delay (Source):      1.124ns (routing 0.155ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.171ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.124     3.166    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X50Y210        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.226 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.102     3.328    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X50Y208        SRL16E                                       r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.313     2.777    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y208        SRL16E                                       r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism              0.504     3.281    
    SLICE_X50Y208        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     3.309    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.312ns (routing 0.155ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.171ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.312     3.354    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y246        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y246        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.413 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[66]/Q
                         net (fo=1, routed)           0.073     3.486    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[29]
    SLICE_X22Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.510     2.974    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X22Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism              0.430     3.404    
    SLICE_X22Y245        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.466    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.647%)  route 0.089ns (52.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      1.299ns (routing 0.155ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.171ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.299     3.341    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X25Y247        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y247        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.399 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.065     3.464    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X24Y246        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.487 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.024     3.511    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0_n_0
    SLICE_X24Y246        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.482     2.946    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X24Y246        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.484     3.430    
    SLICE_X24Y246        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.490    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.312ns (routing 0.155ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.171ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.312     3.354    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y246        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y246        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.414 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/Q
                         net (fo=1, routed)           0.077     3.491    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[37]
    SLICE_X22Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.510     2.974    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X22Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/C
                         clock pessimism              0.430     3.404    
    SLICE_X22Y245        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.464    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.319%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      1.284ns (routing 0.155ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.171ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.284     3.326    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y242        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y242        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.384 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.111     3.495    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X37Y242        SRL16E                                       r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.486     2.950    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X37Y242        SRL16E                                       r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism              0.484     3.434    
    SLICE_X37Y242        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.466    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      0.838ns (routing 0.096ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.108ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.838     1.946    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X22Y242        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.985 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.043     2.028    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X22Y242        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.947     1.639    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X22Y242        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism              0.313     1.952    
    SLICE_X22Y242        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.998    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Net Delay (Source):      0.728ns (routing 0.096ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.728     1.836    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y208        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.875 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[66]/Q
                         net (fo=1, routed)           0.023     1.898    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[66]
    SLICE_X48Y208        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.918 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[66]_i_1/O
                         net (fo=1, routed)           0.006     1.924    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[66]
    SLICE_X48Y208        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.824     1.516    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y208        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                         clock pessimism              0.328     1.844    
    SLICE_X48Y208        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.891    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      0.728ns (routing 0.096ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.108ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.728     1.836    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y209        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y209        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.875 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[68]/Q
                         net (fo=1, routed)           0.023     1.898    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[68]
    SLICE_X48Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.918 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[68]_i_1/O
                         net (fo=1, routed)           0.006     1.924    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[68]
    SLICE_X48Y209        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.823     1.515    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y209        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]/C
                         clock pessimism              0.329     1.844    
    SLICE_X48Y209        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.891    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.038ns (24.204%)  route 0.119ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      0.847ns (routing 0.096ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.108ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.847     1.955    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X19Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y245        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.993 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     2.112    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X23Y242        SRLC32E                                      r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.966     1.658    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X23Y242        SRLC32E                                      r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.357     2.015    
    SLICE_X23Y242        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.077    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.949%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      0.728ns (routing 0.096ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.108ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.728     1.836    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y210        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.875 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.025     1.900    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X50Y210        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.924 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[62]_i_1/O
                         net (fo=1, routed)           0.009     1.933    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[62]
    SLICE_X50Y210        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.830     1.522    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y210        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism              0.329     1.851    
    SLICE_X50Y210        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.898    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_zcu104_base_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         13.333      10.333     PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.333      12.043     BUFGCE_X1Y80   zcu104_base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         13.333      12.262     MMCM_X1Y3      zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y153  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y153  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y157  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y153  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y242  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y153  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y155  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y153  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out1_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.278ns (7.528%)  route 3.415ns (92.472%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 9.958 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.155ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          1.944     4.940    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X75Y151        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.098     5.038 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]_INST_0/O
                         net (fo=3, routed)           0.879     5.917    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X76Y188        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.967 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.546     6.513    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_1
    SLICE_X75Y190        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     6.564 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.046     6.610    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X75Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.251     9.958    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X75Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.345    
                         clock uncertainty           -0.191     9.154    
    SLICE_X75Y190        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.179    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.289ns (7.950%)  route 3.346ns (92.050%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 9.956 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.155ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          2.134     5.130    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y155        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.167 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=3, routed)           0.623     5.790    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X74Y190        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.913 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.540     6.453    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X75Y190        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     6.503 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.049     6.552    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X75Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.249     9.956    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X75Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.343    
                         clock uncertainty           -0.191     9.152    
    SLICE_X75Y190        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.177    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.280ns (8.023%)  route 3.210ns (91.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 9.950 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.155ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          1.945     4.941    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X75Y151        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     4.992 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=3, routed)           0.527     5.519    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X78Y144        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     5.619 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.688     6.307    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X77Y144        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.357 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.050     6.407    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X77Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.243     9.950    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X77Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.337    
                         clock uncertainty           -0.191     9.146    
    SLICE_X77Y144        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.171    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.983ns (26.821%)  route 2.682ns (73.179%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 9.950 - 6.667 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.155ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     3.392 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=8, routed)           1.606     4.998    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X75Y154        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     5.155 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.467     5.622    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X75Y146        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.658 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.560     6.218    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X77Y144        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.342 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.049     6.391    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X77Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.243     9.950    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X77Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.337    
                         clock uncertainty           -0.191     9.146    
    SLICE_X77Y144        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.171    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.380ns (11.008%)  route 3.072ns (88.992%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 9.952 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.155ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          1.944     4.940    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X75Y151        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.028 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]_INST_0/O
                         net (fo=3, routed)           0.578     5.606    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X75Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.730 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.502     6.232    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_1
    SLICE_X77Y144        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     6.321 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.048     6.369    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X77Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.245     9.952    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X77Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.339    
                         clock uncertainty           -0.191     9.148    
    SLICE_X77Y144        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.173    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.234ns (6.850%)  route 3.182ns (93.150%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 9.950 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.155ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          1.840     4.836    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y151        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     4.904 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[4]_INST_0/O
                         net (fo=3, routed)           0.447     5.351    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X74Y151        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     5.388 r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.847     6.235    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X75Y150        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     6.285 r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.048     6.333    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X75Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.243     9.950    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X75Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.337    
                         clock uncertainty           -0.191     9.146    
    SLICE_X75Y150        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.171    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.942ns (26.167%)  route 2.658ns (73.833%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns = ( 9.948 - 6.667 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.155ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     3.392 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=8, routed)           1.509     4.901    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X72Y152        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     5.050 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=3, routed)           0.491     5.541    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X70Y136        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.580 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.592     6.172    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X70Y136        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     6.260 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.066     6.326    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.241     9.948    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.335    
                         clock uncertainty           -0.191     9.144    
    SLICE_X70Y136        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     9.169    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.350ns (10.249%)  route 3.065ns (89.751%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 9.958 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.155ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          1.945     4.941    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X75Y151        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.073     5.014 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[2]_INST_0/O
                         net (fo=3, routed)           0.646     5.660    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X75Y189        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.710 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.423     6.133    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X75Y190        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.281 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.051     6.332    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X75Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.251     9.958    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X75Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.345    
                         clock uncertainty           -0.191     9.154    
    SLICE_X75Y190        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.179    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.255ns (7.824%)  route 3.004ns (92.176%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns = ( 9.948 - 6.667 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.453ns (routing 0.171ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.155ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.453     2.917    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X40Y243        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.996 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=38, routed)          1.840     4.836    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X74Y151        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.887 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[3]_INST_0/O
                         net (fo=3, routed)           0.487     5.374    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X73Y136        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     5.462 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.605     6.067    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X70Y136        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     6.104 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.072     6.176    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.241     9.948    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.335    
                         clock uncertainty           -0.191     9.144    
    SLICE_X70Y136        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.169    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.880ns (26.642%)  route 2.423ns (73.358%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.283ns = ( 9.950 - 6.667 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.155ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.262     2.726    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     3.392 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=8, routed)           1.637     5.029    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X75Y152        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.119 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=3, routed)           0.297     5.416    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X75Y151        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     5.451 r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.438     5.889    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X75Y150        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.978 r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.051     6.029    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X75Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.243     9.950    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X75Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.337    
                         clock uncertainty           -0.191     9.146    
    SLICE_X75Y150        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.171    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.041ns (7.193%)  route 0.529ns (92.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.651ns (routing 0.096ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.108ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.651     1.759    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X66Y131        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.800 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/Q
                         net (fo=1, routed)           0.529     2.329    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/D[0]
    SLICE_X66Y131        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.905     1.596    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/aclk
    SLICE_X66Y131        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.438     2.034    
                         clock uncertainty            0.191     2.225    
    SLICE_X66Y131        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.272    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.038ns (6.281%)  route 0.567ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.709ns (routing 0.096ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.108ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.709     1.817    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X94Y152        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.855 r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/Q
                         net (fo=1, routed)           0.567     2.422    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/D[20]
    SLICE_X101Y152       FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.989     1.680    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/aclk
    SLICE_X101Y152       FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[20]/C
                         clock pessimism              0.438     2.118    
                         clock uncertainty            0.191     2.309    
    SLICE_X101Y152       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.356    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.038ns (6.474%)  route 0.549ns (93.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.667ns (routing 0.096ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.108ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.667     1.775    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X81Y140        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y140        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.813 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=1, routed)           0.549     2.362    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[1]
    SLICE_X81Y139        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.926     1.617    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X81Y139        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[1]/C
                         clock pessimism              0.438     2.055    
                         clock uncertainty            0.191     2.246    
    SLICE_X81Y139        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.292    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.038ns (6.365%)  route 0.559ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.733ns (routing 0.096ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.108ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.733     1.841    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.879 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/Q
                         net (fo=1, routed)           0.559     2.438    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/D[2]
    SLICE_X53Y184        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.000     1.691    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/aclk
    SLICE_X53Y184        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.438     2.129    
                         clock uncertainty            0.191     2.320    
    SLICE_X53Y184        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.367    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.039ns (6.621%)  route 0.550ns (93.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.724ns (routing 0.096ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.108ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.724     1.832    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X61Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.871 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/Q
                         net (fo=1, routed)           0.550     2.421    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[4]
    SLICE_X61Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.984     1.675    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[4]/C
                         clock pessimism              0.438     2.113    
                         clock uncertainty            0.191     2.304    
    SLICE_X61Y128        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.350    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.039ns (6.331%)  route 0.577ns (93.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.708ns (routing 0.096ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.108ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.708     1.816    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X94Y152        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.855 r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/Q
                         net (fo=1, routed)           0.577     2.432    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/D[25]
    SLICE_X101Y152       FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.993     1.684    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/aclk
    SLICE_X101Y152       FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.438     2.122    
                         clock uncertainty            0.191     2.313    
    SLICE_X101Y152       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.360    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.039ns (6.478%)  route 0.563ns (93.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.723ns (routing 0.096ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.108ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.723     1.831    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X61Y131        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.870 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/Q
                         net (fo=1, routed)           0.563     2.433    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[26]
    SLICE_X61Y129        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.988     1.679    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X61Y129        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
                         clock pessimism              0.438     2.117    
                         clock uncertainty            0.191     2.308    
    SLICE_X61Y129        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.354    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.039ns (6.511%)  route 0.560ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.108ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.715     1.823    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.862 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.560     2.422    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/D[3]
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.976     1.667    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.438     2.105    
                         clock uncertainty            0.191     2.296    
    SLICE_X63Y128        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.343    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.040ns (6.623%)  route 0.564ns (93.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.664ns (routing 0.096ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.108ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.664     1.772    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X80Y139        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.812 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           0.564     2.376    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[4]
    SLICE_X80Y139        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.927     1.618    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X80Y139        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism              0.438     2.056    
                         clock uncertainty            0.191     2.247    
    SLICE_X80Y139        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.294    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.054ns (9.122%)  route 0.538ns (90.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.108ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.673     1.781    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/out
    SLICE_X77Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y187        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.821 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/Q
                         net (fo=5, routed)           0.520     2.341    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/slow_aclk_div2
    SLICE_X76Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     2.355 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1/O
                         net (fo=1, routed)           0.018     2.373    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1_n_0
    SLICE_X76Y189        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.925     1.616    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X76Y189        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.438     2.054    
                         clock uncertainty            0.191     2.245    
    SLICE_X76Y189        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.291    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out3_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    15.632    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    15.632    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    15.632    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    15.632    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    15.633    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    15.633    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.206ns  (logic 0.115ns (5.213%)  route 2.091ns (94.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 16.496 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.577    11.746    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.121    16.496    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X63Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism             -0.613    15.883    
                         clock uncertainty           -0.191    15.693    
    SLICE_X63Y128        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    15.633    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.979ns  (logic 0.176ns (8.893%)  route 1.803ns (91.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 16.410 - 13.333 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 9.608 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.480ns (routing 0.171ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.155ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.480     9.608    zcu104_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y209        FDRE                                         r  zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     9.687 r  zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica/Q
                         net (fo=176, routed)         1.461    11.148    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/interconnect_aresetn[0]_bufg_place_replica
    SLICE_X77Y145        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    11.245 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           0.342    11.587    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X75Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.035    16.410    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X75Y144        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.613    15.797    
                         clock uncertainty           -0.191    15.607    
    SLICE_X75Y144        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    15.632    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.957ns  (logic 0.179ns (9.147%)  route 1.778ns (90.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 16.409 - 13.333 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 9.608 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.480ns (routing 0.171ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.480     9.608    zcu104_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y209        FDRE                                         r  zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     9.687 r  zcu104_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica/Q
                         net (fo=176, routed)         1.723    11.410    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/interconnect_aresetn[0]_bufg_place_replica
    SLICE_X73Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    11.510 r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           0.055    11.565    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X73Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.034    16.409    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X73Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.613    15.796    
                         clock uncertainty           -0.191    15.606    
    SLICE_X73Y191        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    15.631    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.013ns  (logic 0.115ns (5.713%)  route 1.898ns (94.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.512 - 13.333 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 9.540 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.171ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.155ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.412     9.540    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X70Y136        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.618 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.514    10.132    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X70Y136        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.169 r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.384    11.553    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X61Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        1.137    16.512    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X61Y128        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                         clock pessimism             -0.613    15.899    
                         clock uncertainty           -0.191    15.709    
    SLICE_X61Y128        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    15.648    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  4.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.040ns (15.504%)  route 0.218ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.818ns (routing 0.096ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.818     1.925    zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X75Y214        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y214        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.965 r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.218     2.183    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[7]
    SLICE_X74Y193        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.768     1.460    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X74Y193        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism              0.438     1.898    
                         clock uncertainty            0.191     2.089    
    SLICE_X74Y193        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.135    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.039ns (14.286%)  route 0.234ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.806     1.913    zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X73Y210        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y210        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.952 r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.234     2.186    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[29]
    SLICE_X73Y189        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.768     1.460    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X73Y189        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.438     1.898    
                         clock uncertainty            0.191     2.089    
    SLICE_X73Y189        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.136    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.039ns (15.058%)  route 0.220ns (84.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.814ns (routing 0.096ns, distribution 0.718ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.814     1.921    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/aclk
    SLICE_X87Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y150        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.960 r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.220     2.180    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[22]
    SLICE_X71Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.761     1.453    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X71Y150        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism              0.438     1.891    
                         clock uncertainty            0.191     2.082    
    SLICE_X71Y150        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.128    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.552%)  route 0.229ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.814ns (routing 0.096ns, distribution 0.718ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.814     1.921    zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X72Y212        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y212        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.960 r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.229     2.189    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[30]
    SLICE_X71Y196        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.764     1.456    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X71Y196        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/C
                         clock pessimism              0.438     1.894    
                         clock uncertainty            0.191     2.085    
    SLICE_X71Y196        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.132    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.040ns (15.326%)  route 0.221ns (84.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.813ns (routing 0.096ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.813     1.920    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/aclk
    SLICE_X74Y147        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y147        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.960 r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.221     2.181    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[29]
    SLICE_X70Y147        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.756     1.448    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X70Y147        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.438     1.886    
                         clock uncertainty            0.191     2.077    
    SLICE_X70Y147        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.124    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.040ns (15.504%)  route 0.218ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.806     1.913    zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/aclk
    SLICE_X75Y149        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.953 r  zcu104_base_i/interconnect_axilite/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.218     2.171    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[27]
    SLICE_X68Y148        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.745     1.437    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X68Y148        FDRE                                         r  zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/C
                         clock pessimism              0.438     1.875    
                         clock uncertainty            0.191     2.066    
    SLICE_X68Y148        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.113    zcu104_base_i/interconnect_axilite/m04_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.039ns (14.552%)  route 0.229ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.813ns (routing 0.096ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.108ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.813     1.920    zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X72Y211        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.959 r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.229     2.188    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[13]
    SLICE_X72Y195        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.762     1.454    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X72Y195        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.438     1.892    
                         clock uncertainty            0.191     2.083    
    SLICE_X72Y195        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.129    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.041ns (14.591%)  route 0.240ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.810ns (routing 0.096ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.810     1.917    zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X71Y213        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y213        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.958 r  zcu104_base_i/interconnect_axilite/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.240     2.198    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[17]
    SLICE_X71Y188        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.771     1.463    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X71Y188        FDRE                                         r  zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism              0.438     1.901    
                         clock uncertainty            0.191     2.092    
    SLICE_X71Y188        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.139    zcu104_base_i/interconnect_axilite/m02_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.040ns (14.440%)  route 0.237ns (85.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.804ns (routing 0.096ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.804     1.911    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X73Y140        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.951 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.237     2.188    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[22]
    SLICE_X72Y142        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.761     1.453    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X72Y142        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                         clock pessimism              0.438     1.891    
                         clock uncertainty            0.191     2.082    
    SLICE_X72Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.128    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.039ns (14.829%)  route 0.224ns (85.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.801ns (routing 0.096ns, distribution 0.705ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.108ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.801     1.908    zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/aclk
    SLICE_X66Y130        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.947 r  zcu104_base_i/interconnect_axilite/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.224     2.171    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[2]
    SLICE_X66Y134        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1680, routed)        0.744     1.436    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X66Y134        FDRE                                         r  zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism              0.438     1.874    
                         clock uncertainty            0.191     2.065    
    SLICE_X66Y134        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.111    zcu104_base_i/interconnect_axilite/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out1_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.204ns (10.932%)  route 1.662ns (89.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns = ( 9.948 - 6.667 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.171ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.155ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.438     2.899    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y60         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.978 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.962     3.940    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X67Y60         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.065 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.700     4.765    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X66Y64         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.241     9.948    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X66Y64         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.484     9.464    
                         clock uncertainty           -0.064     9.399    
    SLICE_X66Y64         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.333    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.204ns (10.932%)  route 1.662ns (89.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns = ( 9.948 - 6.667 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.171ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.155ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.438     2.899    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y60         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.978 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.962     3.940    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X67Y60         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.065 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.700     4.765    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X66Y64         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.241     9.948    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X66Y64         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.484     9.464    
                         clock uncertainty           -0.064     9.399    
    SLICE_X66Y64         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.333    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.202ns (11.523%)  route 1.551ns (88.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 9.971 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.155ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.327     4.744    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     9.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.481     9.489    
                         clock uncertainty           -0.064     9.425    
    SLICE_X71Y79         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.359    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.202ns (11.523%)  route 1.551ns (88.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 9.971 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.155ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.327     4.744    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     9.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.481     9.489    
                         clock uncertainty           -0.064     9.425    
    SLICE_X71Y79         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     9.359    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.202ns (11.523%)  route 1.551ns (88.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 9.971 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.155ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.327     4.744    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     9.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.481     9.489    
                         clock uncertainty           -0.064     9.425    
    SLICE_X71Y79         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     9.359    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.202ns (11.523%)  route 1.551ns (88.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 9.971 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.155ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.327     4.744    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     9.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.481     9.489    
                         clock uncertainty           -0.064     9.425    
    SLICE_X71Y79         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     9.359    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.202ns (11.523%)  route 1.551ns (88.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 9.971 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.155ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.327     4.744    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.264     9.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.481     9.489    
                         clock uncertainty           -0.064     9.425    
    SLICE_X71Y79         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     9.359    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.202ns (11.543%)  route 1.548ns (88.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 9.970 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.155ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.324     4.741    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.263     9.970    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.481     9.488    
                         clock uncertainty           -0.064     9.424    
    SLICE_X71Y79         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.358    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.202ns (11.543%)  route 1.548ns (88.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 9.970 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.155ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.324     4.741    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.263     9.970    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.481     9.488    
                         clock uncertainty           -0.064     9.424    
    SLICE_X71Y79         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     9.358    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.202ns (11.543%)  route 1.548ns (88.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 9.970 - 6.667 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.171ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.155ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.530     2.991    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X64Y78         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.070 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.224     3.294    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X64Y78         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.417 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=30, routed)          1.324     4.741    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y79         FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.263     9.970    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X71Y79         FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.481     9.488    
                         clock uncertainty           -0.064     9.424    
    SLICE_X71Y79         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     9.358    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.358    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  4.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Net Delay (Source):      1.265ns (routing 0.155ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.171ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.265     3.305    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X88Y180        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y180        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.365 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135     3.500    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y179        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.448     2.909    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X88Y179        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.563     3.472    
    SLICE_X88Y179        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.032     3.440    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Net Delay (Source):      1.265ns (routing 0.155ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.171ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.265     3.305    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X88Y180        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y180        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.365 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135     3.500    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y179        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.448     2.909    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X88Y179        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.563     3.472    
    SLICE_X88Y179        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     3.440    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Net Delay (Source):      1.265ns (routing 0.155ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.171ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.265     3.305    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X88Y180        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y180        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.365 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.135     3.500    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X88Y179        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       1.448     2.909    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X88Y179        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.563     3.472    
    SLICE_X88Y179        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.032     3.440    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      0.789ns (routing 0.096ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.108ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.789     1.896    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X66Y59         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.936 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.120     2.056    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X66Y62         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.908     1.599    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X66Y62         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.388     1.987    
    SLICE_X66Y62         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.967    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Net Delay (Source):      0.789ns (routing 0.096ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.108ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.789     1.896    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X66Y59         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.936 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.120     2.056    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X66Y62         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.908     1.599    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X66Y62         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.388     1.987    
    SLICE_X66Y62         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.967    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s08_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      0.861ns (routing 0.096ns, distribution 0.765ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.108ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.861     1.968    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y86         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.007 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.096     2.103    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X52Y86         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.983     1.674    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X52Y86         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.349     2.023    
    SLICE_X52Y86         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.003    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      0.861ns (routing 0.096ns, distribution 0.765ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.108ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.861     1.968    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y86         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.007 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.096     2.103    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X52Y86         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.983     1.674    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X52Y86         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.349     2.023    
    SLICE_X52Y86         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.003    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      0.878ns (routing 0.096ns, distribution 0.782ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.108ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.878     1.985    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X101Y178       FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y178       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.025 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.093     2.118    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X100Y178       FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.990     1.681    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X100Y178       FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.349     2.030    
    SLICE_X100Y178       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.010    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      0.878ns (routing 0.096ns, distribution 0.782ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.108ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.878     1.985    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X101Y178       FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y178       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.025 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.093     2.118    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X100Y178       FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.990     1.681    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X100Y178       FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.349     2.030    
    SLICE_X100Y178       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.010    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s13_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      0.844ns (routing 0.096ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.108ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.844     1.951    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y82         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.991 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.072     2.063    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y82         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=93073, routed)       0.965     1.656    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X91Y82         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.311     1.967    
    SLICE_X91Y82         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.947    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.116    





