Classic Timing Analyzer report for cpuVERILOG
Tue Jun 25 14:41:58 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.563 ns    ; Opcode[1]  ; Tz[0]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.048 ns    ; Tx[1]~reg0 ; Tx[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.274 ns   ; Opcode[0]  ; Tz[1]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-----------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To         ; To Clock ;
+-------+--------------+------------+-----------+------------+----------+
; N/A   ; None         ; 3.563 ns   ; Opcode[1] ; Tx[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.563 ns   ; Opcode[1] ; Tx[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.563 ns   ; Opcode[1] ; Tz[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.563 ns   ; Opcode[1] ; Tz[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.549 ns   ; Opcode[2] ; Tx[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.549 ns   ; Opcode[2] ; Tx[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.549 ns   ; Opcode[2] ; Tz[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.549 ns   ; Opcode[2] ; Tz[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.389 ns   ; Opcode[0] ; Tx[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.389 ns   ; Opcode[0] ; Tx[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.389 ns   ; Opcode[0] ; Tz[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.389 ns   ; Opcode[0] ; Tz[0]~reg0 ; clk      ;
+-------+--------------+------------+-----------+------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 7.048 ns   ; Tx[1]~reg0 ; Tx[1] ; clk        ;
; N/A   ; None         ; 6.846 ns   ; Tx[1]~reg0 ; Ty[1] ; clk        ;
; N/A   ; None         ; 6.721 ns   ; Tz[1]~reg0 ; Tz[1] ; clk        ;
; N/A   ; None         ; 6.721 ns   ; Tz[1]~reg0 ; Ty[0] ; clk        ;
; N/A   ; None         ; 6.674 ns   ; Tz[0]~reg0 ; Tz[0] ; clk        ;
; N/A   ; None         ; 5.428 ns   ; Tx[0]~reg0 ; Tx[0] ; clk        ;
+-------+--------------+------------+------------+-------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-----------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To         ; To Clock ;
+---------------+-------------+-----------+-----------+------------+----------+
; N/A           ; None        ; -2.274 ns ; Opcode[0] ; Tz[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.348 ns ; Opcode[0] ; Tz[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.350 ns ; Opcode[2] ; Tx[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.360 ns ; Opcode[1] ; Tx[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.390 ns ; Opcode[1] ; Tz[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.394 ns ; Opcode[2] ; Tz[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.507 ns ; Opcode[2] ; Tz[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.507 ns ; Opcode[0] ; Tx[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.597 ns ; Opcode[2] ; Tx[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.607 ns ; Opcode[1] ; Tx[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.754 ns ; Opcode[0] ; Tx[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.324 ns ; Opcode[1] ; Tz[1]~reg0 ; clk      ;
+---------------+-------------+-----------+-----------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jun 25 14:41:58 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "Tx[0]~reg0" (data pin = "Opcode[1]", clock pin = "clk") is 3.563 ns
    Info: + Longest pin to register delay is 5.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 3; PIN Node = 'Opcode[1]'
        Info: 2: + IC(3.804 ns) + CELL(0.346 ns) = 5.007 ns; Loc. = LCCOMB_X26_Y23_N24; Fanout = 4; COMB Node = 'Tx[0]~0'
        Info: 3: + IC(0.212 ns) + CELL(0.746 ns) = 5.965 ns; Loc. = LCFF_X26_Y23_N17; Fanout = 1; REG Node = 'Tx[0]~reg0'
        Info: Total cell delay = 1.949 ns ( 32.67 % )
        Info: Total interconnect delay = 4.016 ns ( 67.33 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N17; Fanout = 1; REG Node = 'Tx[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
Info: tco from clock "clk" to destination pin "Tx[1]" through register "Tx[1]~reg0" is 7.048 ns
    Info: + Longest clock path from clock "clk" to source register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N19; Fanout = 2; REG Node = 'Tx[1]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y23_N19; Fanout = 2; REG Node = 'Tx[1]~reg0'
        Info: 2: + IC(2.510 ns) + CELL(1.952 ns) = 4.462 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'Tx[1]'
        Info: Total cell delay = 1.952 ns ( 43.75 % )
        Info: Total interconnect delay = 2.510 ns ( 56.25 % )
Info: th for register "Tz[1]~reg0" (data pin = "Opcode[0]", clock pin = "clk") is -2.274 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N21; Fanout = 2; REG Node = 'Tz[1]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.915 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 4; PIN Node = 'Opcode[0]'
        Info: 2: + IC(3.797 ns) + CELL(0.154 ns) = 4.760 ns; Loc. = LCCOMB_X26_Y23_N20; Fanout = 1; COMB Node = 'Mux4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.915 ns; Loc. = LCFF_X26_Y23_N21; Fanout = 2; REG Node = 'Tz[1]~reg0'
        Info: Total cell delay = 1.118 ns ( 22.75 % )
        Info: Total interconnect delay = 3.797 ns ( 77.25 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 288 megabytes
    Info: Processing ended: Tue Jun 25 14:41:59 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


