<?xml version="1.0" encoding="UTF-8"?><module id="LCDC" HW_revision="" XML_version="1" description="LCD Controller">
     <register id="REVID" acronym="REVID" offset="0x0000" width="32" description="LCD Revision Identification Register ">
<bitfield id="REV" width="32" begin="31" end="0" resetval="1276117248" description="Peripheral Identification Number" range="" rwaccess="R"/>
</register>
     <register id="LCD_CTRL" acronym="LCD_CTRL" offset="0x0004" width="32" description="LCD Control Register">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLKDIV" width="8" begin="15" end="8" resetval="0" description="Clock Divisor " range="" rwaccess="RW"/>
<bitfield id="Reserved" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MODESEL" width="1" begin="0" end="0" resetval="0" description="LCD Mode Select" range="" rwaccess="RW">
<bitenum id="LIDD" value="0" token="LIDD" description="LCD Controller in LIDD mode"/>
<bitenum id="RASTER" value="1" token="RASTER" description="LCD Controller in Raster mode"/>
</bitfield>
</register>
     <register id="LCD_STAT" acronym="LCD_STAT" offset="0x0008" width="32" description="LCD Status Register">
<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EOF1" width="1" begin="9" end="9" resetval="0" description="End of Frame 1 " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="No end of frame 1 detected"/>
<bitenum id="YES" value="1" token="YES" description="End of frame 1 detected"/>
</bitfield>
<bitfield id="EOF0" width="1" begin="8" end="8" resetval="0" description="End of Frame 0 " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="No end of frame 0 detected"/>
<bitenum id="YES" value="1" token="YES" description="End of frame 0 detected"/>
</bitfield>
<bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PL" width="1" begin="6" end="6" resetval="0" description="Loaded Palette                                                                                                                                                  " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="The palette is not loaded"/>
<bitenum id="YES" value="1" token="YES" description=" The palette is loaded     "/>
</bitfield>
<bitfield id="FUF" width="1" begin="5" end="5" resetval="0" description="FIFO Underflow Status " range="" rwaccess="RW">
<bitenum id="NO" value="0" token="NO" description="FIFO has not underrun"/>
<bitenum id="YES" value="1" token="YES" description="LCD dither logic not supplying data to FIFO at a sufficient rate, FIFO has completely emptied and data pin driver logic has attempted to take added data from FIFO"/>
</bitfield>
<bitfield id="Reserved" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ABC" width="1" begin="3" end="3" resetval="0" description="AC Bias Count Status " range="" rwaccess="RW">
<bitenum id="NOT_ZERO" value="0" token="NOT_ZERO" description="AC bias transition counter has not decremented to zero"/>
<bitenum id="ZERO" value="1" token="ZERO" description="AC bias transition counter has decremented to zero, indicating that the lcd_ac_o line has transitioned the number of times which is specified by the acbi control bit-field. Counter is reloaded with value in acbi but is disabled until the user clears ABC"/>
</bitfield>
<bitfield id="SYNC" width="1" begin="2" end="2" resetval="0" description="Sync Lost " range="" rwaccess="RW">
<bitenum id="NORMAL" value="0" token="NORMAL" description="normal"/>
<bitenum id="SYNC_LOST" value="1" token="SYNC_LOST" description="Frame Synchronization Lost has occurred"/>
</bitfield>
<bitfield id="Reserved" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DONE" width="1" begin="0" end="0" resetval="0" description="Raster or LIDD Frame Done (shared; depends on whether Raster or LIDD mode enabled) " range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="Raster or DMA-to-LIDD engine is enabled"/>
<bitenum id="DISABLE" value="1" token="DISABLE" description="Raster or DMA-to-LIDD engine is disabled and the active frame has just completed"/>
</bitfield>
</register>
     <register id="LIDD_CTRL" acronym="LIDD_CTRL" offset="0x000C" width="32" description="LCD LIDD Control Register ">
<bitfield id="Reserved" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DONE_INT_EN" width="1" begin="10" end="10" resetval="0" description="LIDD Frame Done Interrupt Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable LIDD Frame Done interrupt"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable LIDD Frame Done interrupt  (seen on LCD Status Reg bit 0)  "/>
</bitfield>
<bitfield id="DMA_CS0_CS1" width="1" begin="9" end="9" resetval="0" description="CS0 CS1 Select for LIDD DMA writes                                                           " range="" rwaccess="RW">
<bitenum id="WRITE_CS0" value="0" token="WRITE_CS0" description="DMA writes to LIDD CS0"/>
<bitenum id="WRITE_CS1" value="1" token="WRITE_CS1" description="DMA writes to LIDD CS1     "/>
</bitfield>
<bitfield id="LIDD_DMA_EN" width="1" begin="8" end="8" resetval="0" description="LIDD DMA Enable   " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Deactivate DMA control of LIDD interface; DMA control is released upon completion of transfer of the currentframe of data (LIDD Frame Done) after this bit is cleared.  The MPU has direct read/write access to the panel in this mode"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Activate DMA to drive LIDD interface to support streaming data to smart panels. The MPU cannot access the panel directly in this mode  "/>
</bitfield>
<bitfield id="CS1_E1_POL" width="1" begin="7" end="7" resetval="0" description="Chip Select 1/Enable 1 (Secondary) Polarity Control " range="" rwaccess="RW">
<bitenum id="INVERT_DISABLE" value="0" token="INVERT_DISABLE" description=" Do Not Invert Chip Select 1/Enable 1"/>
<bitenum id="INVERT_ENABLE" value="1" token="INVERT_ENABLE" description="Invert Chip Select 1/Enable 1 Chip Select 1 is active low by default; Enable 1 is active high by default"/>
</bitfield>
<bitfield id="CS0_E0_POL" width="1" begin="6" end="6" resetval="0" description="Chip Select 0/Enable 0 (Primary) Polarity Control " range="" rwaccess="RW">
<bitenum id="INVERT_DISABLE" value="0" token="INVERT_DISABLE" description="Do Not Invert Chip Select 0/Enable 0"/>
<bitenum id="INVERT_ENABLE" value="1" token="INVERT_ENABLE" description="Invert Chip Select 0/Enable 0 Chip Select 0 is active low by default; Enable 0 is active high by default"/>
</bitfield>
<bitfield id="WS_DIR_POL" width="1" begin="5" end="5" resetval="0" description="Write Strobe/Direction Polarity Control " range="" rwaccess="RW">
<bitenum id="INVERT_DISABLE" value="0" token="INVERT_DISABLE" description="Do Not Invert Write Strobe/Direction"/>
<bitenum id="INVERT_ENABLE" value="1" token="INVERT_ENABLE" description=" Invert Write Strobe/Direction Write Strobe/Direction is active low/write low by default"/>
</bitfield>
<bitfield id="RS_EN_POL" width="1" begin="4" end="4" resetval="0" description="Read Strobe/Enable Polarity Control " range="" rwaccess="RW">
<bitenum id="INVERT_DISABLE" value="0" token="INVERT_DISABLE" description="Do Not Invert Read Strobe/Enable"/>
<bitenum id="INVERT_ENABLE" value="1" token="INVERT_ENABLE" description="Invert Read Strobe/Enable Read Strobe is active low by default; Enable is active high by default"/>
</bitfield>
<bitfield id="ALEPOL" width="1" begin="3" end="3" resetval="0" description="Address Latch Enable (ALE) Polarity Control " range="" rwaccess="RW">
<bitenum id="INVERT_DISABLE" value="0" token="INVERT_DISABLE" description="Do Not Invert ALE"/>
<bitenum id="INVERT_ENABLE" value="1" token="INVERT_ENABLE" description="Invert ALE ALE is active low by default"/>
</bitfield>
<bitfield id="LIDD_MODE_SEL" width="3" begin="2" end="0" resetval="0" description="LIDD Mode Select.  Selects type of LCD display interface for the LIDD to drive LIDD Mode Select defines the function of LCD external pins as follows ------------------------------------------------------------------------------------ PIN             000b       001b       010b       011b      100b ------------------------------------------------------------------------------------ lcd_cp         En          En          Rs           Rs         N/A lcd_lp          Dir          Dir          Ws          Ws        Dir lcd_fp          Ale         Ale         Ale          Ale         Ale lcd_ac        Cs0        Cs0         Cs0         Cs0        E0 lcd_mclk     Mclk      Cs1         Mclk        Cs1        E1          " range="" rwaccess="RW">
<bitenum id="SYNC_MPU68" value="0" token="SYNC_MPU68" description="Sync MPU68"/>
<bitenum id="ASYNC_MPU68" value="1" token="ASYNC_MPU68" description="Async MPU68"/>
<bitenum id="SYNC_MPU80" value="2" token="SYNC_MPU80" description="Sync MPU80"/>
<bitenum id="ASYNC_MPU80" value="3" token="ASYNC_MPU80" description="Async MPU80"/>
<bitenum id="HITACHI" value="4" token="HITACHI" description="Hitachi (Async)"/>
</bitfield>
</register>
     <register id="LIDD_CS0_CONF" acronym="LIDD_CS0_CONF" offset="0x0010" width="32" description="LCD LIDD CS0 Configuration Register ">
<bitfield id="W_SU" width="5" begin="31" end="27" resetval="0" description="Write Strobe Set-Up cycles Field value defines number of memclk cycles after Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 0 have been set-up before the Write Strobe is asserted when performing a write access" range="" rwaccess="RW"/>
<bitfield id="W_STROBE" width="6" begin="26" end="21" resetval="1" description="Write Strobe Duration cycles Field value defines number of memclk cycles for which the Write Strobe is held active when performing a write access" range="" rwaccess="RW"/>
<bitfield id="W_HOLD" width="4" begin="20" end="17" resetval="1" description="Write Strobe Hold cycles Field value defines number of memclk cycles for which Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 0 are held after the Write Strobe is deasserted when performing a write access" range="" rwaccess="RW"/>
<bitfield id="R_SU" width="5" begin="16" end="12" resetval="0" description="Read Strobe Set-Up cycles Field value defines number of memclk cycles after Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 0 have been set-up before the Read Strobe is asserted when performing a read access" range="" rwaccess="RW"/>
<bitfield id="R_STROBE" width="6" begin="11" end="6" resetval="1" description="Read Strobe Duration cycles Field value defines number of memclk cycles for which the Read Strobe is held active when performing a read access" range="" rwaccess="RW"/>
<bitfield id="R_HOLD" width="4" begin="5" end="2" resetval="1" description="Read Strobe Hold cycles Field value defines number of memclk cycles for which Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 0 are held after the Read Strobe is deasserted when performing a read access" range="" rwaccess="RW"/>
<bitfield id="TA" width="2" begin="1" end="0" resetval="0" description="Field value defines number of memclk cycles between the end of one CS0 device access and the start of another CS0 device access unless the two accesses are both reads, in which case this delay is not incurred" range="" rwaccess="RW"/>
</register>
     <register id="LIDD_CS0_ADDR" acronym="LIDD_CS0_ADDR" offset="0x0014" width="32" description="LCD LIDD CS0 Address Read/Write Register ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ADR_INDX" width="16" begin="15" end="0" resetval="0" description="Peripheral Device Address/ Index value. On writes this field  is loaded into the CS0 peripheral device's address generator . On reads this field contains the CS0 peripheral device's status.                                                                         " range="" rwaccess="RW"/>
</register>
     <register id="LIDD_CS0_DATA" acronym="LIDD_CS0_DATA" offset="0x0018" width="32" description="LCD LIDD CS0 Data Read/Write Register ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Peripheral Device Data value. On writes this field is loaded into CS0 peripheral device. On reads this field contains the CS0 peripheral device's data .                                                                                                                                     " range="" rwaccess="RW"/>
</register>
     <register id="LIDD_CS1_CONF" acronym="LIDD_CS1_CONF" offset="0x001C" width="32" description="LCD LIDD CS1 Configuration Register ">
<bitfield id="W_SU" width="5" begin="31" end="27" resetval="0" description="Write Strobe Set-Up cycles Field value defines number of memclk cycles after Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 1 have been set-up before the Write Strobe is asserted when performing a write access" range="" rwaccess="RW"/>
<bitfield id="W_STROBE" width="6" begin="26" end="21" resetval="1" description="Write Strobe Duration cycles Field value defines number of memclk cycles for which the Write Strobe is held active when performing a write access" range="" rwaccess="RW"/>
<bitfield id="W_HOLD" width="4" begin="20" end="17" resetval="1" description="Write Strobe Hold cycles Field value defines number of memclk cycles for which Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 1 are held after the Write Strobe is deasserted when performing a write access" range="" rwaccess="RW"/>
<bitfield id="R_SU" width="5" begin="16" end="12" resetval="0" description="Read Strobe Set-Up cycles Field value defines number of memclk cycles after Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 1 have been set-up before the Read Strobe is asserted when performing a read access" range="" rwaccess="RW"/>
<bitfield id="R_STROBE" width="6" begin="11" end="6" resetval="1" description="Read Strobe Duration cycles Field value defines number of memclk cycles for which the Read Strobe is held active when performing a read access" range="" rwaccess="RW"/>
<bitfield id="R_HOLD" width="4" begin="5" end="2" resetval="1" description="Read Strobe Hold cycles Field value defines number of memclk cycles for which Data Bus/Pad Output Enable,  ALE,  Direction bit and Chip Select 1 are held after the Read Strobe is deasserted when performing a read access" range="" rwaccess="RW"/>
<bitfield id="TA" width="2" begin="1" end="0" resetval="0" description="Field value defines number of memclk cycles between the end of one CS1 device access and the start of another CS1 device access unless the two accesses are both reads, in which case this delay is not incurred" range="" rwaccess="RW"/>
</register>
     <register id="LIDD_CS1_ADDR" acronym="LIDD_CS1_ADDR" offset="0x0020" width="32" description="LCD LIDD CS1 Address Read/Write Register ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ADR_INDX" width="16" begin="15" end="0" resetval="0" description="Peripheral Device Address/Index value                                                         On writes this field  is loaded into the CS1 peripheral device's address generator . On reads this field contains the CS1 peripheral device's status.                  " range="" rwaccess="RW"/>
</register>
     <register id="LIDD_CS1_DATA" acronym="LIDD_CS1_DATA" offset="0x0024" width="32" description="LCD LIDD CS1 Data Read/Write Register ">
<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Peripheral Device Data value On writes this field is loaded into CS1 peripheral device. On reads this field contains the CS1 peripheral device's data .                                                       " range="" rwaccess="RW"/>
</register>
     <register id="RASTER_CTRL" acronym="RASTER_CTRL" offset="0x0028" width="32" description="LCD Raster Control Register ">
<bitfield id="Reserved" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STN_565" width="1" begin="24" end="24" resetval="0" description="12 BPP (5-6-5) mode " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" off "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="on (16 bit data in frame buffer, but only 12 bits are dithered and sent out)"/>
</bitfield>
<bitfield id="TFT_ALT_MAP" width="1" begin="23" end="23" resetval="0" description="TFT Alternate Signal Mapping " range="" rwaccess="RW">
<bitenum id="444_DATA" value="0" token="444_DATA" description=" output pixel data for 1, 2, 4, and 8 bpp modes will be right aligned on lcd_pins (11:0)"/>
<bitenum id="565_DATA" value="1" token="565_DATA" description="output pixel data for 1, 2, 4, and 8 bpp will be converted to 5,6,5 format and use pins (15:0) R3 R2 R1 R0 R3 G3 G2 G1 G0 G3 G2 B3 B2 B1 B0 B3"/>
</bitfield>
<bitfield id="NIB_MODE" width="1" begin="22" end="22" resetval="0" description="Nibble Mode " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Nibble mode is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Nibble mode is enabled"/>
</bitfield>
<bitfield id="PLM" width="2" begin="21" end="20" resetval="0" description="Palette Loading Mode " range="" rwaccess="RW">
<bitenum id="PALETTE_DATA" value="0" token="PALETTE_DATA" description="Palette and data loading ( reset value)"/>
<bitenum id="PALETTE" value="1" token="PALETTE" description="Palette loading"/>
<bitenum id="DATA" value="2" token="DATA" description="Data loading"/>
<bitenum id="DONOT_USE" value="2" token="DONOT_USE" description=""/>
</bitfield>
<bitfield id="FIFO_DMA_DELAY" width="8" begin="19" end="12" resetval="0" description="FIFO DMA Request Delay Encoded value (0-255) used to specify the number of memory controller clocks the input FIFO DMA request should be disabled. The clock count starts after 16 words read in the input FIFO. Programming reqdly=00h disables this function" range="" rwaccess="RW"/>
<bitfield id="Reserved" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MONO8B" width="1" begin="9" end="9" resetval="0" description="Mono 8-bit Mode " range="" rwaccess="RW">
<bitenum id="4DATA_PIN" value="0" token="4DATA_PIN" description=" LCD_P[3:0] is used to output four bits each LCD_PCLK."/>
<bitenum id="8DATA_PIN" value="1" token="8DATA_PIN" description=" LCD_P[7:0] is used to output eight bits each LCD_PCLK. This bit is ignored in all other modes."/>
</bitfield>
<bitfield id="RD_ORDER" width="1" begin="8" end="8" resetval="0" description="Raster Data Order Select " range="" rwaccess="RW">
<bitenum id="LSBTOMSB" value="0" token="LSBTOMSB" description=" Frame buffer data is ordered from least-to-most significant bit/nibble/byte/halfword"/>
<bitenum id="MSBTOLSB" value="1" token="MSBTOLSB" description=" Frame buffer data is ordered from most-to-least significant bit/nibble/byte/halfword"/>
</bitfield>
<bitfield id="TFT_STN" width="1" begin="7" end="7" resetval="0" description="LCD TFT " range="" rwaccess="RW">
<bitenum id="STN" value="0" token="STN" description=" Passive or STN display operation enabled, dither logic is enabled"/>
<bitenum id="TFT" value="1" token="TFT" description=" Active or TFT display operation enabled, external palette and DAC required, dither logic bypassed,  pin timing changes to support continuous pixel clock, output enable, vsync and hsync"/>
</bitfield>
<bitfield id="FUF_EN" width="1" begin="6" end="6" resetval="0" description="FIFO Underflow Interrupt Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable the FIFO Underflow interrupt."/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable the FIFO Underflow interrupt."/>
</bitfield>
<bitfield id="SL_EN" width="1" begin="5" end="5" resetval="0" description="Sync Lost Interrupt Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" Disable the Sync Lost interrupt."/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable the Sync Lost interrupt."/>
</bitfield>
<bitfield id="PL_EN" width="1" begin="4" end="4" resetval="0" description="Palette Loaded Interrupt Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable the Palette Loaded interrupt."/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable the Palette Loaded interrupt."/>
</bitfield>
<bitfield id="DONE_EN" width="1" begin="3" end="3" resetval="0" description="Frame Done Interrupt Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable the Frame Done interrupt."/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=" Enable the Frame Done interrupt."/>
</bitfield>
<bitfield id="AC_EN" width="1" begin="2" end="2" resetval="0" description="AC Bias Count Interrupt Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable the AC Bias Count interrupt."/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable AC Bias Count interrupt."/>
</bitfield>
<bitfield id="MONO_COLOR" width="1" begin="1" end="1" resetval="0" description="LCD Monochrome " range="" rwaccess="RW">
<bitenum id="COLOR" value="0" token="COLOR" description="Color operation enabled"/>
<bitenum id="MONOCHROME" value="1" token="MONOCHROME" description="Monochrome operation enabled"/>
</bitfield>
<bitfield id="RASTER_EN" width="1" begin="0" end="0" resetval="0" description="LCD Raster Controller Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=" Disable the LCD Raster controller."/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable the LCD Raster controller.le"/>
</bitfield>
</register>
     <register id="RASTER_TIMING_0" acronym="RASTER_TIMING_0" offset="0x002C" width="32" description="LCD Raster Timing 0 Register ">
<bitfield id="HBP" width="8" begin="31" end="24" resetval="0" description="Horizontal Back Porch                                                                                  Encoded value(from 1-256) is used to specify number of pixel clock periods to add to the beginning of a line transmission before the first set of pixels is output to the display ( program to value minus one). Note that pixel clock is held in its inactive state during the beginning of line wait period in passive display mode and is permitted to transition in active display mode." range="" rwaccess="RW"/>
<bitfield id="HFP" width="8" begin="23" end="16" resetval="0" description="Horizontal Front Porch Encoded value(from 1-256) is used to specify number of pixel clock periods to add to the end of a line transmission before the first set of pixels is output to the display ( program to value minus one). Note that pixel clock is held in its inactive state during the end  of line wait period in passive display mode and is permitted to transition in active display mode." range="" rwaccess="RW"/>
<bitfield id="HSW" width="6" begin="15" end="10" resetval="0" description="Horizontal Sync Pulse Width Encoded value(from 1-64) is used to specify number of pixel clock periods to pulse the line clock at the end of each line(program to value minus one). Note that pixel clcok is held in its inactive state during the generation of the line clock in passive display mode and is permitted to transition in active display mode." range="" rwaccess="RW"/>
<bitfield id="PPL" width="6" begin="9" end="4" resetval="0" description="Pixels-per-line This value specifies the number of  pixel transmissions per line. Number of Pixels Per Line = ((PPL + 1) * 16) Pixels Per Line Time = (((Pixel Clock) * (PPL + 1)) * 16) " range="" rwaccess="RW"/>
<bitfield id="Reserved" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="RASTER_TIMING_1" acronym="RASTER_TIMING_1" offset="0x0030" width="32" description="LCD Raster Timing 1 Register ">
<bitfield id="VBP" width="8" begin="31" end="24" resetval="0" description="Vertical Back Porch Value (from 0-255) is used to specify number of line clock periods to add to the beginning of a frame before the first set of pixels is output to the display . Note that the line clock transisitons during insertion of the extra line clcock periods." range="" rwaccess="RW"/>
<bitfield id="VFP" width="8" begin="23" end="16" resetval="0" description="Vertical Front Porch Value (from 0-255) is used to specify number of line clock periods to add to the end of each frame. Note that the line clock transisitons during insertion of the extra line clcock periods." range="" rwaccess="RW"/>
<bitfield id="VSW" width="6" begin="15" end="10" resetval="0" description="Vertical Sync Pulse Width In active mode (lcdtft = 1) , encoded value (from 1-64) used to specify numebr of line clock periods to pulse the lcd_fp pin at the end of each frame after the end of frame wait (vfp) period elapses. Frame clock used as VSYNC signal in active mode.                                                                                    In passive mode (lcdtft = 0) , encoded value (from 1-64) used to specify numebr of extra line clock periods to insert after the vertical front porch (vfp) period has elapsed . Note that the width of lcd_fp is not effected by vsw in passive mode, and that line clock transitions during the insertionof the extra line clock periods (program to value minus one)                                                                                        " range="" rwaccess="RW"/>
<bitfield id="LPP" width="10" begin="9" end="0" resetval="0" description="Pixels-per-line Encoded value(from 1-1024) used to specify number of lines per panel. It represents the total number of lines on the LCD (program to value minus one)" range="" rwaccess="RW"/>
</register>
     <register id="RASTER_TIMING_2" acronym="RASTER_TIMING_2" offset="0x0034" width="32" description="LCD Raster Timing 2 Register ">
<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0" description=" Reserved" range="" rwaccess="N"/>
<bitfield id="SYNC_CTRL" width="1" begin="25" end="25" resetval="0" description="Hsync/Vsync  Pixel Clock Control On/Off  Should be ON only when in TFT mode  " range="" rwaccess="RW">
<bitenum id="INACTIVE" value="0" token="INACTIVE" description="lcd_lp and lcd_fp are driven on opposite edges of pixel clock than the lcd_pixel_o"/>
<bitenum id="ACTIVE" value="1" token="ACTIVE" description="lcd_lp and lcd_fp are driven according to bit 24"/>
</bitfield>
<bitfield id="SYNC_EDGE" width="1" begin="24" end="24" resetval="0" description="Program Hsync/Vsync Rise or Fall " range="" rwaccess="RW">
<bitenum id="RISING" value="0" token="RISING" description="lcd_lp and lcd_fp are driven on rising edge of pixel clock. (bit 25 must be set to 1)"/>
<bitenum id="FALLING" value="1" token="FALLING" description=" lcd_lp and lcd_fp are driven on falling edge of pixel clock. (bit 25 must be set to 1)"/>
</bitfield>
<bitfield id="BIAS" width="1" begin="23" end="23" resetval="0" description="Invert Output Enable" range="" rwaccess="RW">
<bitenum id="ACTIVE_HIGH" value="0" token="ACTIVE_HIGH" description="lcd_ac pin is active high in active display mode"/>
<bitenum id="ACTIVE_LOW" value="1" token="ACTIVE_LOW" description="lcd_ac pin is active low in active display mode . In active display mode data driven out to the LCD's data lines on programmed pixel clcok edge when AC-bias is active. Note that IEO is ignored in passive diplay mode."/>
</bitfield>
<bitfield id="IPC" width="1" begin="22" end="22" resetval="0" description="Invert Pixel Clock " range="" rwaccess="RW">
<bitenum id="RISING" value="0" token="RISING" description="Data is driven on the LCD's data lines on the rising edge of lcd_lp."/>
<bitenum id="FALLING" value="1" token="FALLING" description="Data is driven on the LCD's data lines on the falling  edge of lcd_lp."/>
</bitfield>
<bitfield id="HIS" width="1" begin="21" end="21" resetval="0" description="Invert Hsync " range="" rwaccess="RW">
<bitenum id="ACTIVE_HIGH" value="0" token="ACTIVE_HIGH" description="lcd_lp pin is active high and inactive low"/>
<bitenum id="ACTIVE_LOW" value="1" token="ACTIVE_LOW" description="lcd_lp pin is active low and inactive high Active and passive mode: horizontal sync pulse/line clock active between lines, after end of line wait period"/>
</bitfield>
<bitfield id="IVS" width="1" begin="20" end="20" resetval="0" description="Invert Vsync " range="" rwaccess="RW">
<bitenum id="ACTIVE_HIGH" value="0" token="ACTIVE_HIGH" description="lcd_fp pin is active high and inactive low"/>
<bitenum id="ACTIVE_LOW" value="1" token="ACTIVE_LOW" description="lcd_fp pin is active low and inactive high Active mode: vertical sync pulse active between frames, after end of frame wait period Passive mode: frame clock active during first line of each frame"/>
</bitfield>
<bitfield id="ACB_I" width="4" begin="19" end="16" resetval="0" description="AC Bias Pin Transitions per Interrupt                                                              Value (from 0-255) used to specify the numebr of AC Bias pin transitions to count before setting the line count status (lcd) bit, signalling an interrupt request. Counter is frozen when lcs is set and is restarted when lcs is cleared by software. This function is disabled   when acbi = 0x0000                                                         " range="" rwaccess="RW"/>
<bitfield id="ACB" width="8" begin="15" end="8" resetval="0" description="AC Bias Pin Pin Frequency Value (from 0-255) used to specify the number of line clocks to count before transitioning the AC Bias pin. This pin is used to periodically invert the polarity of the power supply to prevent DC charge build-up within the display. acb: Number of line clocks/toggle of the lcd_ac pin" range="" rwaccess="RW"/>
<bitfield id="Reserved" width="8" begin="7" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="RASTER_SUBPANEL" acronym="RASTER_SUBPANEL" offset="0x0038" width="32" description="LCD Raster Sub-panel Display Register">
<bitfield id="SPEN" width="1" begin="31" end="31" resetval="0" description="Sub Panel Enable " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="function disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="sub-panel function mode enabled"/>
</bitfield>
<bitfield id="Reserved" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HOLS" width="1" begin="29" end="29" resetval="0" description="High or Low Signal                                                                                        This field indicates the position of sub-panel compared to LPPT value." range="" rwaccess="RW">
<bitenum id="LOW" value="0" token="LOW" description=""/>
<bitenum id="HIGH" value="1" token="HIGH" description=""/>
</bitfield>
<bitfield id="Reserved" width="3" begin="28" end="26" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="LPPT" width="10" begin="25" end="16" resetval="0" description="Line Per Panel threshold This field defines the number of lines to be refreshed (1-1024)" range="" rwaccess="RW"/>
<bitfield id="DPD" width="12" begin="15" end="4" resetval="0" description="Default Pixel Data  DPD defines the default value of the pixel data sent to the panel for the lines until LPPT is reached or after passing the LPPT" range="" rwaccess="RW"/>
<bitfield id="Reserved" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="LCDDMA_CTRL" acronym="LCDDMA_CTRL" offset="0x0040" width="32" description="LCD DMA Control Register">
<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BURST_SIZE" width="3" begin="6" end="4" resetval="0" description="Burst Size setting for DMA transfers (all DMA transfers are 32 bits wide)  " range="" rwaccess="RW">
<bitenum id="ONE" value="11" token="ONE" description="burst size of 1"/>
<bitenum id="TWO" value="27" token="TWO" description="burst size of 2"/>
<bitenum id="FOUR" value="267" token="FOUR" description="burst size of 4"/>
<bitenum id="EIGHT" value="283" token="EIGHT" description="burst size of 8"/>
<bitenum id="SIXTEEN" value="4107" token="SIXTEEN" description="burst size of 16 "/>
</bitfield>
<bitfield id="Reserved" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EOF_INTEN" width="1" begin="2" end="2" resetval="0" description="End of Frame interrupt enable     Setting this bit allows the End of Frame 0 or 1 Status bits in the LCD Status Register to trigger an interrupt " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="End of Frame 0/1Interrupt disabled       "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="End of Frame 0/1Interrupt enabled"/>
</bitfield>
<bitfield id="BIGENDIAN" width="1" begin="1" end="1" resetval="0" description="Big Endian enable       Use this bit when the processor is operating in Big Endian mode and writes to the frame buffer(s) are less than 32 bits wide; only in this scenario  we need to change the byte alignment for data coming into the FIFO from the frame buffer(s)                 " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Big Endian data reordering disabled     "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Big Endian data reordering enabled"/>
</bitfield>
<bitfield id="FRAME_MODE" width="1" begin="0" end="0" resetval="0" description="Frame Mode                                                                                        " range="" rwaccess="RW">
<bitenum id="ONE_FB" value="0" token="ONE_FB" description="one frame buffer (FB0 only) used"/>
<bitenum id="TWO_FB" value="1" token="TWO_FB" description="two frame buffers used; DMA ping-pongs between FB0 and FB1 in this mode"/>
</bitfield>
</register>
     <register id="LCDDMA_FB0_BASE" acronym="LCDDMA_FB0_BASE" offset="0x0044" width="32" description="LCD DMA Frame Buffer 0 Base Address Register ">
<bitfield id="FB0_BASE" width="32" begin="31" end="0" resetval="0" description="Frame Buffer 0 Base Address pointer. Note: 2 LSB bits are hardwired to 00b" range="" rwaccess="RW"/>
</register>
     <register id="LCDDMA_FB0_CEILING" acronym="LCDDMA_FB0_CEILING" offset="0x0048" width="32" description="LCD DMA Frame Buffer 0 Ceiling Address Register ">
<bitfield id="FB0_CEIL" width="32" begin="31" end="0" resetval="0" description="Frame Buffer 0 Ceiling Address pointer. Note: 2 LSB bits are hardwired to 00b" range="" rwaccess="RW"/>
</register>
     <register id="LCDDMA_FB1_BASE" acronym="LCDDMA_FB1_BASE" offset="0x004C" width="32" description="LCD DMA Frame Buffer 1 Base Address Register ">
<bitfield id="FB1_BASE" width="32" begin="31" end="0" resetval="0" description="Frame Buffer 1 Base Address pointer. Note: 2 LSB bits are hardwired to 00b" range="" rwaccess="RW"/>
</register>
     <register id="LCDDMA_FB1_CEILING" acronym="LCDDMA_FB1_CEILING" offset="0x0050" width="32" description="LCD DMA Frame Buffer 1 Ceiling Address Register ">
<bitfield id="FB1_CEIL" width="32" begin="31" end="0" resetval="0" description="Frame Buffer 1 Ceiling Address pointer. Note: 2 LSB bits are hardwired to 00b" range="" rwaccess="RW"/>
</register>
</module>
