{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359480677128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359480677128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 29 15:31:16 2013 " "Processing started: Tue Jan 29 15:31:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359480677128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359480677128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359480677128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359480677894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaphore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semaphore-behaviour " "Found design unit 1: semaphore-behaviour" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359480679128 ""} { "Info" "ISGN_ENTITY_NAME" "1 semaphore " "Found entity 1: semaphore" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359480679128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359480679128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/timer_ctl/timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/timer_ctl/timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359480679160 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359480679160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359480679160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_converter_60hz-behaviour_clk_converter " "Found design unit 1: clk_converter_60hz-behaviour_clk_converter" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359480679175 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_converter_60hz " "Found entity 1: clk_converter_60hz" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359480679175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359480679175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semaphore " "Elaborating entity \"semaphore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359480679316 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "start_tmp semaphore.vhd(57) " "VHDL Variable Declaration warning at semaphore.vhd(57): used initial value expression for variable \"start_tmp\" because variable was never assigned a value" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 57 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1359480679316 "|semaphore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ctl timer_ctl:timer_ctl_ports " "Elaborating entity \"timer_ctl\" for hierarchy \"timer_ctl:timer_ctl_ports\"" {  } { { "semaphore.vhd" "timer_ctl_ports" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359480679347 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_converter_reset timer_ctl.vhd(27) " "VHDL Signal Declaration warning at timer_ctl.vhd(27): used explicit default value for signal \"clk_converter_reset\" because signal was never assigned a value" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1359480679347 "|semaphore|timer_ctl:timer_ctl_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_converter_60hz timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports " "Elaborating entity \"clk_converter_60hz\" for hierarchy \"timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\"" {  } { { "../timer_ctl/timer_ctl.vhd" "clk_converter_ports" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359480679410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1359480682785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359480684003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359480684003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359480684144 "|semaphore|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359480684144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359480684144 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359480684144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1359480684144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359480684144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359480684222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 29 15:31:24 2013 " "Processing ended: Tue Jan 29 15:31:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359480684222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359480684222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359480684222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359480684222 ""}
