{
  "family": "tle984x",
  "architecture": "arm-cortex-m0",
  "vendor": "Infineon",
  "mcus": {
    "tle984x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40004000"
            },
            {
              "name": "ADC2",
              "base": "0x4801C000"
            }
          ],
          "registers": {
            "CAL_CH0_1": {
              "offset": "0x48",
              "size": 32,
              "description": "Calibration for channel 0 and 1 register"
            },
            "CAL_CH10_11": {
              "offset": "0x5C",
              "size": 32,
              "description": "Calibration for channel 10 and 11 register"
            },
            "CAL_CH2_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Calibration for channel 2 and 3 register"
            },
            "CAL_CH4_5": {
              "offset": "0x50",
              "size": 32,
              "description": "Calibration for channel 4 and 5 register"
            },
            "CAL_CH6_7": {
              "offset": "0x54",
              "size": 32,
              "description": "Calibration for channel 6 and 7 register"
            },
            "CAL_CH8_9": {
              "offset": "0x58",
              "size": 32,
              "description": "Calibration for channel 8 and 9 register"
            },
            "CHx_EIM": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel setting bits for exceptional interrupt measurement register"
            },
            "CHx_ESM": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel setting bits for exceptional sequence measurement register"
            },
            "CNT0_3_LOWER": {
              "offset": "0xD8",
              "size": 32,
              "description": "Lower counter trigger level channel 0-3 register"
            },
            "CNT0_3_UPPER": {
              "offset": "0xE8",
              "size": 32,
              "description": "Upper counter trigger level channel 0-3 register"
            },
            "CNT4_7_LOWER": {
              "offset": "0xDC",
              "size": 32,
              "description": "Lower counter trigger level channel 4-7 register"
            },
            "CNT4_7_UPPER": {
              "offset": "0xEC",
              "size": 32,
              "description": "Upper counter trigger level channel 4-7 register"
            },
            "CNT8_11_LOWER": {
              "offset": "0xE0",
              "size": 32,
              "description": "Lower counter trigger level channel 8-11 register"
            },
            "CNT8_11_UPPER": {
              "offset": "0xF0",
              "size": 32,
              "description": "Upper counter trigger level channel 8-11 register"
            },
            "CTRL_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC1 control and status register"
            },
            "CTRL2": {
              "offset": "0x14",
              "size": 32,
              "description": "Measurement unit 1 control 2 register"
            },
            "CTRL3": {
              "offset": "0x18",
              "size": 32,
              "description": "Measurement unit 1 control 3 register"
            },
            "CTRL4": {
              "offset": "0x38",
              "size": 32,
              "description": "Measurement unit 1 control 4 register"
            },
            "CTRL5": {
              "offset": "0x1C",
              "size": 32,
              "description": "Measurement unit 1 control 5 register"
            },
            "DCHCNT1_4_LOWER": {
              "offset": "0xE4",
              "size": 32,
              "description": "Lower counter trigger level differential channel 1-4 register"
            },
            "DCHCNT1_4_UPPER": {
              "offset": "0xF4",
              "size": 32,
              "description": "Upper counter trigger level differential channel 1-4 register"
            },
            "DCHTH1_4_LOWER": {
              "offset": "0xC4",
              "size": 32,
              "description": "Lower comparator trigger level differential channel 1-4 register"
            },
            "DCHTH1_4_UPPER": {
              "offset": "0xD4",
              "size": 32,
              "description": "Upper comparator trigger level differential channel 1-4 register"
            },
            "DIFFCH_OUT1": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC1 differential channel output 1 register"
            },
            "DIFFCH_OUT2": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC1 differential channel output 2 register"
            },
            "DIFFCH_OUT3": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADC1 differential channel output 3 register"
            },
            "DIFFCH_OUT4": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADC1 differential channel output 4 register"
            },
            "DUIN_SEL": {
              "offset": "0xFC",
              "size": 32,
              "description": "Measurement unit 1 - Differential unit input selection register"
            },
            "FILT_LO_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "Lower Threshold filter enable"
            },
            "FILT_OUT0": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC1 or filter output channel 0 register"
            },
            "FILT_OUT1": {
              "offset": "0x74",
              "size": 32,
              "description": "ADC1 or filter output channel 1 register"
            },
            "FILT_OUT10": {
              "offset": "0x98",
              "size": 32,
              "description": "ADC1 or filter output channel 10 register"
            },
            "FILT_OUT11": {
              "offset": "0x9C",
              "size": 32,
              "description": "ADC1 or filter output channel 11 register"
            },
            "FILT_OUT12": {
              "offset": "0x110",
              "size": 32,
              "description": "ADC1 or filter output channel 12 register"
            },
            "FILT_OUT2": {
              "offset": "0x78",
              "size": 32,
              "description": "ADC1 or filter output channel 2 register"
            },
            "FILT_OUT3": {
              "offset": "0x7C",
              "size": 32,
              "description": "ADC1 or filter output channel 3 register"
            },
            "FILT_OUT4": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC1 or filter output channel 4 register"
            },
            "FILT_OUT5": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC1 or filter output channel 5 register"
            },
            "FILT_OUT6": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC1 or filter output channel 6 register"
            },
            "FILT_OUT7": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC1 or filter output channel 7 register"
            },
            "FILT_OUT8": {
              "offset": "0x90",
              "size": 32,
              "description": "ADC1 or filter output channel 8 register"
            },
            "FILT_OUT9": {
              "offset": "0x94",
              "size": 32,
              "description": "ADC1 or filter output channel 9 register"
            },
            "FILT_OUTEIM": {
              "offset": "0x120",
              "size": 32,
              "description": "ADC1 or filter output of EIM register"
            },
            "FILT_UP_CTRL": {
              "offset": "0xB0",
              "size": 32,
              "description": "Upper threshold filter enable"
            },
            "FILTCOEFF0_11": {
              "offset": "0x60",
              "size": 32,
              "description": "Filter coefficients measurement unit channel 0-11 register"
            },
            "IRQCLR_1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC1 interrupt status clear 1 register"
            },
            "IRQCLR_2": {
              "offset": "0x108",
              "size": 32,
              "description": "ADC1 interrupt status clear 2 register"
            },
            "IRQEN_1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC1 interrupt enable 1 register"
            },
            "IRQEN_2": {
              "offset": "0x10C",
              "size": 32,
              "description": "ADC1 interrupt enable 2 register"
            },
            "IRQS_1": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC1 interrupt status 1 register"
            },
            "IRQS_2": {
              "offset": "0x100",
              "size": 32,
              "description": "ADC1 interrupt status 2 register"
            },
            "MAX_TIME": {
              "offset": "0x10",
              "size": 32,
              "description": "Maximum time for software mode register"
            },
            "MMODE0_11": {
              "offset": "0xF8",
              "size": 32,
              "description": "Overvoltage measurement mode of channel 0-11 register"
            },
            "SQ_FB": {
              "offset": "0x04",
              "size": 32,
              "description": "Sequencer feedback register"
            },
            "SQ0_1": {
              "offset": "0x20",
              "size": 32,
              "description": "Measurement unit 1 channel enable bits for cycle 0-1 register"
            },
            "SQ10_11": {
              "offset": "0x34",
              "size": 32,
              "description": "Measurement unit 1 channel enable bits for cycle 10-11 register"
            },
            "SQ2_3": {
              "offset": "0x24",
              "size": 32,
              "description": "Measurement unit 1 channel enable bits for cycle 2-3 register"
            },
            "SQ4_5": {
              "offset": "0x28",
              "size": 32,
              "description": "Measurement unit 1 channel enable bits for cycle 4-5 register"
            },
            "SQ6_7": {
              "offset": "0x2C",
              "size": 32,
              "description": "Measurement unit 1 channel enable bits for cycle 6-7 register"
            },
            "SQ8_9": {
              "offset": "0x30",
              "size": 32,
              "description": "Measurement unit 1 channel enable bits for cycle 8-9 register"
            },
            "STS_1": {
              "offset": "0x124",
              "size": 32,
              "description": "ADC1 status 1 register"
            },
            "STS_2": {
              "offset": "0x104",
              "size": 32,
              "description": "ADC1 status 2 register"
            },
            "STSCLR_1": {
              "offset": "0x128",
              "size": 32,
              "description": "ADC1 status clear 1 register"
            },
            "TH0_3_LOWER": {
              "offset": "0x40",
              "size": 32,
              "description": "Lower comparator trigger level channel 0-3"
            },
            "TH0_3_UPPER": {
              "offset": "0xC8",
              "size": 32,
              "description": "Upper comparator trigger level channel 0-3 register"
            },
            "TH4_7_LOWER": {
              "offset": "0x44",
              "size": 32,
              "description": "Lower comparator trigger level channel 4-7"
            },
            "TH4_7_UPPER": {
              "offset": "0xCC",
              "size": 32,
              "description": "Upper comparator trigger level channel 4-7 register"
            },
            "TH8_11_LOWER": {
              "offset": "0xC0",
              "size": 32,
              "description": "Lower comparator trigger level channel 8-11"
            },
            "TH8_11_UPPER": {
              "offset": "0xD0",
              "size": 32,
              "description": "Upper comparator trigger level channel 8-11 register"
            }
          },
          "bits": {
            "CAL_CH0_1": {
              "CALOFFS_CH0": {
                "bit": 0,
                "description": "Offset calibration for channel 0",
                "width": 5
              },
              "CALGAIN_CH0": {
                "bit": 8,
                "description": "Gain calibration for channel 0",
                "width": 8
              },
              "CALOFFS_CH1": {
                "bit": 16,
                "description": "Offset calibration for channel 1",
                "width": 5
              },
              "CALGAIN_CH1": {
                "bit": 24,
                "description": "Gain calibration for channel 1",
                "width": 8
              }
            },
            "CAL_CH10_11": {
              "CALOFFS_CH10": {
                "bit": 0,
                "description": "Offset calibration for channel 10",
                "width": 5
              },
              "CALGAIN_CH10": {
                "bit": 8,
                "description": "Gain calibration for channel 10",
                "width": 8
              },
              "CALOFFS_CH11": {
                "bit": 16,
                "description": "Offset calibration for channel 11",
                "width": 5
              },
              "CALGAIN_CH11": {
                "bit": 24,
                "description": "Gain calibration for channel 11",
                "width": 8
              }
            },
            "CAL_CH2_3": {
              "CALOFFS_CH2": {
                "bit": 0,
                "description": "Offset calibration for channel 2",
                "width": 5
              },
              "CALGAIN_CH2": {
                "bit": 8,
                "description": "Gain calibration for channel 2",
                "width": 8
              },
              "CALOFFS_CH3": {
                "bit": 16,
                "description": "Offset calibration for channel 3",
                "width": 5
              },
              "CALGAIN_CH3": {
                "bit": 24,
                "description": "Gain calibration for channel 3",
                "width": 8
              }
            },
            "CAL_CH4_5": {
              "CALOFFS_CH4": {
                "bit": 0,
                "description": "Offset calibration for channel 4",
                "width": 5
              },
              "CALGAIN_CH4": {
                "bit": 8,
                "description": "Gain calibration for channel 4",
                "width": 8
              },
              "CALOFFS_CH5": {
                "bit": 16,
                "description": "Offset calibration for channel 5",
                "width": 5
              },
              "CALGAIN_CH5": {
                "bit": 24,
                "description": "Gain calibration for channel 5",
                "width": 8
              }
            },
            "CAL_CH6_7": {
              "CALOFFS_CH6": {
                "bit": 0,
                "description": "Offset calibration for channel 6",
                "width": 5
              },
              "CALGAIN_CH6": {
                "bit": 8,
                "description": "Gain calibration for channel 6",
                "width": 8
              },
              "CALOFFS_CH7": {
                "bit": 16,
                "description": "Offset calibration for channel 7",
                "width": 5
              },
              "CALGAIN_CH7": {
                "bit": 24,
                "description": "Gain calibration for channel 7",
                "width": 8
              }
            },
            "CAL_CH8_9": {
              "CALOFFS_CH8": {
                "bit": 0,
                "description": "Offset calibration for channel 8",
                "width": 5
              },
              "CALGAIN_CH8": {
                "bit": 8,
                "description": "Gain calibration for channel 8",
                "width": 8
              },
              "CALOFFS_CH9": {
                "bit": 16,
                "description": "Offset calibration for channel 9",
                "width": 5
              },
              "CALGAIN_CH9": {
                "bit": 24,
                "description": "Gain calibration for channel 9",
                "width": 8
              }
            },
            "CHx_EIM": {
              "EIM_CHx": {
                "bit": 0,
                "description": "Channel set for exceptional interrupt measurement (EIM)",
                "width": 4
              },
              "EIM_REP": {
                "bit": 8,
                "description": "Repeat count for exceptional interrupt measurement (EIM)",
                "width": 3
              },
              "EIM_EN": {
                "bit": 11,
                "description": "Exceptional interrupt measurement (EIM) Trigger Event enable"
              },
              "ADC1_EIM_TRIG_SEL": {
                "bit": 16,
                "description": "Trigger selection for exceptional interrupt measurement (EIM)",
                "width": 3
              }
            },
            "CHx_ESM": {
              "ESM_0": {
                "bit": 0,
                "description": "Channel sequence for exceptional sequence measurement (ESM)",
                "width": 12
              },
              "ADC1_ESM_TRIG_SEL": {
                "bit": 16,
                "description": "Trigger selection for exceptional interrupt measurement (ESM)",
                "width": 3
              },
              "ESM_EN": {
                "bit": 30,
                "description": "Enable for Exceptional Sequence Measurement Trigger Event"
              },
              "ESM_STS": {
                "bit": 31,
                "description": "Exceptional sequence measurement is finished"
              }
            },
            "CNT0_3_LOWER": {
              "CNT_LO_CH0": {
                "bit": 0,
                "description": "Lower timer trigger threshold channel 0",
                "width": 3
              },
              "HYST_LO_CH0": {
                "bit": 3,
                "description": "Channel 0 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH1": {
                "bit": 8,
                "description": "Lower timer trigger threshold channel 1",
                "width": 3
              },
              "HYST_LO_CH1": {
                "bit": 11,
                "description": "Channel 1 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH2": {
                "bit": 16,
                "description": "Lower timer trigger threshold channel 2",
                "width": 3
              },
              "HYST_LO_CH2": {
                "bit": 19,
                "description": "Channel 2 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH3": {
                "bit": 24,
                "description": "Lower timer trigger threshold channel 3",
                "width": 3
              },
              "HYST_LO_CH3": {
                "bit": 27,
                "description": "Channel 3 lower hysteresis",
                "width": 2
              }
            },
            "CNT0_3_UPPER": {
              "CNT_UP_CH0": {
                "bit": 0,
                "description": "Upper timer trigger threshold channel 0",
                "width": 3
              },
              "HYST_UP_CH0": {
                "bit": 3,
                "description": "Channel 0 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH1": {
                "bit": 8,
                "description": "Upper timer trigger threshold channel 1",
                "width": 3
              },
              "HYST_UP_CH1": {
                "bit": 11,
                "description": "Channel 1 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH2": {
                "bit": 16,
                "description": "Upper timer trigger threshold channel 2",
                "width": 3
              },
              "HYST_UP_CH2": {
                "bit": 19,
                "description": "Channel 2 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH3": {
                "bit": 24,
                "description": "Upper timer trigger threshold channel 3",
                "width": 3
              },
              "HYST_UP_CH3": {
                "bit": 27,
                "description": "Channel 3 upper hysteresis",
                "width": 2
              }
            },
            "CNT4_7_LOWER": {
              "CNT_LO_CH4": {
                "bit": 0,
                "description": "Lower timer trigger threshold channel 4",
                "width": 3
              },
              "HYST_LO_CH4": {
                "bit": 3,
                "description": "Channel 4 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH5": {
                "bit": 8,
                "description": "Lower timer trigger threshold channel 5",
                "width": 3
              },
              "HYST_LO_CH5": {
                "bit": 11,
                "description": "Channel 5 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH6": {
                "bit": 16,
                "description": "Lower timer trigger threshold channel 6",
                "width": 3
              },
              "HYST_LO_CH6": {
                "bit": 19,
                "description": "Channel 6 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH7": {
                "bit": 24,
                "description": "Lower timer trigger threshold channel 7",
                "width": 3
              },
              "HYST_LO_CH7": {
                "bit": 27,
                "description": "Channel 7 lower hysteresis",
                "width": 2
              }
            },
            "CNT4_7_UPPER": {
              "CNT_UP_CH4": {
                "bit": 0,
                "description": "Upper timer trigger threshold channel 4",
                "width": 3
              },
              "HYST_UP_CH4": {
                "bit": 3,
                "description": "Channel 4 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH5": {
                "bit": 8,
                "description": "Upper timer trigger threshold channel 5",
                "width": 3
              },
              "HYST_UP_CH5": {
                "bit": 11,
                "description": "Channel 5 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH6": {
                "bit": 16,
                "description": "Upper timer trigger threshold channel 6",
                "width": 3
              },
              "HYST_UP_CH6": {
                "bit": 19,
                "description": "Channel 6 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH7": {
                "bit": 24,
                "description": "Upper timer trigger threshold channel 7",
                "width": 3
              },
              "HYST_UP_CH7": {
                "bit": 27,
                "description": "Channel 7 upper hysteresis",
                "width": 2
              }
            },
            "CNT8_11_LOWER": {
              "CNT_LO_CH8": {
                "bit": 0,
                "description": "Lower timer trigger threshold channel 8",
                "width": 3
              },
              "HYST_LO_CH8": {
                "bit": 3,
                "description": "Channel 8 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH9": {
                "bit": 8,
                "description": "Lower timer trigger threshold channel 9",
                "width": 3
              },
              "HYST_LO_CH9": {
                "bit": 11,
                "description": "Channel 9 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH10": {
                "bit": 16,
                "description": "Lower timer trigger threshold channel 10",
                "width": 3
              },
              "HYST_LO_CH10": {
                "bit": 19,
                "description": "Channel 10 lower hysteresis",
                "width": 2
              },
              "CNT_LO_CH11": {
                "bit": 24,
                "description": "Lower timer trigger threshold channel 11",
                "width": 3
              },
              "HYST_LO_CH11": {
                "bit": 27,
                "description": "Channel 11 lower hysteresis",
                "width": 2
              }
            },
            "CNT8_11_UPPER": {
              "CNT_UP_CH8": {
                "bit": 0,
                "description": "Upper timer trigger threshold channel 8",
                "width": 3
              },
              "HYST_UP_CH8": {
                "bit": 3,
                "description": "Channel 8 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH9": {
                "bit": 8,
                "description": "Upper timer trigger threshold channel 9",
                "width": 3
              },
              "HYST_UP_CH9": {
                "bit": 11,
                "description": "Channel 9 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH10": {
                "bit": 16,
                "description": "Upper timer trigger threshold channel 10",
                "width": 3
              },
              "HYST_UP_CH10": {
                "bit": 19,
                "description": "Channel 10 upper hysteresis",
                "width": 2
              },
              "CNT_UP_CH11": {
                "bit": 24,
                "description": "Upper timer trigger threshold channel 11",
                "width": 3
              },
              "HYST_UP_CH11": {
                "bit": 27,
                "description": "Channel 11 upper hysteresis",
                "width": 2
              }
            },
            "CTRL_STS": {
              "PD_N": {
                "bit": 0,
                "description": "ADC1 Power-down signal"
              },
              "SOS": {
                "bit": 2,
                "description": "ADC1 Start of sampling/conversion (software mode)"
              },
              "READY": {
                "bit": 4,
                "description": "HVADC ready bit"
              },
              "CAL_SIGN": {
                "bit": 5,
                "description": "Output of comparator to steer gain/offset calibration"
              },
              "EOC": {
                "bit": 7,
                "description": "ADC1 End of Conversion (software mode)"
              },
              "SW_CH_SEL": {
                "bit": 8,
                "description": "Channel for software mode",
                "width": 4
              },
              "STRTUP_DIS": {
                "bit": 18,
                "description": "DPP1 startup disable"
              }
            },
            "CTRL2": {
              "CAL_EN": {
                "bit": 0,
                "description": "Calibration enable for channels 0 to 11",
                "width": 12
              }
            },
            "CTRL3": {
              "MCM_PD_N": {
                "bit": 0,
                "description": "Power-down signal for MCM"
              },
              "SW_MODE": {
                "bit": 1,
                "description": "Software mode enable"
              },
              "EoC_FAIL_CLR": {
                "bit": 4,
                "description": "Fail of ADC end of conversion signal clear"
              },
              "EoC_FAIL": {
                "bit": 6,
                "description": "Fail of ADC end of conversion signal"
              },
              "MCM_RDY": {
                "bit": 7,
                "description": "Ready signal for MCM (Measurement core module) after power on or reset"
              },
              "SAMPLE_TIME_HVCH": {
                "bit": 8,
                "description": "Sample time of ADC1",
                "width": 4
              },
              "SAMPLE_TIME_LVCH": {
                "bit": 16,
                "description": "Sample time of ADC1",
                "width": 4
              }
            },
            "CTRL4": {
              "MAX_CALTIME": {
                "bit": 0,
                "description": "Maximum ADC calibration time",
                "width": 4
              }
            },
            "CTRL5": {
              "FILT_OUT_SEL_11_0": {
                "bit": 0,
                "description": "Output filter selection for channels 0 to 11",
                "width": 12
              }
            },
            "DCHCNT1_4_LOWER": {
              "CNT_LO_DCH1": {
                "bit": 0,
                "description": "Lower timer trigger threshold differential channel 1",
                "width": 3
              },
              "HYST_LO_DCH1": {
                "bit": 3,
                "description": "Differential Channel 1 lower hysteresis",
                "width": 2
              },
              "CNT_LO_DCH2": {
                "bit": 8,
                "description": "Lower timer trigger threshold differential channel 2",
                "width": 3
              },
              "HYST_LO_DCH2": {
                "bit": 11,
                "description": "Differential Channel 2 lower hysteresis",
                "width": 2
              },
              "CNT_LO_DCH3": {
                "bit": 16,
                "description": "Lower timer trigger threshold differential channel 3",
                "width": 3
              },
              "HYST_LO_DCH3": {
                "bit": 19,
                "description": "Differential Channel 3 lower hysteresis",
                "width": 2
              },
              "CNT_LO_DCH4": {
                "bit": 24,
                "description": "Lower timer trigger threshold differential channel 4",
                "width": 3
              },
              "HYST_LO_DCH4": {
                "bit": 27,
                "description": "Differential Channel 4 lower hysteresis",
                "width": 2
              }
            },
            "DCHCNT1_4_UPPER": {
              "CNT_UP_DCH1": {
                "bit": 0,
                "description": "Upper timer trigger threshold differential channel 1",
                "width": 3
              },
              "HYST_UP_DCH1": {
                "bit": 3,
                "description": "Differential channel 1 upper hysteresis",
                "width": 2
              },
              "CNT_UP_DCH2": {
                "bit": 8,
                "description": "Upper timer trigger threshold differential channel 2",
                "width": 3
              },
              "HYST_UP_DCH2": {
                "bit": 11,
                "description": "Differential channel 2 upper hysteresis",
                "width": 2
              },
              "CNT_UP_DCH3": {
                "bit": 16,
                "description": "Upper timer trigger threshold differential channel 3",
                "width": 3
              },
              "HYST_UP_DCH3": {
                "bit": 19,
                "description": "Differential channel 3 upper hysteresis",
                "width": 2
              },
              "CNT_UP_DCH4": {
                "bit": 24,
                "description": "Upper timer trigger threshold differential channel 4",
                "width": 3
              },
              "HYST_UP_DCH4": {
                "bit": 27,
                "description": "Differential channel 4 upper hysteresis",
                "width": 2
              }
            },
            "DCHTH1_4_LOWER": {
              "DCH1_LOW": {
                "bit": 0,
                "description": "Differential channel 1 lower trigger level",
                "width": 8
              },
              "DCH2_LOW": {
                "bit": 8,
                "description": "Differential channel 2 lower trigger level",
                "width": 8
              },
              "DCH3_LOW": {
                "bit": 16,
                "description": "Differential channel 3 lower trigger level",
                "width": 8
              },
              "DCH4_LOW": {
                "bit": 24,
                "description": "Differential channel 4 lower trigger level",
                "width": 8
              }
            },
            "DCHTH1_4_UPPER": {
              "DCH1_UP": {
                "bit": 0,
                "description": "Differential channel 1 upper trigger level",
                "width": 8
              },
              "DCH2_UP": {
                "bit": 8,
                "description": "Differential channel 2 upper trigger level",
                "width": 8
              },
              "DCH3_UP": {
                "bit": 16,
                "description": "Differential channel 3 upper trigger level",
                "width": 8
              },
              "DCH4_UP": {
                "bit": 24,
                "description": "Differential channel 4 upper trigger level",
                "width": 8
              }
            },
            "DIFFCH_OUT1": {
              "DCH1": {
                "bit": 0,
                "description": "ADC differential output value 1",
                "width": 12
              },
              "DWFR1": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "DVF1": {
                "bit": 17,
                "description": "Valid flag"
              },
              "DOF1": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "DIFFCH_OUT2": {
              "DCH2": {
                "bit": 0,
                "description": "ADC differential output value 2",
                "width": 12
              },
              "DWFR2": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "DVF2": {
                "bit": 17,
                "description": "Valid flag"
              },
              "DOF2": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "DIFFCH_OUT3": {
              "DCH3": {
                "bit": 0,
                "description": "ADC differential output value 3",
                "width": 12
              },
              "DWFR3": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "DVF3": {
                "bit": 17,
                "description": "Valid flag"
              },
              "DOF3": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "DIFFCH_OUT4": {
              "DCH4": {
                "bit": 0,
                "description": "ADC differential output value 4",
                "width": 12
              },
              "DWFR4": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "DVF4": {
                "bit": 17,
                "description": "Valid flag"
              },
              "DOF4": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "DUIN_SEL": {
              "DU1_EN": {
                "bit": 0,
                "description": "Differential unit 1 enable"
              },
              "DU1RES_NEG": {
                "bit": 4,
                "description": "Differential unit 1 result negative"
              },
              "DU2_EN": {
                "bit": 8,
                "description": "Differential unit 2 enable"
              },
              "DU2RES_NEG": {
                "bit": 12,
                "description": "Differential unit 2 result negative"
              },
              "DU3_EN": {
                "bit": 16,
                "description": "Differential unit 3 enable"
              },
              "DU3RES_NEG": {
                "bit": 20,
                "description": "Differential unit 3 result negative"
              },
              "DU4_EN": {
                "bit": 24,
                "description": "Differential unit 4 enable"
              },
              "DU4RES_NEG": {
                "bit": 28,
                "description": "Differential unit 4 result negative"
              }
            },
            "FILT_LO_CTRL": {
              "FL_CH0_EN": {
                "bit": 0,
                "description": "Lower threshold IIR filter enable channel 0"
              },
              "FL_CH1_EN": {
                "bit": 1,
                "description": "Lower threshold IIR filter enable channel 1"
              },
              "FL_CH2_EN": {
                "bit": 2,
                "description": "Lower threshold IIR filter enable channel 2"
              },
              "FL_CH3_EN": {
                "bit": 3,
                "description": "Lower threshold IIR filter enable channel 3"
              },
              "FL_CH4_EN": {
                "bit": 4,
                "description": "Lower threshold IIR filter enable channel 4"
              },
              "FL_CH5_EN": {
                "bit": 5,
                "description": "Lower threshold IIR filter enable channel 5"
              },
              "FL_CH6_EN": {
                "bit": 6,
                "description": "Lower threshold IIR filter enable channel 6"
              },
              "FL_CH7_EN": {
                "bit": 7,
                "description": "Lower threshold IIR filter enable channel 7"
              },
              "FL_CH8_EN": {
                "bit": 8,
                "description": "Lower threshold IIR filter enable channel 8"
              },
              "FL_CH9_EN": {
                "bit": 9,
                "description": "Lower threshold IIR filter enable channel 9"
              },
              "FL_CH10_EN": {
                "bit": 10,
                "description": "Lower threshold IIR filter enable channel 10"
              },
              "FL_CH11_EN": {
                "bit": 11,
                "description": "Lower threshold IIR filter enable channel 11"
              }
            },
            "FILT_OUT0": {
              "FILT_OUT_CH0": {
                "bit": 0,
                "description": "ADC or filter output value channel 0",
                "width": 12
              },
              "WFR0": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF0": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF0": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT1": {
              "FILT_OUT_CH1": {
                "bit": 0,
                "description": "ADC or filter output value channel 1",
                "width": 12
              },
              "WFR1": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF1": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF1": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT10": {
              "FILT_OUT_CH10": {
                "bit": 0,
                "description": "ADC or filter output value channel 10",
                "width": 12
              },
              "WFR10": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF10": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF10": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT11": {
              "FILT_OUT_CH11": {
                "bit": 0,
                "description": "ADC or filter output value channel 11",
                "width": 12
              },
              "WFR11": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF11": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF11": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT12": {
              "FILT_OUT_CH12": {
                "bit": 0,
                "description": "ADC or filter output value channel 12",
                "width": 12
              },
              "WFR12": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF12": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF12": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT2": {
              "FILT_OUT_CH2": {
                "bit": 0,
                "description": "ADC or filter output value channel 2",
                "width": 12
              },
              "WFR2": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF2": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF2": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT3": {
              "FILT_OUT_CH3": {
                "bit": 0,
                "description": "ADC or filter output value channel 3",
                "width": 12
              },
              "WFR3": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF3": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF3": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT4": {
              "FILT_OUT_CH4": {
                "bit": 0,
                "description": "ADC or filter output value channel 4",
                "width": 12
              },
              "WFR4": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF4": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF4": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT5": {
              "FILT_OUT_CH5": {
                "bit": 0,
                "description": "ADC or filter output value channel 5",
                "width": 12
              },
              "WFR5": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF5": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF5": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT6": {
              "FILT_OUT_CH6": {
                "bit": 0,
                "description": "ADC or filter output value channel 6",
                "width": 12
              },
              "WFR6": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF6": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF6": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT7": {
              "FILT_OUT_CH7": {
                "bit": 0,
                "description": "ADC or filter output value channel 7",
                "width": 12
              },
              "WFR7": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF7": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF7": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT8": {
              "FILT_OUT_CH8": {
                "bit": 0,
                "description": "ADC or filter output value channel 8",
                "width": 12
              },
              "WFR8": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF8": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF8": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUT9": {
              "FILT_OUT_CH9": {
                "bit": 0,
                "description": "ADC or filter output value channel 9",
                "width": 12
              },
              "WFR9": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF9": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF9": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_OUTEIM": {
              "FILT_OUT_EIM": {
                "bit": 0,
                "description": "ADC or filter output value for last EIM measurement",
                "width": 12
              },
              "WFR_EIM": {
                "bit": 16,
                "description": "Wait for read mode"
              },
              "VF_EIM": {
                "bit": 17,
                "description": "Valid flag"
              },
              "OF_EIM": {
                "bit": 18,
                "description": "Overrun flag"
              }
            },
            "FILT_UP_CTRL": {
              "FU_CH0_EN": {
                "bit": 0,
                "description": "Upper threshold IIR filter enable channel 0"
              },
              "FU_CH1_EN": {
                "bit": 1,
                "description": "Upper threshold IIR filter enable channel 1"
              },
              "FU_CH2_EN": {
                "bit": 2,
                "description": "Upper threshold IIR filter enable channel 2"
              },
              "FU_CH3_EN": {
                "bit": 3,
                "description": "Upper threshold IIR filter enable channel 3"
              },
              "FU_CH4_EN": {
                "bit": 4,
                "description": "Upper threshold IIR filter enable channel 4"
              },
              "FU_CH5_EN": {
                "bit": 5,
                "description": "Upper threshold IIR filter enable channel 5"
              },
              "FU_CH6_EN": {
                "bit": 6,
                "description": "Upper threshold IIR filter enable channel 6"
              },
              "FU_CH7_EN": {
                "bit": 7,
                "description": "Upper threshold IIR filter enable channel 7"
              },
              "FU_CH8_EN": {
                "bit": 8,
                "description": "Upper threshold IIR filter enable channel 8"
              },
              "FU_CH9_EN": {
                "bit": 9,
                "description": "Upper threshold IIR filter enable channel 9"
              },
              "FU_CH10_EN": {
                "bit": 10,
                "description": "Upper threshold IIR filter enable channel 10"
              },
              "FU_CH11_EN": {
                "bit": 11,
                "description": "Upper threshold IIR filter enable channel 11"
              }
            },
            "FILTCOEFF0_11": {
              "CH0": {
                "bit": 0,
                "description": "Filter coefficients ADC channel 0",
                "width": 2
              },
              "CH1": {
                "bit": 2,
                "description": "Filter coefficients ADC channel 1",
                "width": 2
              },
              "CH2": {
                "bit": 4,
                "description": "Filter coefficients ADC channel 2",
                "width": 2
              },
              "CH3": {
                "bit": 6,
                "description": "Filter coefficients ADC channel 3",
                "width": 2
              },
              "CH4": {
                "bit": 8,
                "description": "Filter coefficients ADC channel 4",
                "width": 2
              },
              "CH5": {
                "bit": 10,
                "description": "Filter coefficients ADC channel 5",
                "width": 2
              },
              "CH6": {
                "bit": 12,
                "description": "Filter Coefficients ADC channel 6",
                "width": 2
              },
              "CH7": {
                "bit": 14,
                "description": "Filter coefficients ADC channel 7",
                "width": 2
              },
              "CH8": {
                "bit": 16,
                "description": "Filter coefficients ADC channel 8",
                "width": 2
              },
              "CH9": {
                "bit": 18,
                "description": "Filter coefficients ADC channel 9",
                "width": 2
              },
              "CH10": {
                "bit": 20,
                "description": "Filter coefficients ADC channel 10",
                "width": 2
              },
              "CH11": {
                "bit": 22,
                "description": "Filter coefficients ADC channel 11",
                "width": 2
              }
            },
            "IRQCLR_1": {
              "VBATSEN_ISC": {
                "bit": 0,
                "description": "ADC1 VBAT_SENSE interrupt status clear"
              },
              "VS_ISC": {
                "bit": 1,
                "description": "ADC1 VS interrupt status clear"
              },
              "MON1_ISC": {
                "bit": 2,
                "description": "ADC1 MON 1 interrupt status clear"
              },
              "MON2_ISC": {
                "bit": 3,
                "description": "ADC1 MON 2 interrupt status clear"
              },
              "MON3_ISC": {
                "bit": 4,
                "description": "ADC1 MON 3 interrupt status clear"
              },
              "MON4_ISC": {
                "bit": 5,
                "description": "ADC1 MON 4 interrupt status clear"
              },
              "MON5_ISC": {
                "bit": 6,
                "description": "ADC1 MON 5 interrupt status clear"
              },
              "P2_1_ISC": {
                "bit": 7,
                "description": "ADC1 Port 2.1 interrupt status clear"
              },
              "P2_2_ISC": {
                "bit": 8,
                "description": "ADC1 Port 2.2 interrupt status clear"
              },
              "P2_3_ISC": {
                "bit": 9,
                "description": "ADC1 Port 2.3 interrupt status clear"
              },
              "P2_6_ISC": {
                "bit": 10,
                "description": "ADC1 Port 2.6 interrupt status clear"
              },
              "P2_7_ISC": {
                "bit": 11,
                "description": "ADC1 Port 2.7 interrupt status clear"
              },
              "P2_0_ISC": {
                "bit": 12,
                "description": "ADC1 Port 2.0 interrupt status clear"
              },
              "EIM_ISC": {
                "bit": 16,
                "description": "Exceptional interrupt measurement (EIM) status clear"
              },
              "ESM_ISC": {
                "bit": 17,
                "description": "Exceptional sequence measurement (ESM) status clear"
              },
              "DU1LO_ISC": {
                "bit": 24,
                "description": "Differential unit 1 lower interrupt status clear"
              },
              "DU1UP_ISC": {
                "bit": 25,
                "description": "Differential unit 1 lower interrupt status clear"
              },
              "DU2LO_ISC": {
                "bit": 26,
                "description": "Differential unit 2 lower interrupt status clear"
              },
              "DU2UP_ISC": {
                "bit": 27,
                "description": "Differential unit 2 lower interrupt status clear"
              },
              "DU3LO_ISC": {
                "bit": 28,
                "description": "Differential unit 3 lower interrupt status clear"
              },
              "DU3UP_ISC": {
                "bit": 29,
                "description": "Differential unit 3 lower interrupt status clear"
              },
              "DU4LO_ISC": {
                "bit": 30,
                "description": "Differential unit 4 lower interrupt status clear"
              },
              "DU4UP_ISC": {
                "bit": 31,
                "description": "Differential unit 4 lower interrupt status clear"
              }
            },
            "IRQCLR_2": {
              "VS_LO_ISC": {
                "bit": 1,
                "description": "ADC1 VS lower threshold interrupt status clear"
              },
              "MON1_LO_ISC": {
                "bit": 2,
                "description": "ADC1 MON 1 lower threshold interrupt status clear"
              },
              "MON2_LO_ISC": {
                "bit": 3,
                "description": "ADC1 MON 2 lower threshold interrupt status clear"
              },
              "MON3_LO_ISC": {
                "bit": 4,
                "description": "ADC1 MON 3 lower threshold interrupt status clear"
              },
              "MON4_LO_ISC": {
                "bit": 5,
                "description": "ADC1 MON 4 lower threshold interrupt status clear"
              },
              "MON5_LO_ISC": {
                "bit": 6,
                "description": "ADC1 MON 5 lower threshold interrupt status clear"
              },
              "P2_1_LO_ISC": {
                "bit": 7,
                "description": "ADC1 port 2.1 lower threshold interrupt status clear"
              },
              "P2_2_LO_ISC": {
                "bit": 8,
                "description": "ADC1 port 2.2 lower threshold interrupt status clear"
              },
              "P2_3_LO_ISC": {
                "bit": 9,
                "description": "ADC1 port 2.3 lower threshold interrupt status clear"
              },
              "P2_6_LO_ISC": {
                "bit": 10,
                "description": "ADC1 port 2.6 lower threshold interrupt status clear"
              },
              "P2_7_LO_ISC": {
                "bit": 11,
                "description": "ADC1 port 2.7 lower threshold interrupt status clear"
              },
              "VS_UP_ISC": {
                "bit": 17,
                "description": "ADC1 VS upper threshold interrupt status clear"
              },
              "MON1_UP_ISC": {
                "bit": 18,
                "description": "ADC1 MON 1 upper threshold interrupt status clear"
              },
              "MON2_UP_ISC": {
                "bit": 19,
                "description": "ADC1 MON 2 upper threshold interrupt status clear"
              },
              "MON3_UP_ISC": {
                "bit": 20,
                "description": "ADC1 MON 3 upper threshold interrupt status clear"
              },
              "MON4_UP_ISC": {
                "bit": 21,
                "description": "ADC1 MON 4 upper threshold interrupt status clear"
              },
              "MON5_UP_ISC": {
                "bit": 22,
                "description": "ADC1 MON 5 upper threshold interrupt status clear"
              },
              "P2_1_UP_ISC": {
                "bit": 23,
                "description": "ADC1 port 2.1 upper threshold interrupt status clear"
              },
              "P2_2_UP_ISC": {
                "bit": 24,
                "description": "ADC1 port 2.2 upper threshold interrupt status clear"
              },
              "P2_3_UP_ISC": {
                "bit": 25,
                "description": "ADC1 port 2.3 upper threshold interrupt status clear"
              },
              "P2_6_UP_ISC": {
                "bit": 26,
                "description": "ADC1 port 2.6 upper threshold interrupt status clear"
              },
              "P2_7_UP_ISC": {
                "bit": 27,
                "description": "ADC1 port 2.7 upper threshold interrupt status clear"
              }
            },
            "IRQEN_1": {
              "VBATSEN_IEN": {
                "bit": 0,
                "description": "ADC1 VBAT_SENSE interrupt enable"
              },
              "VS_IEN": {
                "bit": 1,
                "description": "ADC1 VS interrupt enable"
              },
              "MON1_IEN": {
                "bit": 2,
                "description": "ADC1 MON 1 interrupt enable"
              },
              "MON2_IEN": {
                "bit": 3,
                "description": "ADC1 MON 2 interrupt enable"
              },
              "MON3_IEN": {
                "bit": 4,
                "description": "ADC1 MON 3 interrupt enable"
              },
              "MON4_IEN": {
                "bit": 5,
                "description": "ADC1 MON 4 interrupt enable"
              },
              "MON5_IEN": {
                "bit": 6,
                "description": "ADC1 MON 5 interrupt enable"
              },
              "P2_1_IEN": {
                "bit": 7,
                "description": "ADC1 Port 2.1 interrupt enable"
              },
              "P2_2_IEN": {
                "bit": 8,
                "description": "ADC1 Port 2.2 interrupt enable"
              },
              "P2_3_IEN": {
                "bit": 9,
                "description": "ADC1 Port 2.3 interrupt enable"
              },
              "P2_6_IEN": {
                "bit": 10,
                "description": "ADC1 Port 2.6 interrupt enable"
              },
              "P2_7_IEN": {
                "bit": 11,
                "description": "ADC1 Port 2.7 interrupt enable"
              },
              "P2_0_IEN": {
                "bit": 12,
                "description": "ADC1 Port 2.0 interrupt enable"
              },
              "EIM_IEN": {
                "bit": 16,
                "description": "Exceptional interrupt measurement (EIM) interrupt enable"
              },
              "ESM_IEN": {
                "bit": 17,
                "description": "Exceptional sequence measurement (ESM) interrupt enable"
              },
              "DU1LO_IEN": {
                "bit": 24,
                "description": "Differential unit 1 lower interrupt enable"
              },
              "DU1UP_IEN": {
                "bit": 25,
                "description": "Differential unit 1 upper interrupt enable"
              },
              "DU2LO_IEN": {
                "bit": 26,
                "description": "Differential unit 2 lower interrupt enable"
              },
              "DU2UP_IEN": {
                "bit": 27,
                "description": "Differential unit 2 upper interrupt enable"
              },
              "DU3LO_IEN": {
                "bit": 28,
                "description": "Differential unit 3 lower interrupt enable"
              },
              "DU3UP_IEN": {
                "bit": 29,
                "description": "Differential unit 3 upper interrupt enable"
              },
              "DU4LO_IEN": {
                "bit": 30,
                "description": "Differential unit 4 lower interrupt enable"
              },
              "DU4UP_IEN": {
                "bit": 31,
                "description": "Differential unit 4 upper interrupt enable"
              }
            },
            "IRQEN_2": {
              "VS_LO_IEN": {
                "bit": 1,
                "description": "ADC1 VS lower threshold interrupt enable"
              },
              "MON1_LO_IEN": {
                "bit": 2,
                "description": "ADC1 MON 1 lower threshold interrupt enable"
              },
              "MON2_LO_IEN": {
                "bit": 3,
                "description": "ADC1 MON 2 lower threshold interrupt enable"
              },
              "MON3_LO_IEN": {
                "bit": 4,
                "description": "ADC1 MON 3 lower threshold interrupt enable"
              },
              "MON4_LO_IEN": {
                "bit": 5,
                "description": "ADC1 MON 4 lower threshold interrupt enable"
              },
              "MON5_LO_IEN": {
                "bit": 6,
                "description": "ADC1 MON 5 lower threshold interrupt enable"
              },
              "P2_1_LO_IEN": {
                "bit": 7,
                "description": "ADC1 port 2.1 lower threshold interrupt enable"
              },
              "P2_2_LO_IEN": {
                "bit": 8,
                "description": "ADC1 port 2.2 lower threshold interrupt enable"
              },
              "P2_3_LO_IEN": {
                "bit": 9,
                "description": "ADC1 port 2.3 lower threshold interrupt enable"
              },
              "P2_6_LO_IEN": {
                "bit": 10,
                "description": "ADC1 port 2.6 lower threshold interrupt enable"
              },
              "P2_7_LO_IEN": {
                "bit": 11,
                "description": "ADC1 port 2.7 lower threshold interrupt enable"
              },
              "VS_UP_IEN": {
                "bit": 17,
                "description": "ADC1 VS upper threshold interrupt enable"
              },
              "MON1_UP_IEN": {
                "bit": 18,
                "description": "ADC1 MON 1 upper threshold interrupt enable"
              },
              "MON2_UP_IEN": {
                "bit": 19,
                "description": "ADC1 MON 2 upper threshold interrupt enable"
              },
              "MON3_UP_IEN": {
                "bit": 20,
                "description": "ADC1 MON 3 upper threshold interrupt enable"
              },
              "MON4_UP_IEN": {
                "bit": 21,
                "description": "ADC1 MON 4 upper threshold interrupt enable"
              },
              "MON5_UP_IEN": {
                "bit": 22,
                "description": "ADC1 MON 5 upper threshold interrupt enable"
              },
              "P2_1_UP_IEN": {
                "bit": 23,
                "description": "ADC1 port 2.1 upper threshold interrupt enable"
              },
              "P2_2_UP_IEN": {
                "bit": 24,
                "description": "ADC1 port 2.2 upper threshold interrupt enable"
              },
              "P2_3_UP_IEN": {
                "bit": 25,
                "description": "ADC1 port 2.3 upper threshold interrupt enable"
              },
              "P2_6_UP_IEN": {
                "bit": 26,
                "description": "ADC1 port 2.6 upper threshold interrupt enable"
              },
              "P2_7_UP_IEN": {
                "bit": 27,
                "description": "ADC1 port 2.7 upper threshold interrupt enable"
              }
            },
            "IRQS_1": {
              "VBATSEN_IS": {
                "bit": 0,
                "description": "ADC1 channel 1 interrupt status"
              },
              "VS_IS": {
                "bit": 1,
                "description": "ADC1 channel 0 interrupt status"
              },
              "MON1_IS": {
                "bit": 2,
                "description": "ADC1 channel 2 interrupt status"
              },
              "MON2_IS": {
                "bit": 3,
                "description": "ADC1 channel 3 interrupt status"
              },
              "MON3_IS": {
                "bit": 4,
                "description": "ADC1 channel 4 interrupt status"
              },
              "MON4_IS": {
                "bit": 5,
                "description": "ADC1 channel 5 interrupt status"
              },
              "MON5_IS": {
                "bit": 6,
                "description": "ADC1 channel 6 interrupt status"
              },
              "P2_1_IS": {
                "bit": 7,
                "description": "ADC1 channel 7 interrupt status"
              },
              "P2_2_IS": {
                "bit": 8,
                "description": "ADC1 channel 8 interrupt status"
              },
              "P2_3_IS": {
                "bit": 9,
                "description": "ADC1 channel 9 interrupt status"
              },
              "P2_6_IS": {
                "bit": 10,
                "description": "ADC1 channel 10 interrupt status"
              },
              "P2_7_IS": {
                "bit": 11,
                "description": "ADC1 channel 11 interrupt status"
              },
              "P2_0_IS": {
                "bit": 12,
                "description": "ADC1 channel 12 interrupt status"
              },
              "EIM_IS": {
                "bit": 16,
                "description": "Exceptional interrupt measurement (EIM) status"
              },
              "ESM_IS": {
                "bit": 17,
                "description": "Exceptional sequence measurement (ESM) status"
              },
              "DU1LO_IS": {
                "bit": 24,
                "description": "ADC1 Differential Unit 1 (DU1) lower channel interrupt status"
              },
              "DU1UP_IS": {
                "bit": 25,
                "description": "ADC1 differential unit 1 (DU1) upper channel interrupt status"
              },
              "DU2LO_IS": {
                "bit": 26,
                "description": "ADC1 differential unit 2 (DU2) lower channel interrupt status"
              },
              "DU2UP_IS": {
                "bit": 27,
                "description": "ADC1 differential unit 2 (DU2) upper channel interrupt status"
              },
              "DU3LO_IS": {
                "bit": 28,
                "description": "ADC1 differential unit 3 (DU3) lower Channel interrupt status"
              },
              "DU3UP_IS": {
                "bit": 29,
                "description": "ADC1 differential unit 3 (DU3) upper channel interrupt status"
              },
              "DU4LO_IS": {
                "bit": 30,
                "description": "ADC1 differential unit 4 (DU4) lower channel interrupt status"
              },
              "DU4UP_IS": {
                "bit": 31,
                "description": "ADC1 differential unit 4 (DU4) upper channel interrupt dtatus"
              }
            },
            "IRQS_2": {
              "VS_LO_IS": {
                "bit": 1,
                "description": "ADC1 VS lower threshold interrupt status"
              },
              "MON1_LO_IS": {
                "bit": 2,
                "description": "ADC1 MON 1 lower threshold interrupt status"
              },
              "MON2_LO_IS": {
                "bit": 3,
                "description": "ADC1 MON 2 lower threshold interrupt status"
              },
              "MON3_LO_IS": {
                "bit": 4,
                "description": "ADC1 MON 3 lower threshold interrupt status"
              },
              "MON4_LO_IS": {
                "bit": 5,
                "description": "ADC1 MON 4 lower threshold interrupt status"
              },
              "MON5_LO_IS": {
                "bit": 6,
                "description": "ADC1 MON 5 lower threshold interrupt status"
              },
              "P2_1_LO_IS": {
                "bit": 7,
                "description": "ADC1 port 2.1 lower threshold interrupt status"
              },
              "P2_2_LO_IS": {
                "bit": 8,
                "description": "ADC1 port 2.2 lower threshold interrupt status"
              },
              "P2_3_LO_IS": {
                "bit": 9,
                "description": "ADC1 port 2.3 lower threshold interrupt status"
              },
              "P2_6_LO_IS": {
                "bit": 10,
                "description": "ADC1 port 2.6 lower threshold interrupt status"
              },
              "P2_7_LO_IS": {
                "bit": 11,
                "description": "ADC1 port 2.7 lower threshold interrupt status"
              },
              "VS_UP_IS": {
                "bit": 17,
                "description": "ADC1 VS upper threshold interrupt status"
              },
              "MON1_UP_IS": {
                "bit": 18,
                "description": "ADC1 MON 1 upper threshold interrupt status"
              },
              "MON2_UP_IS": {
                "bit": 19,
                "description": "ADC1 MON 2 upper threshold interrupt status"
              },
              "MON3_UP_IS": {
                "bit": 20,
                "description": "ADC1 MON 3 upper threshold interrupt status"
              },
              "MON4_UP_IS": {
                "bit": 21,
                "description": "ADC1 MON 4 upper threshold interrupt status"
              },
              "MON5_UP_IS": {
                "bit": 22,
                "description": "ADC1 MON 5 upper threshold interrupt status"
              },
              "P2_1_UP_IS": {
                "bit": 23,
                "description": "ADC1 port 2.1 upper threshold interrupt status"
              },
              "P2_2_UP_IS": {
                "bit": 24,
                "description": "ADC1 port 2.2 upper threshold interrupt status"
              },
              "P2_3_UP_IS": {
                "bit": 25,
                "description": "ADC1 port 2.3 upper threshold interrupt status"
              },
              "P2_6_UP_IS": {
                "bit": 26,
                "description": "ADC1 port 2.6 upper threshold interrupt status"
              },
              "P2_7_UP_IS": {
                "bit": 27,
                "description": "ADC1 port 2.7 upper threshold interrupt status"
              }
            },
            "MAX_TIME": {
              "MAX_TIME": {
                "bit": 0,
                "description": "Maximum Time in software mode",
                "width": 8
              }
            },
            "MMODE0_11": {
              "MMODE_0": {
                "bit": 0,
                "description": "Measurement mode channel 0",
                "width": 2
              },
              "MMODE_1": {
                "bit": 2,
                "description": "Measurement mode channel 1",
                "width": 2
              },
              "MMODE_2": {
                "bit": 4,
                "description": "Measurement mode channel 2",
                "width": 2
              },
              "MMODE_3": {
                "bit": 6,
                "description": "Measurement mode channel 3",
                "width": 2
              },
              "MMODE_4": {
                "bit": 8,
                "description": "Measurement mode channel 4",
                "width": 2
              },
              "MMODE_5": {
                "bit": 10,
                "description": "Measurement mode channel 5",
                "width": 2
              },
              "MMODE_6": {
                "bit": 12,
                "description": "Measurement mode channel 6",
                "width": 2
              },
              "MMODE_7": {
                "bit": 14,
                "description": "Measurement mode channel 7",
                "width": 2
              },
              "MMODE_8": {
                "bit": 16,
                "description": "Measurement mode channel 8",
                "width": 2
              },
              "MMODE_9": {
                "bit": 18,
                "description": "Measurement mode channel 9",
                "width": 2
              },
              "MMODE_10": {
                "bit": 20,
                "description": "Measurement mode channel 10",
                "width": 2
              },
              "MMODE_11": {
                "bit": 22,
                "description": "Measurement mode channel 11",
                "width": 2
              },
              "MMODE_D1": {
                "bit": 24,
                "description": "Measurement mode differential channel 1",
                "width": 2
              },
              "MMODE_D2": {
                "bit": 26,
                "description": "Measurement mode differential channel 2",
                "width": 2
              },
              "MMODE_D3": {
                "bit": 28,
                "description": "Measurement mode differential channel 3",
                "width": 2
              },
              "MMODE_D4": {
                "bit": 30,
                "description": "Measurement mode differential channel 4",
                "width": 2
              }
            },
            "SQ_FB": {
              "SQ_FB": {
                "bit": 0,
                "description": "Current sequence that caused software mode",
                "width": 5
              },
              "SQ_STOP": {
                "bit": 8,
                "description": "ADC1 sequencer stop signal for DPP"
              },
              "EIM_ACTIVE": {
                "bit": 9,
                "description": "ADC1 EIM active"
              },
              "ESM_ACTIVE": {
                "bit": 10,
                "description": "ADC1 ESM active"
              },
              "SQx": {
                "bit": 11,
                "description": "Current active ADC1 sequence",
                "width": 4
              },
              "CHx": {
                "bit": 16,
                "description": "Current ADC1 channel",
                "width": 4
              }
            },
            "SQ0_1": {
              "SQ0": {
                "bit": 0,
                "description": "Sequence 0 channel enable",
                "width": 12
              },
              "SQ1": {
                "bit": 16,
                "description": "Sequence 1 channel enable",
                "width": 12
              }
            },
            "SQ10_11": {
              "SQ10": {
                "bit": 0,
                "description": "Sequence 10 channel enable",
                "width": 12
              },
              "SQ11": {
                "bit": 16,
                "description": "Sequence 11 channel enable",
                "width": 12
              }
            },
            "SQ2_3": {
              "SQ2": {
                "bit": 0,
                "description": "Sequence 2 channel enable",
                "width": 12
              },
              "SQ3": {
                "bit": 16,
                "description": "Sequence 3 channel enable",
                "width": 12
              }
            },
            "SQ4_5": {
              "SQ4": {
                "bit": 0,
                "description": "Sequence 4 channel enable",
                "width": 12
              },
              "SQ5": {
                "bit": 16,
                "description": "Sequence 5 channel enable",
                "width": 12
              }
            },
            "SQ6_7": {
              "SQ6": {
                "bit": 0,
                "description": "Sequence 6 channel enable",
                "width": 12
              },
              "SQ7": {
                "bit": 16,
                "description": "Sequence 7 channel enable",
                "width": 12
              }
            },
            "SQ8_9": {
              "SQ8": {
                "bit": 0,
                "description": "Sequence 8 channel enable",
                "width": 12
              },
              "SQ9": {
                "bit": 16,
                "description": "Sequence 9 channel enable",
                "width": 12
              }
            },
            "STS_1": {
              "DU1LO_STS": {
                "bit": 24,
                "description": "ADC1 differential unit 1 (DU1) lower channel status"
              },
              "DU1UP_STS": {
                "bit": 25,
                "description": "ADC1 differential unit 1 (DU1) upper channel status"
              },
              "DU2LO_STS": {
                "bit": 26,
                "description": "ADC1 differential unit 2 (DU2) lower channel status"
              },
              "DU2UP_STS": {
                "bit": 27,
                "description": "ADC1 differential unit 2 (DU2) upper channel status"
              },
              "DU3LO_STS": {
                "bit": 28,
                "description": "ADC1 differential unit 3 (DU3) lower channel status"
              },
              "DU3UP_STS": {
                "bit": 29,
                "description": "ADC1 differential unit 3 (DU3) upper channel status"
              },
              "DU4LO_STS": {
                "bit": 30,
                "description": "ADC1 differential unit 4 (DU4) lower channel status"
              },
              "DU4UP_STS": {
                "bit": 31,
                "description": "ADC1 differential unit 4 (DU4) upper channel status"
              }
            },
            "STS_2": {
              "VS_LO_STS": {
                "bit": 1,
                "description": "ADC1 VS lower threshold status"
              },
              "MON1_LO_STS": {
                "bit": 2,
                "description": "ADC1 MON 1 lower threshold status"
              },
              "MON2_LO_STS": {
                "bit": 3,
                "description": "ADC1 MON 2 lower threshold status"
              },
              "MON3_LO_STS": {
                "bit": 4,
                "description": "ADC1 MON 3 lower threshold status"
              },
              "MON4_LO_STS": {
                "bit": 5,
                "description": "ADC1 MON 4 lower threshold status"
              },
              "MON5_LO_STS": {
                "bit": 6,
                "description": "ADC1 MON 5 lower threshold status"
              },
              "P2_1_LO_STS": {
                "bit": 7,
                "description": "ADC1 port 2.1 lower threshold status"
              },
              "P2_2_LO_STS": {
                "bit": 8,
                "description": "ADC1 port 2.2 lower threshold status"
              },
              "P2_3_LO_STS": {
                "bit": 9,
                "description": "ADC1 port 2.3 lower threshold status"
              },
              "P2_6_LO_STS": {
                "bit": 10,
                "description": "ADC1 port 2.6 lower threshold status"
              },
              "P2_7_LO_STS": {
                "bit": 11,
                "description": "ADC1 port 2.7 lower threshold status"
              },
              "VS_UP_STS": {
                "bit": 17,
                "description": "ADC1 VS upper threshold Status"
              },
              "MON1_UP_STS": {
                "bit": 18,
                "description": "ADC1 MON 1 upper threshold Status"
              },
              "MON2_UP_STS": {
                "bit": 19,
                "description": "ADC1 MON 2 upper threshold Status"
              },
              "MON3_UP_STS": {
                "bit": 20,
                "description": "ADC1 MON 3 upper threshold Status"
              },
              "MON4_UP_STS": {
                "bit": 21,
                "description": "ADC1 MON 4 upper threshold Status"
              },
              "MON5_UP_STS": {
                "bit": 22,
                "description": "ADC1 MON 5 upper threshold Status"
              },
              "P2_1_UP_STS": {
                "bit": 23,
                "description": "ADC1 port 2.1 upper threshold Status"
              },
              "P2_2_UP_STS": {
                "bit": 24,
                "description": "ADC1 port 2.2 upper threshold Status"
              },
              "P2_3_UP_STS": {
                "bit": 25,
                "description": "ADC1 port 2.3 upper threshold status"
              },
              "P2_6_UP_STS": {
                "bit": 26,
                "description": "ADC1 port 2.6 upper threshold status"
              },
              "P2_7_UP_STS": {
                "bit": 27,
                "description": "ADC1 port 2.7 upper threshold status"
              }
            },
            "STSCLR_1": {
              "DU1LO_SC": {
                "bit": 24,
                "description": "ADC1 differential unit 1 (DU1) lower channel status clear"
              },
              "DU1UP_SC": {
                "bit": 25,
                "description": "ADC1 differential unit 1 (DU1) upper channel status clear"
              },
              "DU2LO_SC": {
                "bit": 26,
                "description": "ADC1 differential unit 2 (DU2) lower channel status clear"
              },
              "DU2UP_SC": {
                "bit": 27,
                "description": "ADC1 differential unit 2 (DU2) upper channel status clear"
              },
              "DU3LO_SC": {
                "bit": 28,
                "description": "ADC1 differential unit 3 (DU3) lower channel status clear"
              },
              "DU3UP_SC": {
                "bit": 29,
                "description": "ADC1 differential unit 3 (DU3) upper channel status clear"
              },
              "DU4LO_SC": {
                "bit": 30,
                "description": "ADC1 differential unit 4 (DU4) lower channel status clear"
              },
              "DU4UP_SC": {
                "bit": 31,
                "description": "ADC1 differential unit 4 (DU4) upper channel status clear"
              }
            },
            "TH0_3_LOWER": {
              "CH0_LOW": {
                "bit": 0,
                "description": "Channel 0 lower trigger level",
                "width": 8
              },
              "CH1_LOW": {
                "bit": 8,
                "description": "Channel 1 lower trigger level",
                "width": 8
              },
              "CH2_LOW": {
                "bit": 16,
                "description": "Channel 2 lower trigger level",
                "width": 8
              },
              "CH3_LOW": {
                "bit": 24,
                "description": "Channel 3 lower trigger level",
                "width": 8
              }
            },
            "TH0_3_UPPER": {
              "CH0_UP": {
                "bit": 0,
                "description": "Channel 0 upper trigger level",
                "width": 8
              },
              "CH1_UP": {
                "bit": 8,
                "description": "Channel 1 upper trigger level",
                "width": 8
              },
              "CH2_UP": {
                "bit": 16,
                "description": "Channel 2 upper trigger level",
                "width": 8
              },
              "CH3_UP": {
                "bit": 24,
                "description": "Channel 3 upper trigger level",
                "width": 8
              }
            },
            "TH4_7_LOWER": {
              "CH4_LOW": {
                "bit": 0,
                "description": "Channel 4 lower trigger level",
                "width": 8
              },
              "CH5_LOW": {
                "bit": 8,
                "description": "Channel 5 lower trigger level",
                "width": 8
              },
              "CH6_LOW": {
                "bit": 16,
                "description": "Channel 6 lower trigger level",
                "width": 8
              },
              "CH7_LOW": {
                "bit": 24,
                "description": "Channel 7 lower trigger level",
                "width": 8
              }
            },
            "TH4_7_UPPER": {
              "CH4_UP": {
                "bit": 0,
                "description": "Channel 4 upper trigger level",
                "width": 8
              },
              "CH5_UP": {
                "bit": 8,
                "description": "Channel 5 upper trigger level",
                "width": 8
              },
              "CH6_UP": {
                "bit": 16,
                "description": "Channel 6 upper trigger level",
                "width": 8
              },
              "CH7_UP": {
                "bit": 24,
                "description": "Channel 7 upper trigger level",
                "width": 8
              }
            },
            "TH8_11_LOWER": {
              "CH8_LOW": {
                "bit": 0,
                "description": "Channel 8 lower trigger level",
                "width": 8
              },
              "CH9_LOW": {
                "bit": 8,
                "description": "Channel 9 lower trigger level",
                "width": 8
              },
              "CH10_LOW": {
                "bit": 16,
                "description": "Channel 10 lower trigger level",
                "width": 8
              },
              "CH11_LOW": {
                "bit": 24,
                "description": "Channel 11 lower trigger level",
                "width": 8
              }
            },
            "TH8_11_UPPER": {
              "CH8_UP": {
                "bit": 0,
                "description": "Channel 8 upper trigger level",
                "width": 8
              },
              "CH9_UP": {
                "bit": 8,
                "description": "Channel 9 upper trigger level",
                "width": 8
              },
              "CH10_UP": {
                "bit": 16,
                "description": "Channel 10 upper trigger level",
                "width": 8
              },
              "CH11_UP": {
                "bit": 24,
                "description": "Channel 11 upper trigger level",
                "width": 8
              }
            }
          }
        },
        "CCU6": {
          "instances": [
            {
              "name": "CCU6",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CC60R": {
              "offset": "0x34",
              "size": 16,
              "description": "Capture/compare register for channel CC60 register"
            },
            "CC60SR": {
              "offset": "0x14",
              "size": 16,
              "description": "Capture/compare shadow register for channel CC60 register"
            },
            "CC61R": {
              "offset": "0x38",
              "size": 16,
              "description": "Capture/compare register for channel CC61 register"
            },
            "CC61SR": {
              "offset": "0x18",
              "size": 16,
              "description": "Capture/compare shadow register for channel CC61 register"
            },
            "CC62R": {
              "offset": "0x3C",
              "size": 16,
              "description": "Capture/compare register for channel CC62 register"
            },
            "CC62SR": {
              "offset": "0x1C",
              "size": 16,
              "description": "Capture/compare shadow register for channel CC62 register"
            },
            "CC63R": {
              "offset": "0x00",
              "size": 16,
              "description": "Capture/compare for channel CC63 register"
            },
            "CC63SR": {
              "offset": "0x20",
              "size": 16,
              "description": "Capture/compare shadow for channel CC63 register"
            },
            "CMPMODIF": {
              "offset": "0x10",
              "size": 16,
              "description": "Compare state modification register"
            },
            "CMPSTAT": {
              "offset": "0x80",
              "size": 16,
              "description": "Compare state register"
            },
            "IEN": {
              "offset": "0x44",
              "size": 16,
              "description": "Capture/compare interrupt enable register"
            },
            "INP": {
              "offset": "0x48",
              "size": 16,
              "description": "Capture/compare interrupt node pointer register"
            },
            "IS": {
              "offset": "0x68",
              "size": 16,
              "description": "Capture/compare interrupt status register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Capture/compare interrupt status reset register"
            },
            "ISS": {
              "offset": "0x4C",
              "size": 16,
              "description": "Capture/compare interrupt status set register"
            },
            "MCMCTR": {
              "offset": "0x54",
              "size": 16,
              "description": "Multi-channel mode control register"
            },
            "MCMOUT": {
              "offset": "0x64",
              "size": 16,
              "description": "Multi-channel mode output register"
            },
            "MCMOUTS": {
              "offset": "0x08",
              "size": 16,
              "description": "Multi-channel mode output shadow register"
            },
            "MODCTR": {
              "offset": "0x5C",
              "size": 16,
              "description": "Modulation control register"
            },
            "PISEL0": {
              "offset": "0x6C",
              "size": 16,
              "description": "Port input select 0 register"
            },
            "PISEL2": {
              "offset": "0x74",
              "size": 16,
              "description": "Port input select 2 register"
            },
            "PSLR": {
              "offset": "0x50",
              "size": 16,
              "description": "Passive state level register"
            },
            "T12": {
              "offset": "0x78",
              "size": 16,
              "description": "Timer T12 counter register"
            },
            "T12DTC": {
              "offset": "0x2C",
              "size": 16,
              "description": "Dead-time control register for timer T12 low register"
            },
            "T12MSEL": {
              "offset": "0x40",
              "size": 16,
              "description": "T12 capture/compare mode select register"
            },
            "T12PR": {
              "offset": "0x24",
              "size": 16,
              "description": "Timer T12 period register"
            },
            "T13": {
              "offset": "0x7C",
              "size": 16,
              "description": "Timer T13 counter register"
            },
            "T13PR": {
              "offset": "0x28",
              "size": 16,
              "description": "Timer T13 period register"
            },
            "TCTR0": {
              "offset": "0x30",
              "size": 16,
              "description": "Timer control 0 register"
            },
            "TCTR2": {
              "offset": "0x58",
              "size": 16,
              "description": "Timer control 2 register"
            },
            "TCTR4": {
              "offset": "0x04",
              "size": 16,
              "description": "Timer control 4 register"
            },
            "TRPCTR": {
              "offset": "0x60",
              "size": 16,
              "description": "Trap control register"
            }
          },
          "bits": {
            "CC60R": {
              "CCV": {
                "bit": 0,
                "description": "Channel 0 capture/compare value",
                "width": 16
              }
            },
            "CC60SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow register for channel 0 capture/compare value",
                "width": 16
              }
            },
            "CC61R": {
              "CCV": {
                "bit": 0,
                "description": "Channel 1 capture/compare value",
                "width": 16
              }
            },
            "CC61SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow register for channel 1 capture/compare value",
                "width": 16
              }
            },
            "CC62R": {
              "CCV": {
                "bit": 0,
                "description": "Channel 2 capture/compare value",
                "width": 16
              }
            },
            "CC62SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow register for channel 2 capture/compare value",
                "width": 16
              }
            },
            "CC63R": {
              "CCV": {
                "bit": 0,
                "description": "Channel CC63 compare value low byte",
                "width": 16
              }
            },
            "CC63SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow register for channel CC63 compare value",
                "width": 16
              }
            },
            "CMPMODIF": {
              "MCC60S": {
                "bit": 0,
                "description": "Capture/compare status modification bit 0 (set)"
              },
              "MCC61S": {
                "bit": 1,
                "description": "Capture/compare status modification bit 1 (set)"
              },
              "MCC62S": {
                "bit": 2,
                "description": "Capture/compare status modification bit 2 (set)"
              },
              "MCC63S": {
                "bit": 6,
                "description": "Capture/compare status modification bits (set)"
              },
              "MCC60R": {
                "bit": 8,
                "description": "Capture/compare status modification bit 0 (reset)"
              },
              "MCC61R": {
                "bit": 9,
                "description": "Capture/compare status modification bit 1 (reset)"
              },
              "MCC62R": {
                "bit": 10,
                "description": "Capture/compare status modification bit 2 (reset)"
              },
              "MCC63R": {
                "bit": 14,
                "description": "Capture/compare status modification bits (reset)"
              }
            },
            "CMPSTAT": {
              "CC60ST": {
                "bit": 0,
                "description": "Capture/compare state bits"
              },
              "CC61ST": {
                "bit": 1,
                "description": "Capture/compare state bits"
              },
              "CC62ST": {
                "bit": 2,
                "description": "Capture/compare state bits"
              },
              "CCPOS0": {
                "bit": 3,
                "description": "Sampled Hall pattern bit 0"
              },
              "CCPOS1": {
                "bit": 4,
                "description": "Sampled Hall pattern bit 1"
              },
              "CCPOS2": {
                "bit": 5,
                "description": "Sampled Hall pattern bit 2"
              },
              "CC63ST": {
                "bit": 6,
                "description": "Capture/compare state bits"
              },
              "CC60PS": {
                "bit": 8,
                "description": "Passive state select for compare outputs"
              },
              "COUT60PS": {
                "bit": 9,
                "description": "Passive state select for compare outputs"
              },
              "CC61PS": {
                "bit": 10,
                "description": "Passive state select for compare outputs"
              },
              "COUT61PS": {
                "bit": 11,
                "description": "Passive state select for compare outputs"
              },
              "CC62PS": {
                "bit": 12,
                "description": "Passive state select for compare outputs"
              },
              "COUT62PS": {
                "bit": 13,
                "description": "Passive state select for compare outputs"
              },
              "COUT63PS": {
                "bit": 14,
                "description": "Passive state select for compare outputs"
              },
              "T13IM": {
                "bit": 15,
                "description": "T13 inverted modulation"
              }
            },
            "IEN": {
              "ENCC60R": {
                "bit": 0,
                "description": "Capture, compare-match rising edge interrupt enable for channel 0"
              },
              "ENCC60F": {
                "bit": 1,
                "description": "Capture, compare-match falling edge interrupt enable for channel 0"
              },
              "ENCC61R": {
                "bit": 2,
                "description": "Capture, compare-match rising edge interrupt enable for channel 1"
              },
              "ENCC61F": {
                "bit": 3,
                "description": "Capture, compare-match falling edge interrupt enable for channel 1"
              },
              "ENCC62R": {
                "bit": 4,
                "description": "Capture, compare-match rising edge interrupt enable for channel 2"
              },
              "ENCC62F": {
                "bit": 5,
                "description": "Capture, compare-match falling edge interrupt enable for channel 2"
              },
              "ENT12OM": {
                "bit": 6,
                "description": "Enable interrupt for T12 one-match"
              },
              "ENT12PM": {
                "bit": 7,
                "description": "Enable interrupt for T12 period-match"
              },
              "ENT13CM": {
                "bit": 8,
                "description": "Enable interrupt for T13 compare-match"
              },
              "ENT13PM": {
                "bit": 9,
                "description": "Enable interrupt for T13 period-match"
              },
              "ENTRPF": {
                "bit": 10,
                "description": "Enable interrupt for trap flag"
              },
              "ENCHE": {
                "bit": 12,
                "description": "Enable interrupt for correct Hall Event"
              },
              "ENWHE": {
                "bit": 13,
                "description": "Enable interrupt for wrong Hall Event"
              },
              "ENIDLE": {
                "bit": 14,
                "description": "Enable idle"
              },
              "ENSTR": {
                "bit": 15,
                "description": "Enable multi-channel mode shadow transfer interrupt"
              }
            },
            "INP": {
              "INPCC60": {
                "bit": 0,
                "description": "Interrupt node pointer for channel 0 interrupts",
                "width": 2
              },
              "INPCC61": {
                "bit": 2,
                "description": "Interrupt node pointer for channel 1 interrupts",
                "width": 2
              },
              "INPCC62": {
                "bit": 4,
                "description": "Interrupt node pointer for channel 2 interrupts",
                "width": 2
              },
              "INPCHE": {
                "bit": 6,
                "description": "Interrupt node pointer for the CHE interrupt",
                "width": 2
              },
              "INPERR": {
                "bit": 8,
                "description": "Interrupt node pointer for error interrupts",
                "width": 2
              },
              "INPT12": {
                "bit": 10,
                "description": "Interrupt node pointer for timer T12 interrupts",
                "width": 2
              },
              "INPT13": {
                "bit": 12,
                "description": "Interrupt node pointer for timer T13 interrupts",
                "width": 2
              }
            },
            "IS": {
              "ICC60R": {
                "bit": 0,
                "description": "Capture, compare-match rising edge flag"
              },
              "ICC60F": {
                "bit": 1,
                "description": "Capture, compare-match falling edge flag"
              },
              "ICC61R": {
                "bit": 2,
                "description": "Capture, compare-match rising edge flag"
              },
              "ICC61F": {
                "bit": 3,
                "description": "Capture, compare-match falling edge flag"
              },
              "ICC62R": {
                "bit": 4,
                "description": "Capture, compare-match rising edge flag"
              },
              "ICC62F": {
                "bit": 5,
                "description": "Capture, compare-match falling edge flag"
              },
              "T12OM": {
                "bit": 6,
                "description": "Timer T12 one-match flag"
              },
              "T12PM": {
                "bit": 7,
                "description": "Timer T12 period-match flag"
              },
              "T13CM": {
                "bit": 8,
                "description": "Timer T13 compare-match flag"
              },
              "T13PM": {
                "bit": 9,
                "description": "Timer T13 period-match flag"
              },
              "TRPF": {
                "bit": 10,
                "description": "Trap flag"
              },
              "TRPS": {
                "bit": 11,
                "description": "Trap state"
              },
              "CHE": {
                "bit": 12,
                "description": "Correct Hall event"
              },
              "WHE": {
                "bit": 13,
                "description": "Wrong Hall event"
              },
              "IDLE": {
                "bit": 14,
                "description": "IDLE state"
              },
              "STR": {
                "bit": 15,
                "description": "Multi-channel mode shadow transfer request"
              }
            },
            "ISR": {
              "RCC60R": {
                "bit": 0,
                "description": "Reset capture, compare-match rising edge flag"
              },
              "RCC60F": {
                "bit": 1,
                "description": "Reset capture, compare-match falling edge flag"
              },
              "RCC61R": {
                "bit": 2,
                "description": "Reset capture, compare-match rising edge Flag"
              },
              "RCC61F": {
                "bit": 3,
                "description": "Reset capture, compare-match falling edge flag"
              },
              "RCC62R": {
                "bit": 4,
                "description": "Reset capture, compare-match rising edge flag"
              },
              "RCC62F": {
                "bit": 5,
                "description": "Reset capture, compare-match falling edge flag"
              },
              "RT12OM": {
                "bit": 6,
                "description": "Reset timer T12 one-match flag"
              },
              "RT12PM": {
                "bit": 7,
                "description": "Reset timer T12 period-match flag"
              },
              "RT13CM": {
                "bit": 8,
                "description": "Reset timer T13 compare-match flag"
              },
              "RT13PM": {
                "bit": 9,
                "description": "Reset timer T13 period-Match flag"
              },
              "RTRPF": {
                "bit": 10,
                "description": "Reset trap flag"
              },
              "RCHE": {
                "bit": 12,
                "description": "Reset correct Hall event flag"
              },
              "RWHE": {
                "bit": 13,
                "description": "Reset wrong Hall event flag"
              },
              "RIDLE": {
                "bit": 14,
                "description": "Reset IDLE flag"
              },
              "RSTR": {
                "bit": 15,
                "description": "Reset STR flag"
              }
            },
            "ISS": {
              "SCC60R": {
                "bit": 0,
                "description": "Set capture, compare-match rising edge flag"
              },
              "SCC60F": {
                "bit": 1,
                "description": "Set capture, compare-match falling edge flag"
              },
              "SCC61R": {
                "bit": 2,
                "description": "Set capture, compare-match rising edge flag"
              },
              "SCC61F": {
                "bit": 3,
                "description": "Set capture, compare-match falling edge flag"
              },
              "SCC62R": {
                "bit": 4,
                "description": "Set capture, compare-match rising edge flag"
              },
              "SCC62F": {
                "bit": 5,
                "description": "Set capture, compare-match falling edge flag"
              },
              "ST12OM": {
                "bit": 6,
                "description": "Set timer T12 one-match flag"
              },
              "ST12PM": {
                "bit": 7,
                "description": "Set timer T12 period-match flag"
              },
              "ST13CM": {
                "bit": 8,
                "description": "Set timer T13 compare-match flag"
              },
              "ST13PM": {
                "bit": 9,
                "description": "Set timer T13 period-match flag"
              },
              "STRPF": {
                "bit": 10,
                "description": "Set trap flag"
              },
              "SWHC": {
                "bit": 11,
                "description": "Software Hall compare"
              },
              "SCHE": {
                "bit": 12,
                "description": "Set correct Hall event flag"
              },
              "SWHE": {
                "bit": 13,
                "description": "Set wrong Hall event flag"
              },
              "SIDLE": {
                "bit": 14,
                "description": "Set IDLE flag"
              },
              "SSTR": {
                "bit": 15,
                "description": "Set STR flag"
              }
            },
            "MCMCTR": {
              "SWSEL": {
                "bit": 0,
                "description": "Switching selection",
                "width": 3
              },
              "SWSYN": {
                "bit": 4,
                "description": "Switching Synchronization",
                "width": 2
              },
              "STE12U": {
                "bit": 8,
                "description": "Shadow transfer enable for T12 upcounting"
              },
              "STE12D": {
                "bit": 9,
                "description": "Shadow transfer Enable for T12 downcounting"
              },
              "STE13U": {
                "bit": 10,
                "description": "Shadow transfer enable for T13 upcounting"
              }
            },
            "MCMOUT": {
              "MCMP": {
                "bit": 0,
                "description": "Multi-channel PWM pattern",
                "width": 6
              },
              "R": {
                "bit": 6,
                "description": "Reminder Flag"
              },
              "EXPH": {
                "bit": 8,
                "description": "Expected Hall pattern",
                "width": 3
              },
              "CURH": {
                "bit": 11,
                "description": "Current Hall pattern",
                "width": 3
              }
            },
            "MCMOUTS": {
              "MCMPS": {
                "bit": 0,
                "description": "Multi-channel PWM pattern shadow",
                "width": 6
              },
              "STRMCM": {
                "bit": 7,
                "description": "Shadow transfer request for MCMPS"
              },
              "EXPHS": {
                "bit": 8,
                "description": "Expected Hall pattern shadow",
                "width": 3
              },
              "CURHS": {
                "bit": 11,
                "description": "Current Hall pattern shadow",
                "width": 3
              },
              "STRHP": {
                "bit": 15,
                "description": "Shadow transfer request for the Hall pattern"
              }
            },
            "MODCTR": {
              "T12MODEN": {
                "bit": 0,
                "description": "T12 modulation enable",
                "width": 6
              },
              "MCMEN": {
                "bit": 7,
                "description": "Multi-channel mode enable"
              },
              "T13MODEN": {
                "bit": 8,
                "description": "T13 modulation enable",
                "width": 6
              },
              "ECT13O": {
                "bit": 15,
                "description": "Enable compare timer T13 output"
              }
            },
            "PISEL0": {
              "ISCC60": {
                "bit": 0,
                "description": "Input select for CC60",
                "width": 2
              },
              "ISCC61": {
                "bit": 2,
                "description": "Input select for CC61",
                "width": 2
              },
              "ISCC62": {
                "bit": 4,
                "description": "Input select for CC62",
                "width": 2
              },
              "ISTRP": {
                "bit": 6,
                "description": "Input select for CTRAP",
                "width": 2
              },
              "ISPOS0": {
                "bit": 8,
                "description": "Input select for CCPOS0",
                "width": 2
              },
              "ISPOS1": {
                "bit": 10,
                "description": "Input select for CCPOS1",
                "width": 2
              },
              "ISPOS2": {
                "bit": 12,
                "description": "Input select for CCPOS2",
                "width": 2
              },
              "IST12HR": {
                "bit": 14,
                "description": "Input select for T12HR",
                "width": 2
              }
            },
            "PISEL2": {
              "IST13HR": {
                "bit": 0,
                "description": "Input select for T13HR",
                "width": 2
              },
              "ISCNT12": {
                "bit": 2,
                "description": "Input select for T12 counting input",
                "width": 2
              },
              "ISCNT13": {
                "bit": 4,
                "description": "Input select for T13 counting input",
                "width": 2
              },
              "T12EXT": {
                "bit": 6,
                "description": "Extension for T12HR inputs"
              },
              "T13EXT": {
                "bit": 7,
                "description": "Extension for T13HR inputs"
              }
            },
            "PSLR": {
              "PSL": {
                "bit": 0,
                "description": "Compare outputs passive state level",
                "width": 6
              },
              "PSL63": {
                "bit": 7,
                "description": "Passive state level of output COUT63"
              }
            },
            "T12": {
              "T12CV": {
                "bit": 0,
                "description": "Timer T12 counter value",
                "width": 16
              }
            },
            "T12DTC": {
              "DTM": {
                "bit": 0,
                "description": "Dead-time",
                "width": 8
              },
              "DTE0": {
                "bit": 8,
                "description": "Dead-time enable bit 0"
              },
              "DTE1": {
                "bit": 9,
                "description": "Dead-time enable bit 1"
              },
              "DTE2": {
                "bit": 10,
                "description": "Dead-time enable bit 2"
              },
              "DTR0": {
                "bit": 12,
                "description": "Dead-time run indication bit 0"
              },
              "DTR1": {
                "bit": 13,
                "description": "Dead-time run indication bit 1"
              },
              "DTR2": {
                "bit": 14,
                "description": "Dead-time run indication bit 2"
              }
            },
            "T12MSEL": {
              "MSEL60": {
                "bit": 0,
                "description": "Capture/compare mode selection",
                "width": 4
              },
              "MSEL61": {
                "bit": 4,
                "description": "Capture/compare mode selection",
                "width": 4
              },
              "MSEL62": {
                "bit": 8,
                "description": "Capture/compare mode selection",
                "width": 4
              },
              "HSYNC": {
                "bit": 12,
                "description": "Hall synchronization",
                "width": 3
              },
              "DBYP": {
                "bit": 15,
                "description": "Delay bypass"
              }
            },
            "T12PR": {
              "T12PV": {
                "bit": 0,
                "description": "T12 period value",
                "width": 16
              }
            },
            "T13": {
              "T13CV": {
                "bit": 0,
                "description": "Timer T13 counter value",
                "width": 16
              }
            },
            "T13PR": {
              "T13PV": {
                "bit": 0,
                "description": "T13 period value",
                "width": 16
              }
            },
            "TCTR0": {
              "T12CLK": {
                "bit": 0,
                "description": "Timer T12 input clock select",
                "width": 3
              },
              "T12PRE": {
                "bit": 3,
                "description": "Timer T12 prescaler bit"
              },
              "T12R": {
                "bit": 4,
                "description": "Timer T12 run bit"
              },
              "STE12": {
                "bit": 5,
                "description": "Timer T12 shadow transfer enable"
              },
              "CDIR": {
                "bit": 6,
                "description": "Count direction of timer T12"
              },
              "CTM": {
                "bit": 7,
                "description": "T12 operating mode"
              },
              "T13CLK": {
                "bit": 8,
                "description": "Timer T13 input clock Select",
                "width": 3
              },
              "T13PRE": {
                "bit": 11,
                "description": "Timer T13 prescaler bit"
              },
              "T13R": {
                "bit": 12,
                "description": "Timer T13 run bit"
              },
              "STE13": {
                "bit": 13,
                "description": "Timer T13 shadow transfer enable"
              }
            },
            "TCTR2": {
              "T12SSC": {
                "bit": 0,
                "description": "Timer T12 single shot control"
              },
              "T13SSC": {
                "bit": 1,
                "description": "Timer T13 single shot control"
              },
              "T13TEC": {
                "bit": 2,
                "description": "T13 trigger event control",
                "width": 3
              },
              "T13TED": {
                "bit": 5,
                "description": "Timer T13 trigger event direction",
                "width": 2
              },
              "T12RSEL": {
                "bit": 8,
                "description": "Timer T12 external run selection",
                "width": 2
              },
              "T13RSEL": {
                "bit": 10,
                "description": "Timer T13 external run selection",
                "width": 2
              }
            },
            "TCTR4": {
              "T12RR": {
                "bit": 0,
                "description": "Timer T12 run reset"
              },
              "T12RS": {
                "bit": 1,
                "description": "Timer T12 run set"
              },
              "T12RES": {
                "bit": 2,
                "description": "Timer T12 reset"
              },
              "DTRES": {
                "bit": 3,
                "description": "Dead-time counter reset"
              },
              "T12CNT": {
                "bit": 5,
                "description": "Timer T12 count event"
              },
              "T12STR": {
                "bit": 6,
                "description": "Timer T12 shadow transfer request"
              },
              "T12STD": {
                "bit": 7,
                "description": "Timer T12 shadow transfer disable"
              },
              "T13RR": {
                "bit": 8,
                "description": "Timer T13 run reset"
              },
              "T13RS": {
                "bit": 9,
                "description": "Timer T13 run set"
              },
              "T13RES": {
                "bit": 10,
                "description": "Timer T13 reset"
              },
              "T13CNT": {
                "bit": 13,
                "description": "Timer T13 count event"
              },
              "T13STR": {
                "bit": 14,
                "description": "Timer T13 shadow transfer request"
              },
              "T13STD": {
                "bit": 15,
                "description": "Timer T13 shadow transfer disable"
              }
            },
            "TRPCTR": {
              "TRPM10": {
                "bit": 0,
                "description": "Trap mode control bits 1, 0",
                "width": 2
              },
              "TRPM2": {
                "bit": 2,
                "description": "Trap mode control bit 2"
              },
              "TRPEN": {
                "bit": 8,
                "description": "Trap enable control",
                "width": 6
              },
              "TRPEN13": {
                "bit": 14,
                "description": "Trap enable control for timer T13"
              },
              "TRPPEN": {
                "bit": 15,
                "description": "Trap pin enable"
              }
            }
          }
        },
        "CPU": {
          "instances": [
            {
              "name": "CPU",
              "base": "0xE000E000",
              "irq": 0
            }
          ],
          "registers": {
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application interrupt/reset control register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration control register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPU ID base register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt control and state register"
            },
            "NVIC_ICER": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt clear-enable register"
            },
            "NVIC_ICPR": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt clear-pending register"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt priority 0 register"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt priority 1 register"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt priority 2 register"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt priority 3 register"
            },
            "NVIC_IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt priority 4 register"
            },
            "NVIC_IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt priority 5 register"
            },
            "NVIC_ISER": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt set-enable register"
            },
            "NVIC_ISPR": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt set-pending register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System control register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System handler priority 2 register"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System handler priority 3 register"
            },
            "SYSTICK_CALIB": {
              "offset": "0x1C",
              "size": 32,
              "description": "SysTick calibration value register"
            },
            "SYSTICK_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick control and status register"
            },
            "SYSTICK_CVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick current value register"
            },
            "SYSTICK_RVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick reload value register"
            }
          },
          "bits": {
            "AIRCR": {
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System reset request"
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data endianness"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Vector key",
                "width": 16
              }
            },
            "CCR": {
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "UNALIGN_TRP"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Part number",
                "width": 12
              },
              "CONSTANT": {
                "bit": 16,
                "description": "Constant",
                "width": 4
              },
              "VARIANT": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "VECTACTIVATE",
                "width": 6
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "VECTPENDING",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear pending"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set pending"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear pending"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set pending"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set pending"
              }
            },
            "NVIC_ICER": {
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt clear for GPT1"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt clear for GPT2"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt clear for MU, ADC2"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt clear for ADC1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt clear for CCU6 SR0"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt clear for CCU6 SR1"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt clear for CCU6 SR2"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt clear for CCU6 SR3"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt clear for SSC1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt clear for SSC2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt clear for UART1"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt clear for UART2"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt clear for external Int 0"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt clear for external Int 1"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt clear for WAKEUP"
              },
              "Int_LS1": {
                "bit": 17,
                "description": "Interrupt clear for LS1"
              },
              "Int_LS2": {
                "bit": 18,
                "description": "Interrupt clear for LS2"
              },
              "Int_HS1": {
                "bit": 19,
                "description": "Interrupt clear for HS1"
              },
              "Int_HS2": {
                "bit": 20,
                "description": "Interrupt clear for HS2"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt clear for differential unit"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt clear for MON"
              },
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt Clear for PORT2"
              }
            },
            "NVIC_ICPR": {
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt clear pending for GPT1"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt clear pending for GPT2"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt clear pending for MU, ADC2"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt clear pending for ADC1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt clear pending for CCU6 SR0"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt clear pending for CCU6 SR1"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt clear pending for CCU6 SR2"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt clear pending for CCU6 SR3"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt clear pending for SSC1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt clear pending for SSC2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt clear pending for UART1"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt clear pending for UART2"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt clear pending for external Int 0"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt clear pending for external Int 1"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt clear pending for WAKEUP"
              },
              "Int_LS1": {
                "bit": 17,
                "description": "Interrupt clear pending for LS1"
              },
              "Int_LS2": {
                "bit": 18,
                "description": "Interrupt clear pending for LS2"
              },
              "Int_HS1": {
                "bit": 19,
                "description": "Interrupt clear pending for HS1"
              },
              "Int_HS2": {
                "bit": 20,
                "description": "Interrupt clear pending for HS2"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt clear pending for differential unit"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt clear pending for MON"
              },
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt clear pending for PORT2"
              }
            },
            "NVIC_IPR0": {
              "PRI_GPT1": {
                "bit": 6,
                "description": "Priority for GPT1",
                "width": 2
              },
              "PRI_GPT2": {
                "bit": 14,
                "description": "Priority for GPT2",
                "width": 2
              },
              "PRI_ADC2": {
                "bit": 22,
                "description": "Priority for MU, ADC2",
                "width": 2
              },
              "PRI_ADC1": {
                "bit": 30,
                "description": "Priority for ADC1",
                "width": 2
              }
            },
            "NVIC_IPR1": {
              "PRI_CCU6SR0": {
                "bit": 6,
                "description": "Priority for CCU6 SR0",
                "width": 2
              },
              "PRI_CCU6SR1": {
                "bit": 14,
                "description": "Priority for CCU6 SR1",
                "width": 2
              },
              "PRI_CCU6SR2": {
                "bit": 22,
                "description": "Priority for CCU6 SR2",
                "width": 2
              },
              "PRI_CCU6SR3": {
                "bit": 30,
                "description": "Priority for CCU6 SR3",
                "width": 2
              }
            },
            "NVIC_IPR2": {
              "PRI_SSC1": {
                "bit": 6,
                "description": "Priority for CCU6 SSC1",
                "width": 2
              },
              "PRI_SSC2": {
                "bit": 14,
                "description": "Priority for CCU6 SSC2",
                "width": 2
              },
              "PRI_UART1": {
                "bit": 22,
                "description": "Priority for CCU6 UART1",
                "width": 2
              },
              "PRI_UART2": {
                "bit": 30,
                "description": "Priority for CCU6 UART2",
                "width": 2
              }
            },
            "NVIC_IPR3": {
              "PRI_EXINT0": {
                "bit": 6,
                "description": "Priority for external Int 0",
                "width": 2
              },
              "PRI_EXINT1": {
                "bit": 14,
                "description": "Priority for external Int 1",
                "width": 2
              },
              "PRI_WAKEUP": {
                "bit": 22,
                "description": "Priority for WAKEUP",
                "width": 2
              }
            },
            "NVIC_IPR4": {
              "PRI_LS1": {
                "bit": 14,
                "description": "Priority for LS1",
                "width": 2
              },
              "PRI_LS2": {
                "bit": 22,
                "description": "Priority for LS2",
                "width": 2
              },
              "PRI_HS1": {
                "bit": 30,
                "description": "Priority for HS1",
                "width": 2
              }
            },
            "NVIC_IPR5": {
              "PRI_HS2": {
                "bit": 6,
                "description": "Priority for HS2",
                "width": 2
              },
              "PRI_DU": {
                "bit": 14,
                "description": "Priority for differential unit",
                "width": 2
              },
              "PRI_MON": {
                "bit": 22,
                "description": "Priority for MON",
                "width": 2
              },
              "PRI_PORT2": {
                "bit": 30,
                "description": "Priority for PORT2",
                "width": 2
              }
            },
            "NVIC_ISER": {
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt set for GPT1"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt set for GPT2"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt set for MU, ADC2"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt set for ADC1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt set for CCU6 SR0"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt set for CCU6 SR1"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt set for CCU6 SR2"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt set for CCU6 SR3"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt set for SSC1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt set for SSC2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt set for UART1"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt set for UART2"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt set for external Int 0"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt set for external Int 1"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt set for WAKEUP"
              },
              "Int_LS1": {
                "bit": 17,
                "description": "Interrupt set for LS1"
              },
              "Int_LS2": {
                "bit": 18,
                "description": "Interrupt set for LS2"
              },
              "Int_HS1": {
                "bit": 19,
                "description": "Interrupt set for HS1"
              },
              "Int_HS2": {
                "bit": 20,
                "description": "Interrupt set for HS2"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt set for differential unit"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt set for MON"
              },
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt set for PORT2"
              }
            },
            "NVIC_ISPR": {
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt set pending for GPT1"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt set pending for GPT2"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt set pending for MU, ADC2"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt set pending for ADC1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt set pending for CCU6 SR0"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt set pending for CCU6 SR1"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt set pending for CCU6 SR2"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt set pending for CCU6 SR3"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt set pending for SSC1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt set pending for SSC2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt set pending for UART1"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt set pending for UART2"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt set pending for external Int 0"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt set pending for external Int 1"
              },
              "Int_WAKEUP": {
                "bit": 14,
                "description": "Interrupt set pending for WAKEUP"
              },
              "Int_LS1": {
                "bit": 17,
                "description": "Interrupt set pending for LS1"
              },
              "Int_LS2": {
                "bit": 18,
                "description": "Interrupt set pending for LS2"
              },
              "Int_HS1": {
                "bit": 19,
                "description": "Interrupt set pending for HS1"
              },
              "Int_HS2": {
                "bit": 20,
                "description": "Interrupt set pending for HS2"
              },
              "Int_DU": {
                "bit": 21,
                "description": "Interrupt set pending for differential unit"
              },
              "Int_MON": {
                "bit": 22,
                "description": "Interrupt set pending for MON"
              },
              "Int_PORT2": {
                "bit": 23,
                "description": "Interrupt set pending for PORT2"
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep on exit"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Sleep deep"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Send event on pending bit"
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 30,
                "description": "Priority of system handler 11, SVCall",
                "width": 2
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 22,
                "description": "Priority of system handler 14, PendSV",
                "width": 2
              },
              "PRI_15": {
                "bit": 30,
                "description": "Priority of system handler 15, SysTick",
                "width": 2
              }
            },
            "SYSTICK_CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Tenms",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "Skew"
              },
              "NOREF": {
                "bit": 31,
                "description": "No reference clock"
              }
            },
            "SYSTICK_CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "TICKINT"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "CLK source"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Count flag"
              }
            },
            "SYSTICK_CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current",
                "width": 24
              }
            },
            "SYSTICK_RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Reload",
                "width": 24
              }
            }
          }
        },
        "GPT12E": {
          "instances": [
            {
              "name": "GPT12E",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "CAPREL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Capture/reload register"
            },
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module identification register"
            },
            "PISEL": {
              "offset": "0x04",
              "size": 32,
              "description": "Port input select register"
            },
            "T2": {
              "offset": "0x20",
              "size": 32,
              "description": "Timer T2 count register"
            },
            "T2CON": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer T2 control register"
            },
            "T3": {
              "offset": "0x24",
              "size": 32,
              "description": "Timer T3 count register"
            },
            "T3CON": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer T3 control register"
            },
            "T4": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer T4 count register"
            },
            "T4CON": {
              "offset": "0x10",
              "size": 32,
              "description": "Timer T4 control register"
            },
            "T5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timer 5 count register"
            },
            "T5CON": {
              "offset": "0x14",
              "size": 32,
              "description": "Timer T5 control register"
            },
            "T6": {
              "offset": "0x30",
              "size": 32,
              "description": "Timer 6 count register"
            },
            "T6CON": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer T6 control register"
            }
          },
          "bits": {
            "CAPREL": {
              "CAPREL": {
                "bit": 0,
                "description": "Current reload value or captured value",
                "width": 16
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module revision number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module identification number",
                "width": 8
              }
            },
            "PISEL": {
              "IST2IN": {
                "bit": 0,
                "description": "Input select for T2IN"
              },
              "IST2EUD": {
                "bit": 1,
                "description": "Input select for T2EUD"
              },
              "IST3IN": {
                "bit": 2,
                "description": "Input select for T3IN",
                "width": 2
              },
              "IST3EUD": {
                "bit": 4,
                "description": "Input select for T3EUD",
                "width": 2
              },
              "IST4IN": {
                "bit": 6,
                "description": "Input select for T4IN",
                "width": 2
              },
              "IST4EUD": {
                "bit": 8,
                "description": "Input select for TEUD",
                "width": 2
              },
              "IST5IN": {
                "bit": 10,
                "description": "Input select for T5IN"
              },
              "IST5EUD": {
                "bit": 11,
                "description": "Input select for T5EUD"
              },
              "IST6IN": {
                "bit": 12,
                "description": "Input select for T6IN"
              },
              "IST6EUD": {
                "bit": 13,
                "description": "Input select for T6EUD"
              },
              "ISCAPIN": {
                "bit": 14,
                "description": "Input select for CAPIN",
                "width": 2
              }
            },
            "T2": {
              "T2": {
                "bit": 0,
                "description": "Timer T2 current value",
                "width": 16
              }
            },
            "T2CON": {
              "T2I": {
                "bit": 0,
                "description": "Timer T2 input parameter selection",
                "width": 3
              },
              "T2M": {
                "bit": 3,
                "description": "Timer T2 input mode control",
                "width": 3
              },
              "T2R": {
                "bit": 6,
                "description": "Timer T2 input run bit"
              },
              "T2UD": {
                "bit": 7,
                "description": "Timer T2 up/down control"
              },
              "T2UDE": {
                "bit": 8,
                "description": "Timer T2 external up/down enable"
              },
              "T2RC": {
                "bit": 9,
                "description": "Timer T2 remote control"
              },
              "T2IRIDIS": {
                "bit": 12,
                "description": "Timer T2 interrupt disable"
              },
              "T2EDGE": {
                "bit": 13,
                "description": "Timer T2 edge detection"
              },
              "T2CHDIR": {
                "bit": 14,
                "description": "Timer T2 count direction change"
              },
              "T2DIR": {
                "bit": 15,
                "description": "Timer T2 rotation direction"
              }
            },
            "T3": {
              "T3": {
                "bit": 0,
                "description": "Timer T3 current value",
                "width": 16
              }
            },
            "T3CON": {
              "T3I": {
                "bit": 0,
                "description": "Timer T3 input parameter selection",
                "width": 3
              },
              "T3M": {
                "bit": 3,
                "description": "Timer T3 input mode control",
                "width": 3
              },
              "T3R": {
                "bit": 6,
                "description": "Timer T3 input run bit"
              },
              "T3UD": {
                "bit": 7,
                "description": "Timer T3 up/down control"
              },
              "T3UDE": {
                "bit": 8,
                "description": "Timer T3 external up/down enable"
              },
              "T3OE": {
                "bit": 9,
                "description": "Overflow/underflow output enable"
              },
              "T3OTL": {
                "bit": 10,
                "description": "Timer T3 overflow toggle latch"
              },
              "BPS1": {
                "bit": 11,
                "description": "GPT1 block prescaler control",
                "width": 2
              },
              "T3EDGE": {
                "bit": 13,
                "description": "Timer T3 edge detection flag"
              },
              "T3CHDIR": {
                "bit": 14,
                "description": "Timer T3 count direction change flag"
              },
              "T3DIR": {
                "bit": 15,
                "description": "Timer T3 rotation direction flag"
              }
            },
            "T4": {
              "T4": {
                "bit": 0,
                "description": "Timer T4 current value",
                "width": 16
              }
            },
            "T4CON": {
              "T4I": {
                "bit": 0,
                "description": "Timer T4 input parameter selection",
                "width": 3
              },
              "T4M": {
                "bit": 3,
                "description": "Timer T4 mode control (basic operating mode)",
                "width": 3
              },
              "T4R": {
                "bit": 6,
                "description": "Timer T4 input run bit"
              },
              "T4UD": {
                "bit": 7,
                "description": "Timer T4 up/down control"
              },
              "T4UDE": {
                "bit": 8,
                "description": "Timer T4 external up/down enable"
              },
              "T4RC": {
                "bit": 9,
                "description": "Timer T4 remote control"
              },
              "CLRT2EN": {
                "bit": 10,
                "description": "Clear timer T2 enable"
              },
              "CLRT3EN": {
                "bit": 11,
                "description": "Clear timer T3 enable"
              },
              "T4IRDIS": {
                "bit": 12,
                "description": "Timer T4 interrupt disable"
              },
              "T4EDGE": {
                "bit": 13,
                "description": "Timer T4 edge direction"
              },
              "T4CHDIR": {
                "bit": 14,
                "description": "Timer T4 count direction change"
              },
              "T4RDIR": {
                "bit": 15,
                "description": "Timer T4 rotation direction"
              }
            },
            "T5": {
              "T5": {
                "bit": 0,
                "description": "Timer T5 current value",
                "width": 16
              }
            },
            "T5CON": {
              "T5I": {
                "bit": 0,
                "description": "Timer T5 input parameter selection",
                "width": 3
              },
              "T5M": {
                "bit": 3,
                "description": "Timer T5 input mode control",
                "width": 2
              },
              "T5R": {
                "bit": 6,
                "description": "Timer T5 run bit"
              },
              "T5UD": {
                "bit": 7,
                "description": "Timer T5 up/down control"
              },
              "T5UDE": {
                "bit": 8,
                "description": "Timer T5 external up/down enable"
              },
              "T5RC": {
                "bit": 9,
                "description": "Timer T5 remote control"
              },
              "CT3": {
                "bit": 10,
                "description": "Timer T3 capture trigger enable"
              },
              "CI": {
                "bit": 12,
                "description": "Register CAPREL capture trigger selection",
                "width": 2
              },
              "T5CLR": {
                "bit": 14,
                "description": "Timer T5 clear enable bit"
              },
              "T5SC": {
                "bit": 15,
                "description": "Timer T5 capture mode enable"
              }
            },
            "T6": {
              "T6": {
                "bit": 0,
                "description": "Timer T6 current value",
                "width": 16
              }
            },
            "T6CON": {
              "T6I": {
                "bit": 0,
                "description": "Timer T6 input parameter selection",
                "width": 3
              },
              "T6M": {
                "bit": 3,
                "description": "Timer T6 mode control",
                "width": 3
              },
              "T6R": {
                "bit": 6,
                "description": "Timer T6 input run bit"
              },
              "T6UD": {
                "bit": 7,
                "description": "Timer T6 up/down control"
              },
              "T6UDE": {
                "bit": 8,
                "description": "Timer T6 external up/down enable"
              },
              "T6OE": {
                "bit": 9,
                "description": "Overflow/underflow output enable"
              },
              "T6OTL": {
                "bit": 10,
                "description": "Timer T6 overflow toggle latch"
              },
              "BPS2": {
                "bit": 11,
                "description": "GPT2 block prescaler control",
                "width": 2
              },
              "T6CLR": {
                "bit": 14,
                "description": "Timer T6 clear enable bit"
              },
              "T6SR": {
                "bit": 15,
                "description": "Timer T6 reload mode enable"
              }
            }
          }
        },
        "HS": {
          "instances": [
            {
              "name": "HS",
              "base": "0x40024000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "High-side driver control register"
            },
            "HS1_TRIM": {
              "offset": "0x1C",
              "size": 32,
              "description": "High-side driver 1 TRIM register"
            },
            "HS2_TRIM": {
              "offset": "0x20",
              "size": 32,
              "description": "High-side driver 2 TRIM register"
            },
            "IRQCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "High-side driver interrupt status clear register"
            },
            "IRQEN": {
              "offset": "0x10",
              "size": 32,
              "description": "High-side driver interrupt enable register"
            },
            "IRQS": {
              "offset": "0x08",
              "size": 32,
              "description": "High-side driver interrupt status register"
            },
            "PWMSRCSEL": {
              "offset": "0x24",
              "size": 32,
              "description": "High-side PWM source selection register"
            }
          },
          "bits": {
            "CTRL": {
              "HS1_EN": {
                "bit": 0,
                "description": "High side 1 enable"
              },
              "HS1_PWM": {
                "bit": 1,
                "description": "High side 1 PWM enable"
              },
              "HS1_ON": {
                "bit": 2,
                "description": "High side 1 on"
              },
              "HS1_OL_EN": {
                "bit": 3,
                "description": "High side 1 open load detection enable"
              },
              "HS1_CYC_ON_ACTIVE": {
                "bit": 7,
                "description": "High side 1 cyclic ON driver"
              },
              "HS1_SRCTL_SEL": {
                "bit": 8,
                "description": "High side 1 slew rate control select"
              },
              "HS1_OC_SEL": {
                "bit": 12,
                "description": "High side 1 overcurrent threshold selection",
                "width": 2
              },
              "HS2_EN": {
                "bit": 16,
                "description": "High side 2 enable"
              },
              "HS2_PWM": {
                "bit": 17,
                "description": "High side 2 PWM enable"
              },
              "HS2_ON": {
                "bit": 18,
                "description": "High side 2 on"
              },
              "HS2_OL_EN": {
                "bit": 19,
                "description": "High side 2 open load detection enable"
              },
              "HS2_CYC_ON_ACTIVE": {
                "bit": 23,
                "description": "High side 2 cyclic ON driver"
              },
              "HS2_SRCTL_SEL": {
                "bit": 24,
                "description": "High side 2 slew rate control select"
              },
              "HS2_OC_SEL": {
                "bit": 28,
                "description": "High side 2 overcurrent threshold selection",
                "width": 2
              }
            },
            "HS1_TRIM": {
              "HS1_OL_BTFILT_SEL": {
                "bit": 0,
                "description": "Blanking time filter select for HS1 open load detection",
                "width": 2
              },
              "HS1_OC_OT_BTFILT_SEL": {
                "bit": 8,
                "description": "Blanking time filter select for HS1 overcurrent/overtemperature detection",
                "width": 2
              }
            },
            "HS2_TRIM": {
              "HS2_OL_BTFILT_SEL": {
                "bit": 0,
                "description": "Blanking time filter select for HS2 open load detection",
                "width": 2
              },
              "HS2_OC_OT_BTFILT_SEL": {
                "bit": 8,
                "description": "Blanking time/filter select for HS2 overcurrent/overtemperature detection",
                "width": 2
              }
            },
            "IRQCLR": {
              "HS1_OT_ISC": {
                "bit": 5,
                "description": "High Side 1 overtemperature interrupt status clear"
              },
              "HS1_OL_ISC": {
                "bit": 6,
                "description": "High side 1 open load interrupt status clear"
              },
              "HS1_OC_ISC": {
                "bit": 7,
                "description": "High side 1 overcurrent interrupt status clear"
              },
              "HS1_OT_SC": {
                "bit": 13,
                "description": "High side 1 overtemperature status clear"
              },
              "HS1_OL_SC": {
                "bit": 14,
                "description": "High side 1 open load status clear"
              },
              "HS2_OT_ISC": {
                "bit": 21,
                "description": "High side 2 overtemperature interrupt status clear"
              },
              "HS2_OL_ISC": {
                "bit": 22,
                "description": "High side 2 open load interrupt status clear"
              },
              "HS2_OC_ISC": {
                "bit": 23,
                "description": "High side 2 overcurrent interrupt status clear"
              },
              "HS2_OT_SC": {
                "bit": 29,
                "description": "High side 2 overtemperature status clear"
              },
              "HS2_OL_SC": {
                "bit": 30,
                "description": "High side 2 open load status clear"
              }
            },
            "IRQEN": {
              "HS1_OT_IEN": {
                "bit": 5,
                "description": "High Side 1 overtemperature interrupt enable"
              },
              "HS1_OL_IEN": {
                "bit": 6,
                "description": "High side 1 open load interrupt enable"
              },
              "HS1_OC_IEN": {
                "bit": 7,
                "description": "High side 1 overcurrent interrupt enable"
              },
              "HS2_OT_IEN": {
                "bit": 21,
                "description": "High side 2 overtemperature interrupt enable"
              },
              "HS2_OL_IEN": {
                "bit": 22,
                "description": "High side 2 open load interrupt enable"
              },
              "HS2_OC_IEN": {
                "bit": 23,
                "description": "High side 2 overcurrent interrupt enable"
              }
            },
            "IRQS": {
              "HS1_OT_IS": {
                "bit": 5,
                "description": "High side 1 overtemperature interrupt status"
              },
              "HS1_OL_IS": {
                "bit": 6,
                "description": "High side 1 open load interrupt status"
              },
              "HS1_OC_IS": {
                "bit": 7,
                "description": "High side 1 overcurrent interrupt status"
              },
              "HS1_OT_STS": {
                "bit": 13,
                "description": "High side 1 overtemperature status"
              },
              "HS1_OL_STS": {
                "bit": 14,
                "description": "High side 1 open load interrupt status"
              },
              "HS2_OT_IS": {
                "bit": 21,
                "description": "High side 2 overtemperature interrupt status"
              },
              "HS2_OL_IS": {
                "bit": 22,
                "description": "High side 2 open load interrupt status"
              },
              "HS2_OC_IS": {
                "bit": 23,
                "description": "High side 2 overcurrent interrupt status"
              },
              "HS2_OT_STS": {
                "bit": 29,
                "description": "High side 2 overtemperature status"
              },
              "HS2_OL_STS": {
                "bit": 30,
                "description": "High side 2 open load interrupt status"
              }
            },
            "PWMSRCSEL": {
              "HS2_SRC_SEL": {
                "bit": 0,
                "description": "HS2 PWM source selection",
                "width": 3
              },
              "HS1_SRC_SEL": {
                "bit": 3,
                "description": "HS1 PWM source selection",
                "width": 3
              }
            }
          }
        },
        "LS": {
          "instances": [
            {
              "name": "LS",
              "base": "0x4001C000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Low-side driver control register"
            },
            "IRQCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Low-side driver interrupt status clear register"
            },
            "IRQEN": {
              "offset": "0x10",
              "size": 32,
              "description": "Low-side driver interrupt enable register"
            },
            "IRQS": {
              "offset": "0x08",
              "size": 32,
              "description": "Low-side driver interrupt status register"
            },
            "LS1_TRIM": {
              "offset": "0x18",
              "size": 32,
              "description": "Low-side 1 reference current trimming register"
            },
            "LS2_TRIM": {
              "offset": "0x20",
              "size": 32,
              "description": "Low-side 2 reference current trimming register"
            },
            "PWMSRCSEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Low-side PWM source selection register"
            }
          },
          "bits": {
            "CTRL": {
              "LS1_EN": {
                "bit": 0,
                "description": "Low-side switch 1 enable"
              },
              "LS1_PWM": {
                "bit": 1,
                "description": "Low-side switch 1 PWM enable"
              },
              "LS1_ON": {
                "bit": 2,
                "description": "Low-side switch 1 on/off"
              },
              "LS1_OL_EN": {
                "bit": 3,
                "description": "Open load detection enable"
              },
              "LS1_SRCTL_SEL": {
                "bit": 8,
                "description": "Low-side switch 1 slew rate selection"
              },
              "LS2_EN": {
                "bit": 16,
                "description": "Low-side switch 2 enable"
              },
              "LS2_PWM": {
                "bit": 17,
                "description": "Low-side switch 2 PWM enable"
              },
              "LS2_ON": {
                "bit": 18,
                "description": "Low-Side switch 2 on/off"
              },
              "LS2_OL_EN": {
                "bit": 19,
                "description": "Open load detection enable"
              },
              "LS2_SRCTL_SEL": {
                "bit": 24,
                "description": "Low-side switch 2 slew rate selection"
              }
            },
            "IRQCLR": {
              "LS1_OT_PREWARN_ISC": {
                "bit": 4,
                "description": "Low-side 1 overtemperature prewarn interrupt status clear"
              },
              "LS1_OT_ISC": {
                "bit": 5,
                "description": "Low-side 1 overtemperature interrupt status clear"
              },
              "LS1_OL_ISC": {
                "bit": 6,
                "description": "Low-side 1 open load interrupt status clear"
              },
              "LS1_OC_ISC": {
                "bit": 7,
                "description": "Low-side 1 overcurrent interrupt status clear"
              },
              "LS1_OT_PREWARN_SC": {
                "bit": 12,
                "description": "Low-side 1 overtemperature prewarn status clear"
              },
              "LS1_OT_SC": {
                "bit": 13,
                "description": "Low-side 1 overtemperature status clear"
              },
              "LS1_OL_SC": {
                "bit": 14,
                "description": "Low-side 1 open load status clear"
              },
              "LS2_OT_PREWARN_ISC": {
                "bit": 20,
                "description": "Low-side 2 overtemperature prewarn interrupt status clear"
              },
              "LS2_OT_ISC": {
                "bit": 21,
                "description": "Low-side 2 overtemperature interrupt status clear"
              },
              "LS2_OL_ISC": {
                "bit": 22,
                "description": "Low-side 2 open load interrupt status clear"
              },
              "LS2_OC_ISC": {
                "bit": 23,
                "description": "Low-side 2 overcurrent interrupt status clear"
              },
              "LS2_OT_PREWARN_SC": {
                "bit": 28,
                "description": "Low-side 2 overtemperature prewarn status clear"
              },
              "LS2_OT_SC": {
                "bit": 29,
                "description": "Low-side switch 2 overtemperature status clear"
              },
              "LS2_OL_SC": {
                "bit": 30,
                "description": "Low-side 2 open load status clear"
              }
            },
            "IRQEN": {
              "LS1_OT_PREWARN_IEN": {
                "bit": 4,
                "description": "Low-side 1 overtemperature prewarn interrupt enable"
              },
              "LS1_OT_IEN": {
                "bit": 5,
                "description": "Low-side 1 overtemperature interrupt enable"
              },
              "LS1_OL_IEN": {
                "bit": 6,
                "description": "Low-side 1 open load interrupt enable"
              },
              "LS1_OC_IEN": {
                "bit": 7,
                "description": "Low-side 1 overcurrent interrupt enable"
              },
              "LS2_OT_PREWARN_IEN": {
                "bit": 20,
                "description": "Low-side 2 overtemperature prewarn interrupt enable"
              },
              "LS2_OT_IEN": {
                "bit": 21,
                "description": "Low-side 2 overtemperature interrupt enable"
              },
              "LS2_OL_IEN": {
                "bit": 22,
                "description": "Low-side 2 open load interrupt enable"
              },
              "LS2_OC_IEN": {
                "bit": 23,
                "description": "Low-side 2 overcurrent interrupt enable"
              }
            },
            "IRQS": {
              "LS1_OT_PREWARN_IS": {
                "bit": 4,
                "description": "Low-Side 1 overtemperature prewarning interrupt status"
              },
              "LS1_OT_IS": {
                "bit": 5,
                "description": "Low-Side 1 overtemperature interrupt status"
              },
              "LS1_OL_IS": {
                "bit": 6,
                "description": "Low-Side 1 open load interrupt status"
              },
              "LS1_OC_IS": {
                "bit": 7,
                "description": "Low-Side 1 overcurrent interrupt status"
              },
              "LS1_OT_PREWARN_STS": {
                "bit": 12,
                "description": "Low-Side 1 overtemperature prewarning status"
              },
              "LS1_OT_STS": {
                "bit": 13,
                "description": "Low-Side 1 overtemperature status"
              },
              "LS1_OL_STS": {
                "bit": 14,
                "description": "Low-Side 1 open load status"
              },
              "LS2_OT_PREWARN_IS": {
                "bit": 20,
                "description": "Low-Side 2 overtemperature prewarning interrupt status"
              },
              "LS2_OT_IS": {
                "bit": 21,
                "description": "Low-Side 2 overtemperature interrupt status"
              },
              "LS2_OL_IS": {
                "bit": 22,
                "description": "Low-Side 2 open load interrupt status"
              },
              "LS2_OC_IS": {
                "bit": 23,
                "description": "Low-Side 2 overcurrent interrupt status"
              },
              "LS2_OT_PREWARN_STS": {
                "bit": 28,
                "description": "Low-Side 2 overtemperature prewarning status"
              },
              "LS2_OT_STS": {
                "bit": 29,
                "description": "Low-Side 2 overtemperature status"
              },
              "LS2_OL_STS": {
                "bit": 30,
                "description": "Low-side 2 open load status"
              }
            },
            "LS1_TRIM": {
              "LS1_OL_BTFILT_SEL": {
                "bit": 0,
                "description": "Open load blank time select for LS1",
                "width": 2
              },
              "LS1_OC_BTFILT_SEL": {
                "bit": 8,
                "description": "Overcurrent blanktime select for LS1",
                "width": 2
              }
            },
            "LS2_TRIM": {
              "LS2_OL_BTFILT_SEL": {
                "bit": 0,
                "description": "Open load blank time select for LS2",
                "width": 2
              },
              "LS2_OC_BTFILT_SEL": {
                "bit": 8,
                "description": "Overcurrent blank time select for LS2",
                "width": 2
              }
            },
            "PWMSRCSEL": {
              "LS2_SRC_SEL": {
                "bit": 0,
                "description": "LS2 PWM source selection",
                "width": 3
              },
              "LS1_SRC_SEL": {
                "bit": 3,
                "description": "LS1 PWM source selection",
                "width": 3
              }
            }
          }
        },
        "MF": {
          "instances": [
            {
              "name": "MF",
              "base": "0x48018000"
            }
          ],
          "registers": {
            "REF1_STS": {
              "offset": "0x14",
              "size": 32,
              "description": "Reference 1 status register"
            },
            "TEMPSENSE_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Temperature sensor control register"
            }
          },
          "bits": {
            "REF1_STS": {
              "REFBG_LOTHWARN_STS": {
                "bit": 4,
                "description": "Status for Undervoltage threshold measurement of internal VAREF"
              },
              "REFBG_UPTHWARN_STS": {
                "bit": 5,
                "description": "Status for overvoltage threshold measurement of internal VAREF"
              }
            },
            "TEMPSENSE_CTRL": {
              "LS_OTWARN_STS": {
                "bit": 4,
                "description": "Low-side overtemperature warning (MU) status"
              },
              "LS_OT_STS": {
                "bit": 5,
                "description": "Low-side overtemperature (MU) status"
              },
              "SYS_OTWARN_STS": {
                "bit": 6,
                "description": "System overtemperature warning (MU) status"
              },
              "SYS_OT_STS": {
                "bit": 7,
                "description": "System overtemperature (MU) status"
              }
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x50004000"
            }
          ],
          "registers": {
            "CNF_RST_TFB": {
              "offset": "0x6C",
              "size": 32,
              "description": "Reset blind time register"
            },
            "CNF_WAKE_FILTER": {
              "offset": "0xAC",
              "size": 32,
              "description": "PMU wake-up timing register"
            },
            "GPIO_WAKE_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port wake status register"
            },
            "GPUDATA0to3": {
              "offset": "0xC0",
              "size": 32,
              "description": "General purpose user DATA0to3 register"
            },
            "GPUDATA4to7": {
              "offset": "0xC4",
              "size": 32,
              "description": "General purpose user DATA4to7 register"
            },
            "GPUDATA8to11": {
              "offset": "0xC8",
              "size": 32,
              "description": "General purpose user DATA8to11 register"
            },
            "HIGHSIDE_CTRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "High-side control register"
            },
            "LIN_WAKE_EN": {
              "offset": "0x50",
              "size": 32,
              "description": "LIN wake enable register"
            },
            "MON_CNF1": {
              "offset": "0x34",
              "size": 32,
              "description": "Settings monitor 1-4 register"
            },
            "MON_CNF2": {
              "offset": "0x38",
              "size": 32,
              "description": "Settings monitor 5 register"
            },
            "RESET_STS": {
              "offset": "0x10",
              "size": 32,
              "description": "Reset status register"
            },
            "SLEEP": {
              "offset": "0x20",
              "size": 32,
              "description": "PMU sleep behavior register"
            },
            "SUPPLY_STS": {
              "offset": "0x08",
              "size": 32,
              "description": "Voltage reg status register"
            },
            "VDDEXT_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "VDDEXT control register"
            },
            "WAKE_CNF_GPIO1": {
              "offset": "0xCC",
              "size": 32,
              "description": "Wake configuration GPIO port 1 register"
            },
            "WAKE_STATUS": {
              "offset": "0x00",
              "size": 32,
              "description": "Main wake status register"
            },
            "WFS": {
              "offset": "0x70",
              "size": 32,
              "description": "WFS system fail register"
            }
          },
          "bits": {
            "CNF_RST_TFB": {
              "RST_TFB": {
                "bit": 0,
                "description": "Reset pin blind time selection bits",
                "width": 2
              }
            },
            "CNF_WAKE_FILTER": {
              "CNF_LIN_FT": {
                "bit": 0,
                "description": "Wake-up filter time for LIN WAKE"
              },
              "CNF_MON_FT": {
                "bit": 1,
                "description": "Wake-up filter time for monitoring inputs"
              },
              "CNF_GPIO_FT": {
                "bit": 2,
                "description": "Wake-up filter time for general purpose IO",
                "width": 2
              }
            },
            "GPIO_WAKE_STATUS": {
              "GPIO1_STS_0": {
                "bit": 8,
                "description": "Wake GPIO1_0"
              },
              "GPIO1_STS_1": {
                "bit": 9,
                "description": "Wake GPIO1_1"
              },
              "GPIO1_STS_2": {
                "bit": 10,
                "description": "Wake GPIO1_2"
              },
              "GPIO1_STS_4": {
                "bit": 12,
                "description": "Wake GPIO1_4"
              }
            },
            "GPUDATA0to3": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0 storage byte",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "DATA1 storage byte",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "DATA2 storage byte",
                "width": 8
              },
              "DATA3": {
                "bit": 24,
                "description": "DATA3 storage byte",
                "width": 8
              }
            },
            "GPUDATA4to7": {
              "DATA4": {
                "bit": 0,
                "description": "DATA4 storage byte",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "DATA5 storage byte",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "DATA6 storage byte",
                "width": 8
              },
              "DATA7": {
                "bit": 24,
                "description": "DATA7 storage byte",
                "width": 8
              }
            },
            "GPUDATA8to11": {
              "DATA8": {
                "bit": 0,
                "description": "DATA8 storage byte",
                "width": 8
              },
              "DATA9": {
                "bit": 8,
                "description": "DATA9 storage byte",
                "width": 8
              },
              "DATA10": {
                "bit": 16,
                "description": "DATA10 storage byte",
                "width": 8
              },
              "DATA11": {
                "bit": 24,
                "description": "DATA11 storage byte",
                "width": 8
              }
            },
            "HIGHSIDE_CTRL": {
              "HS1_CYC_EN": {
                "bit": 2,
                "description": "High-side 1 switch enable for cyclic sense"
              },
              "HS2_CYC_EN": {
                "bit": 10,
                "description": "High-side 2 switch enable for cyclic sense"
              }
            },
            "LIN_WAKE_EN": {
              "LIN_EN": {
                "bit": 7,
                "description": "Lin wake enable"
              }
            },
            "MON_CNF1": {
              "MON1_EN": {
                "bit": 0,
                "description": "MON1 enable"
              },
              "MON1_FALL": {
                "bit": 1,
                "description": "MON1 wake-up on falling edge enable"
              },
              "MON1_RISE": {
                "bit": 2,
                "description": "MON1 wake-up on rising edge enable"
              },
              "MON1_CYC": {
                "bit": 3,
                "description": "MON1 for cycle sense enable"
              },
              "MON1_PD": {
                "bit": 4,
                "description": "Pull-down current source for MON1 input enable"
              },
              "MON1_PU": {
                "bit": 5,
                "description": "Pull-up current source for MON1 input enable"
              },
              "MON1_STS": {
                "bit": 7,
                "description": "MON1 status input"
              },
              "MON2_EN": {
                "bit": 8,
                "description": "MON2 enable"
              },
              "MON2_FALL": {
                "bit": 9,
                "description": "MON2 wake-up on falling edge enable"
              },
              "MON2_RISE": {
                "bit": 10,
                "description": "MON2 wake-up on rising edge enable"
              },
              "MON2_CYC": {
                "bit": 11,
                "description": "MON2 for cycle sense enable"
              },
              "MON2_PD": {
                "bit": 12,
                "description": "Pull-down current source for MON2 Input enable"
              },
              "MON2_PU": {
                "bit": 13,
                "description": "Pull-up current source for MON2 input enable"
              },
              "MON2_STS": {
                "bit": 15,
                "description": "MON2 status input"
              },
              "MON3_EN": {
                "bit": 16,
                "description": "MON3 enable"
              },
              "MON3_FALL": {
                "bit": 17,
                "description": "MON3 wake-up on falling edge enable"
              },
              "MON3_RISE": {
                "bit": 18,
                "description": "MON3 wake-up on rising edge enable"
              },
              "MON3_CYC": {
                "bit": 19,
                "description": "MON3 for cycle sense enable"
              },
              "MON3_PD": {
                "bit": 20,
                "description": "Pull-down current source for MON3 input enable"
              },
              "MON3_PU": {
                "bit": 21,
                "description": "Pull-up current source for MON3 Input enable"
              },
              "MON3_STS": {
                "bit": 23,
                "description": "MON3 Status Input"
              },
              "MON4_EN": {
                "bit": 24,
                "description": "MON4 Enable"
              },
              "MON4_FALL": {
                "bit": 25,
                "description": "MON4 wake-up on falling edge enable"
              },
              "MON4_RISE": {
                "bit": 26,
                "description": "MON4 wake-up on rising edge enable"
              },
              "MON4_CYC": {
                "bit": 27,
                "description": "MON4 for cycle sense enable"
              },
              "MON4_PD": {
                "bit": 28,
                "description": "Pull-down current source for MON4 input enable"
              },
              "MON4_PU": {
                "bit": 29,
                "description": "Pull-up current source for MON4 input enable"
              },
              "MON4_STS": {
                "bit": 31,
                "description": "MON4 status input"
              }
            },
            "MON_CNF2": {
              "MON5_EN": {
                "bit": 0,
                "description": "MON5 enable"
              },
              "MON5_FALL": {
                "bit": 1,
                "description": "MON5 wake-up on falling edge enable"
              },
              "MON5_RISE": {
                "bit": 2,
                "description": "MON5 wake-up on rising edge enable"
              },
              "MON5_CYC": {
                "bit": 3,
                "description": "MON5 for cycle sense enable"
              },
              "MON5_PD": {
                "bit": 4,
                "description": "Pull-down current source for MON5 input enable"
              },
              "MON5_PU": {
                "bit": 5,
                "description": "Pull-up current source for MON5 input enable"
              },
              "MON5_STS": {
                "bit": 7,
                "description": "MON5 status input"
              }
            },
            "RESET_STS": {
              "SYS_FAIL": {
                "bit": 0,
                "description": "Flag which indicates a reset caused by a system fail reported in the corresponding fail register"
              },
              "PMU_WAKE": {
                "bit": 1,
                "description": "Flag which indicates a reset caused by stop-exit"
              },
              "PMU_SleepEX": {
                "bit": 2,
                "description": "Flag which indicates a reset caused by sleep-exit"
              },
              "PMU_LPR": {
                "bit": 3,
                "description": "Low priority resets"
              },
              "PMU_ClkWDT": {
                "bit": 4,
                "description": "Clock watchdog (CLKWDT) reset flag"
              },
              "PMU_ExtWDT": {
                "bit": 5,
                "description": "External watchdog (WDT1) reset flag"
              },
              "PMU_PIN": {
                "bit": 6,
                "description": "PIN-reset flag"
              },
              "PMU_VS_POR": {
                "bit": 7,
                "description": "Power-on reset flag"
              },
              "PMU_SOFT": {
                "bit": 9,
                "description": "Soft-reset flag"
              },
              "LOCKUP": {
                "bit": 10,
                "description": "Lockup-reset flag"
              }
            },
            "SLEEP": {
              "WAKE_W_RST": {
                "bit": 0,
                "description": "Wake-up with reset execution"
              },
              "EN_0V9_N": {
                "bit": 1,
                "description": "Enables the reduction of the VDDC regulator output to reduced voltage during stop mode"
              },
              "CYC_WAKE_EN": {
                "bit": 2,
                "description": "Enabling cyclic wake"
              },
              "CYC_SENSE_EN": {
                "bit": 3,
                "description": "Enabling cyclic sense"
              },
              "CYC_SENSE_M03": {
                "bit": 8,
                "description": "Mantissa",
                "width": 4
              },
              "CYC_SENSE_E01": {
                "bit": 12,
                "description": "Exponent",
                "width": 2
              },
              "CYC_WAKE_M03": {
                "bit": 16,
                "description": "Mantissa",
                "width": 4
              },
              "CYC_WAKE_E01": {
                "bit": 20,
                "description": "Exponent",
                "width": 2
              },
              "CYC_SENSE_S_DEL": {
                "bit": 24,
                "description": "Sample delay in cyclic sense mode",
                "width": 3
              }
            },
            "SUPPLY_STS": {
              "PMU_1V5_OVERVOLT": {
                "bit": 0,
                "description": "Overvoltage at VDDC regulator"
              },
              "PMU_1V5_OVERLOAD": {
                "bit": 1,
                "description": "Overload at VDDC regulator"
              },
              "PMU_1V5_FAIL_EN": {
                "bit": 2,
                "description": "Enabling of VDDC status information as interrupt source"
              },
              "PMU_5V_OVERVOLT": {
                "bit": 4,
                "description": "Overvoltage at VDDP regulator"
              },
              "PMU_5V_OVERLOAD": {
                "bit": 5,
                "description": "Overload at VDDP regulator"
              },
              "PMU_5V_FAIL_EN": {
                "bit": 6,
                "description": "Enabling of VDDP status information as interrupt source"
              }
            },
            "VDDEXT_CTRL": {
              "VDDEXT_ENABLE": {
                "bit": 0,
                "description": "VDDEXT supply enable"
              },
              "VDDEXT_CYC_EN": {
                "bit": 1,
                "description": "VDDEXT supply for cyclic sense enable"
              },
              "VDDEXT_FAIL_EN": {
                "bit": 2,
                "description": "Enabling of VDDEXT supply status information as interrupt source"
              },
              "VDDEXT_OT_IS": {
                "bit": 3,
                "description": "VDDEXT supply overtemperature interrupt status"
              },
              "VDDEXT_UV_IS": {
                "bit": 4,
                "description": "VDDEXT supply undervoltage interrupt status"
              },
              "VDDEXT_OT_STS": {
                "bit": 5,
                "description": "VDDEXT supply overtemperature status"
              },
              "VDDEXT_OT": {
                "bit": 6,
                "description": "VDDEXT supply overtemperature"
              },
              "VDDEXT_STABLE": {
                "bit": 7,
                "description": "VDDEXT supply stable"
              },
              "VDDEXT_OT_ISC": {
                "bit": 11,
                "description": "VDDEXT supply overtemperature interrupt status clear"
              },
              "VDDEXT_UV_ISC": {
                "bit": 12,
                "description": "VDDEXT supply undervoltage interrupt status clear"
              },
              "VDDEXT_OT_SC": {
                "bit": 13,
                "description": "VDDEXT supply overtemperature status clear"
              }
            },
            "WAKE_CNF_GPIO1": {
              "RI_0": {
                "bit": 0,
                "description": "Port 1_0 wake-up on rising edge enable"
              },
              "RI_1": {
                "bit": 1,
                "description": "Port 1_1 wake-up on rising edge enable"
              },
              "RI_2": {
                "bit": 2,
                "description": "Port 1_2 wake-up on rising edge enable"
              },
              "RI_4": {
                "bit": 4,
                "description": "Port 1_4 wake-up on rising edge enable"
              },
              "FA_0": {
                "bit": 8,
                "description": "Port 1_0 wake-up on falling edge enable"
              },
              "FA_1": {
                "bit": 9,
                "description": "Port 1_1 wake-up on falling edge enable"
              },
              "FA_2": {
                "bit": 10,
                "description": "Port 1_2 wake-up on falling edge enable"
              },
              "FA_4": {
                "bit": 12,
                "description": "Port 1_4 wake-up on falling edge enable"
              },
              "CYC_0": {
                "bit": 16,
                "description": "GPIO1_0 input for cycle sense enable"
              },
              "CYC_1": {
                "bit": 17,
                "description": "GPIO1_1 input for cycle sense enable"
              },
              "CYC_2": {
                "bit": 18,
                "description": "GPIO1_2 input for cycle sense enable"
              },
              "CYC_4": {
                "bit": 20,
                "description": "GPIO1_4 input for cycle sense enable"
              }
            },
            "WAKE_STATUS": {
              "LIN_WAKE": {
                "bit": 0,
                "description": "Wake-up via LIN- Message"
              },
              "MON": {
                "bit": 1,
                "description": "Wake-up via MON which is a logical OR combination of all Wake_STS_MON bits"
              },
              "GPIO1": {
                "bit": 3,
                "description": "Wake-up via GPIO1 which is a logical OR combination of all Wake_STS_GPIO1 bits"
              },
              "CYC_WAKE": {
                "bit": 4,
                "description": "Wake-up caused by cyclic wake"
              },
              "FAIL": {
                "bit": 5,
                "description": "Wake-up after VDDEXT fail"
              },
              "MON1_WAKE_STS": {
                "bit": 8,
                "description": "Status of MON1"
              },
              "MON2_WAKE_STS": {
                "bit": 9,
                "description": "Status of MON2"
              },
              "MON3_WAKE_STS": {
                "bit": 10,
                "description": "Status of MON3"
              },
              "MON4_WAKE_STS": {
                "bit": 11,
                "description": "Status of MON4"
              },
              "MON5_WAKE_STS": {
                "bit": 12,
                "description": "Status of MON5"
              },
              "VDDEXT_OT": {
                "bit": 17,
                "description": "Wake VDDEXT overtemperature"
              },
              "VDDEXT_UV": {
                "bit": 18,
                "description": "Wake VDDEXT undervoltage"
              }
            },
            "WFS": {
              "SUPP_SHORT": {
                "bit": 0,
                "description": "Supply short"
              },
              "PMU_1V5_OVL": {
                "bit": 2,
                "description": "VDDC overload flag"
              },
              "PMU_5V_OVL": {
                "bit": 3,
                "description": "VDDP overload flag"
              },
              "SYS_OT": {
                "bit": 5,
                "description": "System overtemperature indication flag"
              },
              "WDT1_SEQ_FAIL": {
                "bit": 6,
                "description": "External watchdog (WDT1) sequential fail"
              },
              "LP_CLKWD": {
                "bit": 7,
                "description": "LP_CLKWD"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT",
              "base": "0x48028000"
            }
          ],
          "registers": {
            "P0_ALTSEL0": {
              "offset": "0x14",
              "size": 32,
              "description": "Port 0 alternate select 0 register"
            },
            "P0_ALTSEL1": {
              "offset": "0x18",
              "size": 32,
              "description": "Port 0 alternate select 1 register"
            },
            "P0_DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 0 data register"
            },
            "P0_DIR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port 0 direction register"
            },
            "P0_OD": {
              "offset": "0x08",
              "size": 32,
              "description": "Port 0 open drain control register"
            },
            "P0_PUDEN": {
              "offset": "0x10",
              "size": 32,
              "description": "Port 0 pull-up/pull-down enable register"
            },
            "P0_PUDSEL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port 0 pull-up/pull-down select register"
            },
            "P1_ALTSEL0": {
              "offset": "0x34",
              "size": 32,
              "description": "Port 1 alternate select 0 register"
            },
            "P1_ALTSEL1": {
              "offset": "0x38",
              "size": 32,
              "description": "Port 1 alternate select 1 register"
            },
            "P1_DATA": {
              "offset": "0x20",
              "size": 32,
              "description": "Port 1 data register"
            },
            "P1_DIR": {
              "offset": "0x24",
              "size": 32,
              "description": "Port 1 direction register"
            },
            "P1_OD": {
              "offset": "0x28",
              "size": 32,
              "description": "Port 1 open drain control register"
            },
            "P1_PUDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Port 1 pull-up/pull-down enable register"
            },
            "P1_PUDSEL": {
              "offset": "0x2C",
              "size": 32,
              "description": "Port 1 pull-up/pull-down select register"
            },
            "P2_DATA": {
              "offset": "0x40",
              "size": 32,
              "description": "Port 2 data register"
            },
            "P2_DIR": {
              "offset": "0x44",
              "size": 32,
              "description": "Port 2 direction register"
            },
            "P2_PUDEN": {
              "offset": "0x50",
              "size": 32,
              "description": "Port 2 pull-up/pull-down enable register"
            },
            "P2_PUDSEL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Port 2 pull-up/pull-down select register"
            }
          },
          "bits": {
            "P0_ALTSEL0": {
              "PP0": {
                "bit": 0,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP1": {
                "bit": 1,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP2": {
                "bit": 2,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP3": {
                "bit": 3,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP4": {
                "bit": 4,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP5": {
                "bit": 5,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              }
            },
            "P0_ALTSEL1": {
              "PP0": {
                "bit": 0,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP1": {
                "bit": 1,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP2": {
                "bit": 2,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP3": {
                "bit": 3,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP4": {
                "bit": 4,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              },
              "PP5": {
                "bit": 5,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P0_ALTSEL0.PPx and P0_ALTSEL1.PPx)"
              }
            },
            "P0_DATA": {
              "PP0": {
                "bit": 0,
                "description": "Port 0 pin 0 data value"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 0 pin 1 data value"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 0 pin 2 data value"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 0 pin 3 data value"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 0 pin 4 data value"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 0 pin 5 data value"
              },
              "PP0_STS": {
                "bit": 16,
                "description": "Port 0 pin 0 data value (read back of port data when IO is configured as output)"
              },
              "PP1_STS": {
                "bit": 17,
                "description": "Port 0 pin 1 data value (read back of port data when IO is configured as output)"
              },
              "PP2_STS": {
                "bit": 18,
                "description": "Port 0 pin 2 data value (read back of port data when IO is configured as output)"
              },
              "PP3_STS": {
                "bit": 19,
                "description": "Port 0 pin 3 data value (read back of port data when IO is configured as output)"
              },
              "PP4_STS": {
                "bit": 20,
                "description": "Port 0 pin 4 data value (read back of port data when IO is configured as output)"
              },
              "PP5_STS": {
                "bit": 21,
                "description": "Port 0 pin 5 data value (read back of port data when IO is configured as output)"
              }
            },
            "P0_DIR": {
              "PP0": {
                "bit": 0,
                "description": "Port 0 pin 0 direction control"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 0 pin 1 direction control"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 0 pin 2 direction control"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 0 pin 3 direction control"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 0 pin 4 direction control"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 0 pin 5 direction control"
              },
              "PP0_INEN": {
                "bit": 16,
                "description": "Port 0 pin 0 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP1_INEN": {
                "bit": 17,
                "description": "Port 0 pin 1 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP2_INEN": {
                "bit": 18,
                "description": "Port 0 pin 2 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP3_INEN": {
                "bit": 19,
                "description": "Port 0 pin 3 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP4_INEN": {
                "bit": 20,
                "description": "Port 0 pin 4 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP5_INEN": {
                "bit": 21,
                "description": "Port 0 pin 5 input Schmitt trigger enable (only valid if IO is configured as output)"
              }
            },
            "P0_OD": {
              "PP0": {
                "bit": 0,
                "description": "Port 0 pin 0 open drain mode"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 0 pin 1 open drain mode"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 0 pin 2 open drain mode"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 0 pin 3 open drain mode"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 0 pin 4 open drain mode"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 0 pin 5 open drain mode"
              }
            },
            "P0_PUDEN": {
              "PP0": {
                "bit": 0,
                "description": "Pull-up/pull-down enable at port 0 bit 0"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-up/pull-down enable at port 0 bit 1"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-up/pull-down enable at port 0 bit 2"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-up/pull-down enable at port 0 bit 3"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-up/pull-down enable at port 0 bit 4"
              },
              "PP5": {
                "bit": 5,
                "description": "Pull-up/pull-down enable at port 0 bit 5"
              }
            },
            "P0_PUDSEL": {
              "PP0": {
                "bit": 0,
                "description": "Pull-up/pull-down select port 0 bit 0"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-up/pull-down select port 0 bit 1"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-up/pull-down select port 0 bit 2"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-up/pull-down select port 0 bit 3"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-up/pull-down select port 0 bit 4"
              },
              "PP5": {
                "bit": 5,
                "description": "Pull-up/pull-down select port 0 bit 5"
              }
            },
            "P1_ALTSEL0": {
              "PP0": {
                "bit": 0,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)"
              },
              "PP1": {
                "bit": 1,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)"
              },
              "PP2": {
                "bit": 2,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)"
              },
              "PP4": {
                "bit": 4,
                "description": "Normal GPIO or alternate select 1, 2 or 3 (depends on bits P1_ALTSEL0.PPx and P1_ALTSEL1.PPx)"
              }
            },
            "P1_ALTSEL1": {
              "PP0": {
                "bit": 0,
                "description": "PP0"
              },
              "PP1": {
                "bit": 1,
                "description": "PP1"
              },
              "PP2": {
                "bit": 2,
                "description": "PP2"
              },
              "PP4": {
                "bit": 4,
                "description": "PP4"
              }
            },
            "P1_DATA": {
              "PP0": {
                "bit": 0,
                "description": "Port 1 pin 0 data value"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 1 pin 1 data value"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 1 pin 2 data value"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 1 pin 4 data value"
              },
              "PP0_STS": {
                "bit": 16,
                "description": "Port 1 pin 0 data value (read back of port data when IO is configured as output)"
              },
              "PP1_STS": {
                "bit": 17,
                "description": "Port 1 pin 1 data value (read back of port data when IO is configured as output)"
              },
              "PP2_STS": {
                "bit": 18,
                "description": "Port 1 pin 2 data value (read back of port data when IO is configured as output)"
              },
              "PP4_STS": {
                "bit": 20,
                "description": "Port 1 pin 4 data value (read back of port data when IO is configured as output)"
              }
            },
            "P1_DIR": {
              "PP0": {
                "bit": 0,
                "description": "Port 1 pin 0 direction control"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 1 pin 1 direction control"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 1 pin 2 direction control"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 1 pin 4 direction control"
              },
              "PP0_INEN": {
                "bit": 16,
                "description": "Port 1 pin 0 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP1_INEN": {
                "bit": 17,
                "description": "Port 1 pin 1 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP2_INEN": {
                "bit": 18,
                "description": "Port 1 pin 2 input Schmitt trigger enable (only valid if IO is configured as output)"
              },
              "PP3_INEN": {
                "bit": 20,
                "description": "Port 1 pin 4 input Schmitt trigger enable (only valid if IO is configured as output)"
              }
            },
            "P1_OD": {
              "PP0": {
                "bit": 0,
                "description": "Port 1 pin 0 open drain mode"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 1 pin 1 open drain mode"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 1 pin 2 open drain mode"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 1 pin 4 open drain mode"
              }
            },
            "P1_PUDEN": {
              "PP0": {
                "bit": 0,
                "description": "Pull-up/pull-down enable at port 1 bit 0"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-up/pull-down enable at port 1 bit 1"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-up/pull-down enable at port 1 bit 2"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-up/pull-down enable at port 1 bit 4"
              }
            },
            "P1_PUDSEL": {
              "PP0": {
                "bit": 0,
                "description": "Pull-up/pull-down select port 1 bit 0"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-up/pull-down select port 1 bit 1"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-up/pull-down select port 1 bit 2"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-up/pull-down select port 1 bit 4"
              }
            },
            "P2_DATA": {
              "PP0": {
                "bit": 0,
                "description": "Port 2 pin 0 data value"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 2 pin 1 data value"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 2 pin 2 data value"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 2 pin 3 data value"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 2 pin 4 data value"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 2 pin 5 data value"
              },
              "PP6": {
                "bit": 6,
                "description": "Port 2 pin 6 data value"
              },
              "PP7": {
                "bit": 7,
                "description": "Port 2 pin 7 data value"
              }
            },
            "P2_DIR": {
              "PP0": {
                "bit": 0,
                "description": "Port 2 pin 0 direction control"
              },
              "PP1": {
                "bit": 1,
                "description": "Port 2 pin 1 direction control"
              },
              "PP2": {
                "bit": 2,
                "description": "Port 2 pin 2 direction control"
              },
              "PP3": {
                "bit": 3,
                "description": "Port 2 pin 3 direction control"
              },
              "PP4": {
                "bit": 4,
                "description": "Port 2 pin 4 direction control"
              },
              "PP5": {
                "bit": 5,
                "description": "Port 2 pin 5 direction control"
              },
              "PP6": {
                "bit": 6,
                "description": "Port 2 pin 6 direction control"
              },
              "PP7": {
                "bit": 7,
                "description": "Port 2 pin 7 direction control"
              }
            },
            "P2_PUDEN": {
              "PP0": {
                "bit": 0,
                "description": "Pull-up/pull-down enable at port 2 bit 0"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-up/pull-down enable at port 2 bit 1"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-up/pull-down enable at port 2 bit 2"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-up/pull-down enable at port 2 bit 3"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-up/pull-down enable at port 2 bit 4"
              },
              "PP5": {
                "bit": 5,
                "description": "Pull-up/pull-down enable at port 2 bit 5"
              },
              "PP6": {
                "bit": 6,
                "description": "Pull-up/pull-down enable at port 2 bit 6"
              },
              "PP7": {
                "bit": 7,
                "description": "Pull-up/pull-down enable at port 2 bit 7"
              }
            },
            "P2_PUDSEL": {
              "PP0": {
                "bit": 0,
                "description": "Pull-up/pull-down select port 2 bit 0"
              },
              "PP1": {
                "bit": 1,
                "description": "Pull-up/pull-down select port 2 bit 1"
              },
              "PP2": {
                "bit": 2,
                "description": "Pull-up/pull-down select port 2 bit 2"
              },
              "PP3": {
                "bit": 3,
                "description": "Pull-up/pull-down select port 2 bit 3"
              },
              "PP4": {
                "bit": 4,
                "description": "Pull-up/pull-down select port 2 bit 4"
              },
              "PP5": {
                "bit": 5,
                "description": "Pull-up/pull-down select port 2 bit 5"
              },
              "PP6": {
                "bit": 6,
                "description": "Pull-up/pull-down select port 2 bit 6"
              },
              "PP7": {
                "bit": 7,
                "description": "Pull-up/pull-down select port 2 bit 7"
              }
            }
          }
        },
        "SCU": {
          "instances": [
            {
              "name": "SCU",
              "base": "0x50005000"
            }
          ],
          "registers": {
            "ADC1_CLK": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC1 peripheral clock register"
            },
            "APCLK": {
              "offset": "0x58",
              "size": 32,
              "description": "Analog peripheral clock register"
            },
            "APCLK_CTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "Analog peripheral clock control register"
            },
            "APCLK_SCLR": {
              "offset": "0x64",
              "size": 32,
              "description": "Analog peripheral clock status clear register"
            },
            "APCLK_STS": {
              "offset": "0x5C",
              "size": 32,
              "description": "Analog peripheral clock status register"
            },
            "BCON1": {
              "offset": "0x88",
              "size": 32,
              "description": "Baud-rate control 1 register"
            },
            "BCON2": {
              "offset": "0x98",
              "size": 32,
              "description": "Baud-rate control 2 register"
            },
            "BG1": {
              "offset": "0x90",
              "size": 32,
              "description": "Baud-rate timer/reload 1 register"
            },
            "BG2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Baud-rate timer/reload 2 register"
            },
            "BGL1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Baud-rate timer/reload, low byte 1 register"
            },
            "BGL2": {
              "offset": "0x9C",
              "size": 32,
              "description": "Baud-rate timer/reload, low byte 2 register"
            },
            "CMCON1": {
              "offset": "0x48",
              "size": 32,
              "description": "Clock control 1 register"
            },
            "CMCON2": {
              "offset": "0x4C",
              "size": 32,
              "description": "Clock control 2 register"
            },
            "COCON": {
              "offset": "0xB4",
              "size": 32,
              "description": "Clock output control register"
            },
            "EDCCON": {
              "offset": "0xD4",
              "size": 32,
              "description": "Error detection and correction control register"
            },
            "EDCSCLR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Error detection and correction status clear register"
            },
            "EDCSTAT": {
              "offset": "0xD8",
              "size": 32,
              "description": "Error detection and correction status register"
            },
            "EMOP": {
              "offset": "0xCC",
              "size": 32,
              "description": "Emergency and program operation status register"
            },
            "EXICON0": {
              "offset": "0x28",
              "size": 32,
              "description": "External interrupt control 0 register"
            },
            "EXICON1": {
              "offset": "0x2C",
              "size": 32,
              "description": "External interrupt control 1 register"
            },
            "GPT12ICLR": {
              "offset": "0x180",
              "size": 32,
              "description": "Timer and counter control/status clear register"
            },
            "GPT12IEN": {
              "offset": "0x15C",
              "size": 32,
              "description": "General purpose timer 12 interrupt enable register"
            },
            "GPT12IRC": {
              "offset": "0x160",
              "size": 32,
              "description": "Timer and counter control/status register"
            },
            "GPT12PISEL": {
              "offset": "0xD0",
              "size": 32,
              "description": "GPT12 peripheral input select register"
            },
            "ID": {
              "offset": "0xA8",
              "size": 32,
              "description": "Identity register"
            },
            "IEN0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt enable 0 register"
            },
            "IRCON0": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt request 0 register"
            },
            "IRCON0CLR": {
              "offset": "0x178",
              "size": 32,
              "description": "Interrupt request 0 clear register"
            },
            "IRCON1": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt request 1 register"
            },
            "IRCON1CLR": {
              "offset": "0x17C",
              "size": 32,
              "description": "Interrupt request 1 clear register"
            },
            "IRCON2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt request 2 register"
            },
            "IRCON2CLR": {
              "offset": "0x190",
              "size": 32,
              "description": "Interrupt request 2 clear register"
            },
            "IRCON3": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt request 3 register"
            },
            "IRCON3CLR": {
              "offset": "0x194",
              "size": 32,
              "description": "Interrupt request 3 clear register"
            },
            "IRCON4": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt request 4 register"
            },
            "IRCON4CLR": {
              "offset": "0x198",
              "size": 32,
              "description": "Interrupt request 4 clear register"
            },
            "IRCON5": {
              "offset": "0x7C",
              "size": 32,
              "description": "Interrupt request 5 register"
            },
            "IRCON5CLR": {
              "offset": "0x19C",
              "size": 32,
              "description": "Interrupt request 5 clear register"
            },
            "LINSCLR": {
              "offset": "0xA4",
              "size": 32,
              "description": "LIN status clear register"
            },
            "LINST": {
              "offset": "0x94",
              "size": 32,
              "description": "LIN status register"
            },
            "MEM_ACC_STS": {
              "offset": "0xE4",
              "size": 32,
              "description": "Memory access status register"
            },
            "MEMSTAT": {
              "offset": "0xDC",
              "size": 32,
              "description": "Memory status register"
            },
            "MODIEN1": {
              "offset": "0x30",
              "size": 32,
              "description": "Peripheral interrupt enable 1 register"
            },
            "MODIEN2": {
              "offset": "0x34",
              "size": 32,
              "description": "Peripheral interrupt enable 2 register"
            },
            "MODIEN3": {
              "offset": "0x38",
              "size": 32,
              "description": "Peripheral interrupt enable 3 register"
            },
            "MODIEN4": {
              "offset": "0x3C",
              "size": 32,
              "description": "Peripheral interrupt enable 4 register"
            },
            "MODPISEL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Peripheral input select register"
            },
            "MODPISEL1": {
              "offset": "0xBC",
              "size": 32,
              "description": "Peripheral input select 1 register"
            },
            "MODPISEL2": {
              "offset": "0xC0",
              "size": 32,
              "description": "Peripheral input select 2 register"
            },
            "MODPISEL3": {
              "offset": "0xC4",
              "size": 32,
              "description": "Peripheral input select 3 register"
            },
            "MODPISEL4": {
              "offset": "0xFC",
              "size": 32,
              "description": "Peripheral input select 4 register"
            },
            "MODSUSP": {
              "offset": "0xC8",
              "size": 32,
              "description": "Module suspend control register"
            },
            "MONIEN": {
              "offset": "0x18C",
              "size": 32,
              "description": "Monitoring input interrupt enable register"
            },
            "NMICON": {
              "offset": "0x24",
              "size": 32,
              "description": "NMI control register"
            },
            "NMISR": {
              "offset": "0x18",
              "size": 32,
              "description": "NMI status register"
            },
            "NMISRCLR": {
              "offset": "0x00",
              "size": 32,
              "description": "NMI status clear register"
            },
            "NVM_PROT_STS": {
              "offset": "0xE0",
              "size": 32,
              "description": "NVM protection status register"
            },
            "OSC_CON": {
              "offset": "0xB0",
              "size": 32,
              "description": "OSC control register"
            },
            "P0_POCON0": {
              "offset": "0xE8",
              "size": 32,
              "description": "Port output control register"
            },
            "P1_POCON0": {
              "offset": "0xF8",
              "size": 32,
              "description": "Port output control register"
            },
            "PASSWD": {
              "offset": "0xAC",
              "size": 32,
              "description": "Password register"
            },
            "PLL_CON": {
              "offset": "0x44",
              "size": 32,
              "description": "PLL control register"
            },
            "PMCON": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral management control register"
            },
            "PMCON0": {
              "offset": "0x40",
              "size": 32,
              "description": "Power mode control 0 register"
            },
            "RSTCON": {
              "offset": "0x68",
              "size": 32,
              "description": "Reset control register"
            },
            "SYS_STRTUP_STS": {
              "offset": "0x74",
              "size": 32,
              "description": "System startup status register"
            },
            "SYSCON0": {
              "offset": "0x70",
              "size": 32,
              "description": "System control 0 register"
            },
            "TCCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "Temperature compensation control register"
            },
            "VTOR": {
              "offset": "0x20",
              "size": 32,
              "description": "Vector table reallocation register"
            },
            "WAKECON": {
              "offset": "0x78",
              "size": 32,
              "description": "Wake-up interrupt control register"
            }
          },
          "bits": {
            "ADC1_CLK": {
              "ADC1_CLK_DIV": {
                "bit": 0,
                "description": "ADC1 clock divider",
                "width": 4
              },
              "DPP1_CLK_DIV": {
                "bit": 8,
                "description": "ADC1 post processing clock divider",
                "width": 2
              }
            },
            "APCLK": {
              "APCLK1FAC": {
                "bit": 0,
                "description": "Analog module clock factor",
                "width": 2
              },
              "APCLK2FAC": {
                "bit": 8,
                "description": "Slow down clock divider for TFILT_CLK generation",
                "width": 5
              },
              "BGCLK_SEL": {
                "bit": 24,
                "description": "Bandgap clock selection"
              },
              "BGCLK_DIV": {
                "bit": 25,
                "description": "Bandgap clock divider"
              }
            },
            "APCLK_CTRL": {
              "APCLK_SET": {
                "bit": 0,
                "description": "Set and overtake flag for clock settings"
              },
              "CLKWDT_IE": {
                "bit": 8,
                "description": "Clock watchdog interrupt enable"
              }
            },
            "APCLK_SCLR": {
              "APCLK1SCLR": {
                "bit": 0,
                "description": "Analog peripherals clock status clear"
              },
              "APCLK2SCLR": {
                "bit": 8,
                "description": "Analog peripherals clock status clear"
              },
              "APCLK3SCLR": {
                "bit": 16,
                "description": "Analog peripherals clock 3 status clear"
              },
              "PLL_LOCK_SCLR": {
                "bit": 24,
                "description": "PLL lock status clear"
              }
            },
            "APCLK_STS": {
              "APCLK1STS": {
                "bit": 0,
                "description": "Analog peripherals clock status",
                "width": 2
              },
              "APCLK2STS": {
                "bit": 8,
                "description": "Analog peripherals clock status",
                "width": 2
              },
              "APCLK3STS": {
                "bit": 16,
                "description": "Loss of clock status"
              },
              "PLL_LOCK": {
                "bit": 24,
                "description": "PLL LOCK status"
              }
            },
            "BCON1": {
              "BR1_R": {
                "bit": 0,
                "description": "Baud-rate generator run control bit"
              },
              "BR1_PRE": {
                "bit": 1,
                "description": "Prescaler bit",
                "width": 3
              }
            },
            "BCON2": {
              "BR2_R": {
                "bit": 0,
                "description": "Baud-rate generator run control bit"
              },
              "BR2_PRE": {
                "bit": 1,
                "description": "Prescaler bit",
                "width": 3
              }
            },
            "BG1": {
              "BG1_BR_VALUE": {
                "bit": 0,
                "description": "Baud-rate timer/reload value UART1",
                "width": 11
              }
            },
            "BG2": {
              "BG2_BR_VALUE": {
                "bit": 0,
                "description": "Baud-rate timer/reload value UART2",
                "width": 11
              }
            },
            "BGL1": {
              "BG1_FD_SEL": {
                "bit": 0,
                "description": "Fractional divider selection",
                "width": 5
              }
            },
            "BGL2": {
              "BG2_FD_SEL": {
                "bit": 0,
                "description": "Fractional divider selection",
                "width": 5
              }
            },
            "CMCON1": {
              "CLKREL": {
                "bit": 0,
                "description": "Slow down clock divider for fCCLK generation",
                "width": 4
              },
              "K2DIV": {
                "bit": 4,
                "description": "PLL K2-divider",
                "width": 2
              },
              "K1DIV": {
                "bit": 6,
                "description": "PLL K1-divider"
              },
              "PDIV": {
                "bit": 8,
                "description": "PLL PDIV-divider",
                "width": 2
              }
            },
            "CMCON2": {
              "PBA0CLKREL": {
                "bit": 0,
                "description": "PBA0 clock divider"
              }
            },
            "COCON": {
              "COREL": {
                "bit": 0,
                "description": "Clock output divider",
                "width": 4
              },
              "COUTS0": {
                "bit": 4,
                "description": "Clock out source select bit 0"
              },
              "TLEN": {
                "bit": 5,
                "description": "Toggle latch enable"
              },
              "COUTS1": {
                "bit": 6,
                "description": "Clock out source select bit 1"
              },
              "EN": {
                "bit": 7,
                "description": "CLKOUT enable"
              }
            },
            "EDCCON": {
              "RIE": {
                "bit": 0,
                "description": "RAM double bit ECC error interrupt enable"
              },
              "NVMIE": {
                "bit": 2,
                "description": "NVM double bit ECC error interrupt enable"
              }
            },
            "EDCSCLR": {
              "RDBEC": {
                "bit": 0,
                "description": "RAM double bit error clear"
              },
              "NVMDBEC": {
                "bit": 2,
                "description": "NVM double bit error clear"
              },
              "RSBEC": {
                "bit": 4,
                "description": "RAM single bit error clear"
              }
            },
            "EDCSTAT": {
              "RDBE": {
                "bit": 0,
                "description": "RAM double bit error"
              },
              "NVMDBE": {
                "bit": 2,
                "description": "NVM double bit error"
              },
              "RSBE": {
                "bit": 4,
                "description": "RAM single bit error"
              }
            },
            "EMOP": {
              "NVMPROP": {
                "bit": 0,
                "description": "NVM program operation status bit"
              },
              "EMPROP": {
                "bit": 1,
                "description": "Emergency program operation status bit"
              }
            },
            "EXICON0": {
              "EXINT0": {
                "bit": 0,
                "description": "External interrupt 0 trigger select",
                "width": 2
              },
              "EXINT1": {
                "bit": 2,
                "description": "External interrupt 1 trigger select",
                "width": 2
              },
              "EXINT2": {
                "bit": 4,
                "description": "External interrupt 2 trigger select",
                "width": 2
              }
            },
            "EXICON1": {
              "MON1": {
                "bit": 0,
                "description": "MON1 input trigger select",
                "width": 2
              },
              "MON2": {
                "bit": 2,
                "description": "MON2 input trigger select",
                "width": 2
              },
              "MON3": {
                "bit": 4,
                "description": "MON3 input trigger select",
                "width": 2
              },
              "MON4": {
                "bit": 6,
                "description": "MON4 input trigger select",
                "width": 2
              },
              "MON5": {
                "bit": 8,
                "description": "MON5 input trigger select",
                "width": 2
              }
            },
            "GPT12ICLR": {
              "GPT1T2C": {
                "bit": 0,
                "description": "GPT module 1 Timer2 interrupt status"
              },
              "GPT1T3C": {
                "bit": 1,
                "description": "GPT module 1 Timer3 interrupt status"
              },
              "GPT1T4C": {
                "bit": 2,
                "description": "GPT module 1 Timer4 interrupt status"
              },
              "GPT2T5C": {
                "bit": 3,
                "description": "GPT module 2 Timer5 interrupt status"
              },
              "GPT2T6C": {
                "bit": 4,
                "description": "GPT module 2 Timer6 interrupt status"
              },
              "GPT12CRC": {
                "bit": 5,
                "description": "GPT12 capture reload interrupt status"
              }
            },
            "GPT12IEN": {
              "T2IE": {
                "bit": 0,
                "description": "GPT12 T2 interrupt enable"
              },
              "T3IE": {
                "bit": 1,
                "description": "GPT12 T3 interrupt enable"
              },
              "T4IE": {
                "bit": 2,
                "description": "GPT12 T4 interrupt enable"
              },
              "T5IE": {
                "bit": 3,
                "description": "GPT12 T5 interrupt enable"
              },
              "T6IE": {
                "bit": 4,
                "description": "GPT12 T6 interrupt enable"
              },
              "CRIE": {
                "bit": 5,
                "description": "GPT12 capture and reload interrupt enable"
              }
            },
            "GPT12IRC": {
              "GPT1T2": {
                "bit": 0,
                "description": "GPT module 1 Timer2 interrupt status"
              },
              "GPT1T3": {
                "bit": 1,
                "description": "GPT module 1 Timer3 interrupt status"
              },
              "GPT1T4": {
                "bit": 2,
                "description": "GPT module 1 Timer4 interrupt status"
              },
              "GPT2T5": {
                "bit": 3,
                "description": "GPT module 2 Timer5 interrupt status"
              },
              "GPT2T6": {
                "bit": 4,
                "description": "GPT module 2 Timer6 interrupt status"
              },
              "GPT12CR": {
                "bit": 5,
                "description": "GPT12 capture reload interrupt status"
              }
            },
            "GPT12PISEL": {
              "GPT12": {
                "bit": 0,
                "description": "GPT12 T3INB/T4IND input select",
                "width": 4
              },
              "TRIG_CONF": {
                "bit": 4,
                "description": "CCU6 trigger Configuration"
              },
              "GPT12_SEL": {
                "bit": 5,
                "description": "CCU6 trigger configuration"
              }
            },
            "ID": {
              "VERID": {
                "bit": 0,
                "description": "Version ID",
                "width": 3
              },
              "PRODID": {
                "bit": 3,
                "description": "Product ID",
                "width": 5
              }
            },
            "IEN0": {
              "EA": {
                "bit": 31,
                "description": "Global interrupt mask"
              }
            },
            "IRCON0": {
              "EXINT0R": {
                "bit": 0,
                "description": "Interrupt flag for external interrupt 0x on rising edge"
              },
              "EXINT0F": {
                "bit": 1,
                "description": "Interrupt flag for external interrupt 0x on falling edge"
              },
              "EXINT1R": {
                "bit": 2,
                "description": "Interrupt flag for external interrupt 1x on rising edge"
              },
              "EXINT1F": {
                "bit": 3,
                "description": "Interrupt flag for external interrupt 1x on falling edge"
              },
              "EXINT2R": {
                "bit": 4,
                "description": "Interrupt flag for external interrupt 2x on rising edge"
              },
              "EXINT2F": {
                "bit": 5,
                "description": "Interrupt flag for external interrupt 2x on falling edge"
              }
            },
            "IRCON0CLR": {
              "EXINT0RC": {
                "bit": 0,
                "description": "Interrupt flag for external interrupt 0x on rising edge"
              },
              "EXINT0FC": {
                "bit": 1,
                "description": "Interrupt flag for external interrupt 0x on falling edge"
              },
              "EXINT1RC": {
                "bit": 2,
                "description": "Interrupt flag for external interrupt 1x on rising edge"
              },
              "EXINT1FC": {
                "bit": 3,
                "description": "Interrupt flag for external interrupt 1x on falling edge"
              },
              "EXINT2RC": {
                "bit": 4,
                "description": "Interrupt flag for external interrupt 2x on rising edge"
              },
              "EXINT2FC": {
                "bit": 5,
                "description": "Interrupt flag for external interrupt 2x on falling edge"
              }
            },
            "IRCON1": {
              "MON1R": {
                "bit": 0,
                "description": "Interrupt flag for MON1x on rising edge"
              },
              "MON1F": {
                "bit": 1,
                "description": "Interrupt flag for MON1x on falling edge"
              },
              "MON2R": {
                "bit": 2,
                "description": "Interrupt flag for MON2x on rising edge"
              },
              "MON2F": {
                "bit": 3,
                "description": "Interrupt flag for MON2x on falling edge"
              },
              "MON3R": {
                "bit": 4,
                "description": "Interrupt flag for MON3x on rising edge"
              },
              "MON3F": {
                "bit": 5,
                "description": "Interrupt flag for MON3x on falling edge"
              },
              "MON4R": {
                "bit": 6,
                "description": "Interrupt flag for MON4x on rising edge"
              },
              "MON4F": {
                "bit": 7,
                "description": "Interrupt flag for MON4x on falling edge"
              },
              "MON5R": {
                "bit": 8,
                "description": "Interrupt flag for MON5x on rising edge"
              },
              "MON5F": {
                "bit": 9,
                "description": "Interrupt flag for MON5x on falling edge"
              }
            },
            "IRCON1CLR": {
              "MON1RC": {
                "bit": 0,
                "description": "Interrupt flag for MON1x on rising edge"
              },
              "MON1FC": {
                "bit": 1,
                "description": "Interrupt flag for MON1x on falling edge"
              },
              "MON2RC": {
                "bit": 2,
                "description": "Interrupt flag for MON2x on rising edge"
              },
              "MON2FC": {
                "bit": 3,
                "description": "Interrupt flag for MON2x on falling edge"
              },
              "MON3RC": {
                "bit": 4,
                "description": "Interrupt flag for MON3x on rising edge"
              },
              "MON3FC": {
                "bit": 5,
                "description": "Interrupt flag for MON3x on falling edge"
              },
              "MON4RC": {
                "bit": 6,
                "description": "Interrupt flag for MON4x on rising edge"
              },
              "MON4FC": {
                "bit": 7,
                "description": "Interrupt flag for MON4x on falling edge"
              },
              "MON5RC": {
                "bit": 8,
                "description": "Interrupt flag for MON5x on rising edge"
              },
              "MON5FC": {
                "bit": 9,
                "description": "Interrupt flag for MON5x on falling edge"
              }
            },
            "IRCON2": {
              "EIR1": {
                "bit": 0,
                "description": "Error interrupt flag for SSC1"
              },
              "TIR1": {
                "bit": 1,
                "description": "Transmit interrupt flag for SSC1"
              },
              "RIR1": {
                "bit": 2,
                "description": "Receive interrupt flag for SSC1"
              }
            },
            "IRCON2CLR": {
              "EIR1C": {
                "bit": 0,
                "description": "Error interrupt flag for SSC1"
              },
              "TIR1C": {
                "bit": 1,
                "description": "Transmit interrupt flag for SSC1"
              },
              "RIR1C": {
                "bit": 2,
                "description": "Receive interrupt flag for SSC1"
              }
            },
            "IRCON3": {
              "EIR2": {
                "bit": 0,
                "description": "Error interrupt flag for SSC2"
              },
              "TIR2": {
                "bit": 1,
                "description": "Transmit interrupt flag for SSC2"
              },
              "RIR2": {
                "bit": 2,
                "description": "Receive interrupt flag for SSC2"
              }
            },
            "IRCON3CLR": {
              "EIR2C": {
                "bit": 0,
                "description": "Error interrupt flag for SSC2"
              },
              "TIR2C": {
                "bit": 1,
                "description": "Transmit interrupt flag for SSC2"
              },
              "RIR2C": {
                "bit": 2,
                "description": "Receive interrupt flag for SSC2"
              }
            },
            "IRCON4": {
              "CCU6SR0": {
                "bit": 0,
                "description": "Interrupt flag 0 for CCU6"
              },
              "CCU6SR1": {
                "bit": 4,
                "description": "Interrupt flag 1 for CCU6"
              },
              "CCU6SR2": {
                "bit": 16,
                "description": "Interrupt flag 2 for CCU6"
              },
              "CCU6SR3": {
                "bit": 20,
                "description": "Interrupt flag 3 for CCU6"
              }
            },
            "IRCON4CLR": {
              "CCU6SR0C": {
                "bit": 0,
                "description": "Interrupt flag 0 for CCU6"
              },
              "CCU6SR1C": {
                "bit": 4,
                "description": "Interrupt flag 1 for CCU6"
              },
              "CCU6SR2C": {
                "bit": 16,
                "description": "Interrupt flag 2 for CCU6"
              },
              "CCU6SR3C": {
                "bit": 20,
                "description": "Interrupt flag 3 for CCU6"
              }
            },
            "IRCON5": {
              "WAKEUP": {
                "bit": 0,
                "description": "Interrupt flag for wake-up"
              }
            },
            "IRCON5CLR": {
              "WAKEUPC": {
                "bit": 0,
                "description": "Clear flag for wake-up interrupt"
              }
            },
            "LINSCLR": {
              "BRKC": {
                "bit": 3,
                "description": "Break field flag clear"
              },
              "EOFSYNC": {
                "bit": 4,
                "description": "End of SYN byte interrupt flag clear"
              },
              "ERRSYNC": {
                "bit": 5,
                "description": "SYN byte error interrupt flag"
              }
            },
            "LINST": {
              "BRDIS": {
                "bit": 0,
                "description": "Baud-rate detection disable"
              },
              "BGSEL": {
                "bit": 1,
                "description": "Baud-rate select for detection",
                "width": 2
              },
              "BRK": {
                "bit": 3,
                "description": "Break field flag"
              },
              "EOFSYN": {
                "bit": 4,
                "description": "End of SYN byte interrupt flag"
              },
              "ERRSYN": {
                "bit": 5,
                "description": "SYN byte error interrupt flag"
              },
              "SYNEN": {
                "bit": 6,
                "description": "End of SYN byte and SYN byte error interrupts enable"
              }
            },
            "MEM_ACC_STS": {
              "NVM_PROT_ERR": {
                "bit": 0,
                "description": "NVM access protection"
              },
              "NVM_ADDR_ERR": {
                "bit": 1,
                "description": "NVM address protection"
              },
              "NVM_SFR_PROT_ERR": {
                "bit": 2,
                "description": "NVM SFR access protection"
              },
              "NVM_SFR_ADDR_ERR": {
                "bit": 3,
                "description": "NVM SFR address protection"
              },
              "ROM_PROT_ERR": {
                "bit": 4,
                "description": "ROM access protection"
              }
            },
            "MEMSTAT": {
              "SECTORINFO": {
                "bit": 0,
                "description": "Sector information",
                "width": 6
              },
              "SASTATUS": {
                "bit": 6,
                "description": "Service algorithm status",
                "width": 2
              }
            },
            "MODIEN1": {
              "EIREN1": {
                "bit": 0,
                "description": "SSC 1 error interrupt enable"
              },
              "TIREN1": {
                "bit": 1,
                "description": "SSC 1 transmit interrupt enable"
              },
              "RIREN1": {
                "bit": 2,
                "description": "SSC 1 receive interrupt enable"
              },
              "EIREN2": {
                "bit": 8,
                "description": "SSC 2 error interrupt enable"
              },
              "TIREN2": {
                "bit": 9,
                "description": "SSC 2 transmit interrupt enable"
              },
              "RIREN2": {
                "bit": 10,
                "description": "SSC 2 receive interrupt enable"
              }
            },
            "MODIEN2": {
              "RIEN1": {
                "bit": 0,
                "description": "UART 1 receive interrupt enable"
              },
              "TIEN1": {
                "bit": 1,
                "description": "UART 1 transmit interrupt enable"
              },
              "EXINT2_EN": {
                "bit": 5,
                "description": "External interrupt 2 enable"
              },
              "RIEN2": {
                "bit": 6,
                "description": "UART 2 receive interrupt enable"
              },
              "TIEN2": {
                "bit": 7,
                "description": "UART 2 transmit interrupt enable"
              }
            },
            "MODIEN3": {
              "IE0": {
                "bit": 0,
                "description": "External interrupt enable"
              }
            },
            "MODIEN4": {
              "IE1": {
                "bit": 0,
                "description": "External interrupt enable"
              }
            },
            "MODPISEL": {
              "EXINT0IS": {
                "bit": 0,
                "description": "External interrupt 0 input select",
                "width": 2
              },
              "EXINT1IS": {
                "bit": 2,
                "description": "External interrupt 1 input select",
                "width": 2
              },
              "EXINT2IS": {
                "bit": 4,
                "description": "External interrupt 2 input select",
                "width": 2
              },
              "URIOS1": {
                "bit": 6,
                "description": "UART1 input select"
              },
              "U_TX_CONDIS": {
                "bit": 7,
                "description": "TRX input select"
              },
              "SSC12_M_SCK_OUTSEL": {
                "bit": 16,
                "description": "Output selection for SSC12_M_SCK"
              },
              "SSC12_M_MTSR_OUTSEL": {
                "bit": 17,
                "description": "Output selection for SSC12_M_MTSR"
              },
              "SSC12_S_MRST_OUTSEL": {
                "bit": 18,
                "description": "Output selection for SSC12_S_MRST"
              }
            },
            "MODPISEL1": {
              "XTAL12EN": {
                "bit": 0,
                "description": "Pins XTAL1/2 enable bit"
              },
              "T2EXCON": {
                "bit": 6,
                "description": "Timer 2 external input control"
              },
              "T21EXCON": {
                "bit": 7,
                "description": "Timer 21 external input control"
              }
            },
            "MODPISEL2": {
              "T2IS": {
                "bit": 0,
                "description": "Timer 2 input select",
                "width": 2
              },
              "T21IS": {
                "bit": 2,
                "description": "Timer 21 input select",
                "width": 2
              },
              "T2EXIS": {
                "bit": 4,
                "description": "Timer 2 external input select",
                "width": 2
              },
              "T21EXIS": {
                "bit": 6,
                "description": "Timer 21 external input select",
                "width": 2
              }
            },
            "MODPISEL3": {
              "URIOS2": {
                "bit": 6,
                "description": "UART2 input select"
              }
            },
            "MODPISEL4": {
              "DU1TRIGGEN": {
                "bit": 0,
                "description": "Differential unit trigger enable",
                "width": 3
              },
              "DU2TRIGGEN": {
                "bit": 8,
                "description": "Differential unit trigger enable",
                "width": 3
              },
              "DU3TRIGGEN": {
                "bit": 16,
                "description": "Differential unit trigger enable",
                "width": 3
              },
              "DU4TRIGGEN": {
                "bit": 24,
                "description": "Differential unit trigger enable",
                "width": 3
              }
            },
            "MODSUSP": {
              "T12SUSP": {
                "bit": 1,
                "description": "Timer 12 debug suspend bit"
              },
              "T13SUSP": {
                "bit": 2,
                "description": "Timer 13 debug suspend bit"
              },
              "T2_SUSP": {
                "bit": 3,
                "description": "Timer 2 debug suspend bit"
              },
              "GPT12_SUSP": {
                "bit": 4,
                "description": "GPT12 debug suspend bit"
              },
              "T21_SUSP": {
                "bit": 6,
                "description": "Timer 21 debug suspend bit"
              },
              "WDT1SUSP": {
                "bit": 7,
                "description": "Watchdog timer 1 debug suspend bit"
              },
              "MU_SUSP": {
                "bit": 9,
                "description": "Measurement unit debug suspend bit"
              },
              "ADC1_SUSP": {
                "bit": 10,
                "description": "ADC1 unit debug suspend bit"
              }
            },
            "MONIEN": {
              "MON1IE": {
                "bit": 0,
                "description": "MON1 interrupt enable"
              },
              "MON2IE": {
                "bit": 1,
                "description": "MON2 interrupt enable"
              },
              "MON3IE": {
                "bit": 2,
                "description": "MON3 interrupt enable"
              },
              "MON4IE": {
                "bit": 3,
                "description": "MON4 interrupt enable"
              },
              "MON5IE": {
                "bit": 4,
                "description": "MON5 interrupt enable"
              }
            },
            "NMICON": {
              "NMIPLL": {
                "bit": 1,
                "description": "PLL loss of lock NMI enable"
              },
              "NMINVM": {
                "bit": 2,
                "description": "NVM operation complete NMI enable"
              },
              "NMIOT": {
                "bit": 3,
                "description": "NMI OT enable"
              },
              "NMIOWD": {
                "bit": 4,
                "description": "Oscillator watchdog NMI enable"
              },
              "NMIMAP": {
                "bit": 5,
                "description": "NVM map error NMI enable"
              },
              "NMIECC": {
                "bit": 6,
                "description": "ECC error NMI enable"
              },
              "NMISUP": {
                "bit": 7,
                "description": "Supply prewarning NMI enable"
              }
            },
            "NMISR": {
              "FNMIPLL": {
                "bit": 1,
                "description": "PLL NMI flag"
              },
              "FNMINVM": {
                "bit": 2,
                "description": "NVM operation complete NMI flag"
              },
              "FNMIOT": {
                "bit": 3,
                "description": "Overtemperature NMI flag"
              },
              "FNMIOWD": {
                "bit": 4,
                "description": "Oscillator watchdog NMI flag"
              },
              "FNMIMAP": {
                "bit": 5,
                "description": "NVM map error NMI flag"
              },
              "FNMIECC": {
                "bit": 6,
                "description": "ECC error NMI flag"
              },
              "FNMISUP": {
                "bit": 7,
                "description": "Supply prewarning NMI flag"
              }
            },
            "NMISRCLR": {
              "FNMIPLLC": {
                "bit": 1,
                "description": "PLL NMI flag"
              },
              "FNMINVMC": {
                "bit": 2,
                "description": "NVM operation complete NMI flag"
              },
              "FNMIOTC": {
                "bit": 3,
                "description": "Overtemperature NMI flag"
              },
              "FNMIOWDC": {
                "bit": 4,
                "description": "Oscillator watchdog NMI flag"
              },
              "FNMIMAPC": {
                "bit": 5,
                "description": "NVM map error NMI flag"
              },
              "FNMIECCC": {
                "bit": 6,
                "description": "ECC error NMI flag"
              },
              "FNMISUPC": {
                "bit": 7,
                "description": "Supply prewarning NMI flag"
              }
            },
            "NVM_PROT_STS": {
              "EN_PRG_NL": {
                "bit": 0,
                "description": "NVM protection of data in non-linear sectors"
              },
              "EN_PRG_LIN": {
                "bit": 1,
                "description": "NVM protection of data in linear sectors"
              },
              "EN_PRG_CBSL": {
                "bit": 2,
                "description": "NVM protection of data in CBSL region"
              },
              "EN_RD_NL": {
                "bit": 3,
                "description": "NVM read protection of data in non-linear sectors"
              },
              "EN_RD_LIN": {
                "bit": 4,
                "description": "NVM read protection of data in linear sectors"
              },
              "EN_RD_CBSL": {
                "bit": 5,
                "description": "NVM read protection of data in CBSL region"
              },
              "EN_RD_S0": {
                "bit": 8,
                "description": "NVM read protection for sector 0"
              },
              "DIS_RDUS": {
                "bit": 9,
                "description": "Configuration of NVM read protection for sector 1...n with EN_RD_* = 0"
              },
              "DIS_RDUS_S0": {
                "bit": 10,
                "description": "Configuration of NVM read protection for sector 0 with EN_RD_S0 = 0"
              },
              "NL_PW": {
                "bit": 11,
                "description": "Status of non-linear region password/protection"
              },
              "LIN_PW": {
                "bit": 12,
                "description": "Status of linear region password/protection"
              },
              "CBSL_PW": {
                "bit": 13,
                "description": "Status of CBSL region password/protection"
              },
              "NVMBSL": {
                "bit": 14,
                "description": "CBSL region size definition",
                "width": 2
              }
            },
            "OSC_CON": {
              "OSCSS": {
                "bit": 0,
                "description": "Oscillator source select",
                "width": 2
              },
              "OSCWDTRST": {
                "bit": 2,
                "description": "Oscillator watchdog reset"
              },
              "OSC2L": {
                "bit": 3,
                "description": "OSC-too-low condition flag"
              },
              "XPD": {
                "bit": 4,
                "description": "XTAL (OSC_HP) power down control"
              }
            },
            "P0_POCON0": {
              "P0_PDM0": {
                "bit": 0,
                "description": "P0.0 port driver mode",
                "width": 3
              },
              "P0_PDM1": {
                "bit": 4,
                "description": "P0.1 port driver mode",
                "width": 3
              },
              "P0_PDM2": {
                "bit": 8,
                "description": "P0.2 port driver mode",
                "width": 3
              },
              "P0_PDM3": {
                "bit": 12,
                "description": "P0.3 port driver mode",
                "width": 3
              },
              "P0_PDM4": {
                "bit": 16,
                "description": "P0.4 port driver mode",
                "width": 3
              },
              "P0_PDM5": {
                "bit": 20,
                "description": "P0.5 port driver mode",
                "width": 3
              }
            },
            "P1_POCON0": {
              "P1_PDM0": {
                "bit": 0,
                "description": "P1.0 port driver mode",
                "width": 3
              },
              "P1_PDM1": {
                "bit": 4,
                "description": "P1.1 port driver mode",
                "width": 3
              },
              "P1_PDM2": {
                "bit": 8,
                "description": "P1.2 port driver mode",
                "width": 3
              },
              "P1_PDM4": {
                "bit": 16,
                "description": "P1.4 port driver mode",
                "width": 3
              }
            },
            "PASSWD": {
              "PW_MODE": {
                "bit": 0,
                "description": "Bit protection scheme control bit",
                "width": 2
              },
              "PROTECT_S": {
                "bit": 2,
                "description": "Bit protection signal status bit"
              },
              "PASS": {
                "bit": 3,
                "description": "Password bits",
                "width": 5
              }
            },
            "PLL_CON": {
              "LOCK": {
                "bit": 0,
                "description": "PLL lock status flag"
              },
              "RESLD": {
                "bit": 1,
                "description": "Restart lock detection"
              },
              "OSCDISC": {
                "bit": 2,
                "description": "Oscillator disconnect"
              },
              "VCOBYP": {
                "bit": 3,
                "description": "PLL VCO bypass mode select"
              },
              "NDIV": {
                "bit": 4,
                "description": "PLL N-divider",
                "width": 4
              },
              "UNPROT_OSCDISC": {
                "bit": 10,
                "description": "Unprotect write access of OSC_DISC"
              },
              "UNPROT_VCOBYP": {
                "bit": 11,
                "description": "Unprotect write access of VCO_BYP"
              }
            },
            "PMCON": {
              "ADC1_DIS": {
                "bit": 0,
                "description": "ADC1 disable request, active high"
              },
              "SSC1_DIS": {
                "bit": 1,
                "description": "SSC1 disable request, active high"
              },
              "CCU6_DIS": {
                "bit": 2,
                "description": "CCU6 disable request, active high"
              },
              "T2_DIS": {
                "bit": 3,
                "description": "T2 disable request, active high"
              },
              "GPT12_DIS": {
                "bit": 4,
                "description": "General purpose timer 12 disable request, active high"
              },
              "SSC2_DIS": {
                "bit": 8,
                "description": "SSC2 disable request, active high"
              },
              "T21_DIS": {
                "bit": 10,
                "description": "T21 disable request, active high"
              }
            },
            "PMCON0": {
              "XTAL_ON": {
                "bit": 0,
                "description": "OSC_HP operation in STOP mode"
              },
              "SL": {
                "bit": 1,
                "description": "Sleep mode"
              },
              "PD": {
                "bit": 2,
                "description": "Power-down mode"
              },
              "SD": {
                "bit": 3,
                "description": "Slow-down mode"
              }
            },
            "RSTCON": {
              "LOCKUP": {
                "bit": 0,
                "description": "Lockup flag"
              },
              "LOCKUP_EN": {
                "bit": 7,
                "description": "Lockup reset enable flag"
              }
            },
            "SYS_STRTUP_STS": {
              "INIT_FAIL": {
                "bit": 0,
                "description": "Initialization at startup failed"
              },
              "MRAMINITSTS": {
                "bit": 1,
                "description": "Map RAM initialization status"
              },
              "PG100TP_CHKS_ERR": {
                "bit": 2,
                "description": "100 TP Page checksum error"
              }
            },
            "SYSCON0": {
              "NVMCLKFAC": {
                "bit": 4,
                "description": "NVM access clock factor",
                "width": 2
              },
              "SYSCLKSEL": {
                "bit": 6,
                "description": "System clock select",
                "width": 2
              }
            },
            "TCCR": {
              "TCC": {
                "bit": 0,
                "description": "Temperature compensation control",
                "width": 2
              }
            },
            "VTOR": {
              "VTOR_BYP": {
                "bit": 0,
                "description": "Vector table bypass mode",
                "width": 2
              }
            },
            "WAKECON": {
              "WAKEUPEN": {
                "bit": 0,
                "description": "Wake-up interrupt enable"
              }
            }
          }
        },
        "SCUPM": {
          "instances": [
            {
              "name": "SCUPM",
              "base": "0x50006000"
            }
          ],
          "registers": {
            "AMCLK_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Analog module clock control register"
            },
            "AMCLK_FREQ_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "Analog module clock frequency status register"
            },
            "AMCLK_TH_HYS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Analog module clock limit register"
            },
            "PCU_CTRL_STS": {
              "offset": "0x30",
              "size": 32,
              "description": "Power control unit control status register"
            },
            "STCALIB": {
              "offset": "0x6C",
              "size": 32,
              "description": "System tick calibration register"
            },
            "SYS_IRQ_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "System interrupt control register"
            },
            "SYS_IS": {
              "offset": "0x18",
              "size": 32,
              "description": "System interrupt status register"
            },
            "SYS_ISCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "System interrupt status clear register"
            },
            "SYS_SUPPLY_IRQ_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "System supply interrupt status clear register"
            },
            "SYS_SUPPLY_IRQ_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "System supply interrupt control register"
            },
            "SYS_SUPPLY_IRQ_STS": {
              "offset": "0x1C",
              "size": 32,
              "description": "System supply interrupt status register"
            },
            "WDT1_TRIG": {
              "offset": "0x34",
              "size": 32,
              "description": "WDT1 watchdog control register"
            }
          },
          "bits": {
            "AMCLK_CTRL": {
              "CLKWDT_PD_N": {
                "bit": 0,
                "description": "Clock watchdog power down"
              }
            },
            "AMCLK_FREQ_STS": {
              "AMCLK1_FREQ": {
                "bit": 0,
                "description": "Current frequency of analog module clock system clock (MI_CLK)",
                "width": 6
              },
              "AMCLK2_FREQ": {
                "bit": 8,
                "description": "Current frequency of analog module clock 2 (TFILT_CLK)",
                "width": 6
              }
            },
            "AMCLK_TH_HYS": {
              "AMCLK1_UP_TH": {
                "bit": 0,
                "description": "Analog module clock 1 (MI_CLK) upper limit threshold",
                "width": 6
              },
              "AMCLK1_UP_HYS": {
                "bit": 6,
                "description": "Analog module clock 1 (MI_CLK) upper hysteresis",
                "width": 2
              },
              "AMCLK1_LOW_TH": {
                "bit": 8,
                "description": "Analog module clock 1 (MI_CLK) lower limit threshold",
                "width": 6
              },
              "AMCLK1_LOW_HYS": {
                "bit": 14,
                "description": "Analog module clock 1 (MI_CLK) lower hysteresis",
                "width": 2
              },
              "AMCLK2_UP_TH": {
                "bit": 16,
                "description": "Analog module clock 2 (TFILT_CLK) upper limit threshold",
                "width": 6
              },
              "AMCLK2_UP_HYS": {
                "bit": 22,
                "description": "Analog module clock 2 (TFILT_CLK) upper hysteresis",
                "width": 2
              },
              "AMCLK2_LOW_TH": {
                "bit": 24,
                "description": "Analog module clock 2 (TFILT_CLK) lower limit threshold",
                "width": 6
              },
              "AMCLK2_LOW_HYS": {
                "bit": 30,
                "description": "Analog module clock 2 (TFILT_CLK) lower hysteresis",
                "width": 2
              }
            },
            "PCU_CTRL_STS": {
              "CLKWDT_SD_DIS": {
                "bit": 1,
                "description": "Power modules clock watchdog shutdown disable"
              },
              "LIN_VS_UV_SD_DIS": {
                "bit": 8,
                "description": "LIN module VS undervoltage transmitter shutdown"
              }
            },
            "STCALIB": {
              "STCALIB": {
                "bit": 0,
                "description": "System tick calibration",
                "width": 26
              }
            },
            "SYS_IRQ_CTRL": {
              "SYS_OTWARN_IE": {
                "bit": 8,
                "description": "System overtemperature warning interrupt enable"
              },
              "SYS_OT_IE": {
                "bit": 9,
                "description": "System overtemperature shutdown interrupt enable (leads to shutdown of system)"
              },
              "REFBG_LOTHWARN_IE": {
                "bit": 10,
                "description": "Reference voltage undervoltage interrupt enable"
              },
              "REFBG_UPTHWARN_IE": {
                "bit": 11,
                "description": "Reference voltage overvoltage interrupt enable"
              }
            },
            "SYS_IS": {
              "LS1_FAIL_IS": {
                "bit": 0,
                "description": "Low-side driver 1 fail interrupt status"
              },
              "LS2_FAIL_IS": {
                "bit": 1,
                "description": "Low-side driver 2 fail interrupt status"
              },
              "HS1_FAIL_IS": {
                "bit": 2,
                "description": "High-side driver 1 fail interrupt status"
              },
              "HS2_FAIL_IS": {
                "bit": 3,
                "description": "High-side driver 2 fail interrupt status"
              },
              "LIN_FAIL_IS": {
                "bit": 6,
                "description": "LIN fail interrupt status"
              },
              "SYS_OTWARN_IS": {
                "bit": 8,
                "description": "System overtemperature prewarning (ADC2, channel 6) interrupt status"
              },
              "SYS_OT_IS": {
                "bit": 9,
                "description": "System overtemperature shutdown (ADC2, channel 6) interrupt status"
              },
              "REFBG_LOTHWARN_IS": {
                "bit": 10,
                "description": "8-bit ADC2 reference undervoltage (ADC2, channel 3) interrupt status"
              },
              "REFBG_UPTHWARN_IS": {
                "bit": 11,
                "description": "8-bit ADC2 reference overvoltage (ADC2, channel 3) interrupt status"
              },
              "LS1_FAIL_STS": {
                "bit": 16,
                "description": "Low-side driver 1 fail status"
              },
              "LS2_FAIL_STS": {
                "bit": 17,
                "description": "Low-side driver 2 fail status"
              },
              "HS1_FAIL_STS": {
                "bit": 18,
                "description": "High-side driver 1 fail status"
              },
              "HS2_FAIL_STS": {
                "bit": 19,
                "description": "High-side driver 2 fail status"
              },
              "LIN_FAIL_STS": {
                "bit": 22,
                "description": "LIN fail status"
              },
              "SYS_OTWARN_STS": {
                "bit": 24,
                "description": "System overtemperature pre-warning (ADC2, channel 6) status"
              },
              "SYS_OT_STS": {
                "bit": 25,
                "description": "System overtemperature shutdown (ADC2, channel 6) status"
              }
            },
            "SYS_ISCLR": {
              "SYS_OTWARN_ISC": {
                "bit": 8,
                "description": "System overtemperature pre-warning status clear"
              },
              "SYS_OT_ISC": {
                "bit": 9,
                "description": "System overtemperature shutdown status clear"
              },
              "REFBG_LOTHWARN_ISC": {
                "bit": 10,
                "description": "8-bit ADC2 reference undervoltage interrupt status clear"
              },
              "REFBG_UPTHWARN_ISC": {
                "bit": 11,
                "description": "8-bit ADC2 reference overvoltage interrupt status clear"
              },
              "SYS_OTWARN_SC": {
                "bit": 24,
                "description": "System overtemperature pre-warning status clear"
              },
              "SYS_OT_SC": {
                "bit": 25,
                "description": "System overtemperature shutdown status clear"
              }
            },
            "SYS_SUPPLY_IRQ_CLR": {
              "VBAT_UV_ISC": {
                "bit": 0,
                "description": "VBAT undervoltage interrupt status clear"
              },
              "VS_UV_ISC": {
                "bit": 1,
                "description": "VS undervoltage interrupt status clear"
              },
              "VDD5V_UV_ISC": {
                "bit": 2,
                "description": "VDDP undervoltage interrupt status clear"
              },
              "VDD1V5_UV_ISC": {
                "bit": 3,
                "description": "VDDC undervoltage interrupt status clear"
              },
              "VDDEXT_UV_ISC": {
                "bit": 4,
                "description": "VDDEXT undervoltage interrupt status clear"
              },
              "VBAT_OV_ISC": {
                "bit": 5,
                "description": "VBAT overvoltage interrupt status clear"
              },
              "VS_OV_ISC": {
                "bit": 6,
                "description": "VS overvoltage interrupt status clear"
              },
              "VDD5V_OV_ISC": {
                "bit": 7,
                "description": "VDDP overvoltage interrupt status clear"
              },
              "VDD1V5_OV_ISC": {
                "bit": 8,
                "description": "VDDC overvoltage interrupt status clear"
              },
              "VDDEXT_OV_ISC": {
                "bit": 9,
                "description": "VDDEXT overvoltage interrupt status clear"
              },
              "VBAT_UV_SC": {
                "bit": 16,
                "description": "VBAT undervoltage status clear"
              },
              "VS_UV_SC": {
                "bit": 17,
                "description": "VS undervoltage status clear"
              },
              "VDD5V_UV_SC": {
                "bit": 18,
                "description": "VDDP undervoltage status clear"
              },
              "VDD1V5_UV_SC": {
                "bit": 19,
                "description": "VDDC undervoltage status clear"
              },
              "VDDEXT_UV_SC": {
                "bit": 20,
                "description": "VDDEXT undervoltage status clear"
              },
              "VBAT_OV_SC": {
                "bit": 21,
                "description": "VBAT overvoltage status clear"
              },
              "VS_OV_SC": {
                "bit": 22,
                "description": "VS overvoltage status clear"
              },
              "VDD5V_OV_SC": {
                "bit": 23,
                "description": "VDDP overvoltage status clear"
              },
              "VDD1V5_OV_SC": {
                "bit": 24,
                "description": "VDDC overvoltage status clear"
              },
              "VDDEXT_OV_SC": {
                "bit": 25,
                "description": "VDDEXT overvoltage status clear"
              }
            },
            "SYS_SUPPLY_IRQ_CTRL": {
              "VBAT_UV_IE": {
                "bit": 0,
                "description": "VBAT undervoltage interrupt enable"
              },
              "VS_UV_IE": {
                "bit": 1,
                "description": "VS undervoltage interrupt enable"
              },
              "VDD5V_UV_IE": {
                "bit": 2,
                "description": "VDDP undervoltage interrupt enable"
              },
              "VDD1V5_UV_IE": {
                "bit": 3,
                "description": "VDDC undervoltage interrupt enable"
              },
              "VDDEXT_UV_IE": {
                "bit": 4,
                "description": "VDDEXT undervoltage interrupt enable"
              },
              "VBAT_OV_IE": {
                "bit": 5,
                "description": "VBAT overvoltage interrupt enable"
              },
              "VS_OV_IE": {
                "bit": 6,
                "description": "VS overvoltage interrupt enable"
              },
              "VDD5V_OV_IE": {
                "bit": 7,
                "description": "VDDP overvoltage interrupt enable"
              },
              "VDD1V5_OV_IE": {
                "bit": 8,
                "description": "VDDC overvoltage interrupt enable"
              },
              "VDDEXT_OV_IE": {
                "bit": 9,
                "description": "VDDEXT overvoltage interrupt enable"
              }
            },
            "SYS_SUPPLY_IRQ_STS": {
              "VBAT_UV_IS": {
                "bit": 0,
                "description": "VBAT undervoltage interrupt status"
              },
              "VS_UV_IS": {
                "bit": 1,
                "description": "VS undervoltage interrupt status"
              },
              "VDD5V_UV_IS": {
                "bit": 2,
                "description": "VDDP undervoltage interrupt status"
              },
              "VDD1V5_UV_IS": {
                "bit": 3,
                "description": "VDDC undervoltage interrupt status"
              },
              "VDDEXT_UV_IS": {
                "bit": 4,
                "description": "VDDEXT undervoltage interrupt status"
              },
              "VBAT_OV_IS": {
                "bit": 5,
                "description": "VBAT overvoltage interrupt status"
              },
              "VS_OV_IS": {
                "bit": 6,
                "description": "VS overvoltage interrupt status"
              },
              "VDD5V_OV_IS": {
                "bit": 7,
                "description": "VDDP overvoltage interrupt status"
              },
              "VDD1V5_OV_IS": {
                "bit": 8,
                "description": "VDDC overvoltage interrupt status"
              },
              "VDDEXT_OV_IS": {
                "bit": 9,
                "description": "VDDEXT overvoltage interrupt status"
              },
              "VBAT_UV_STS": {
                "bit": 16,
                "description": "VBAT undervoltage status"
              },
              "VS_UV_STS": {
                "bit": 17,
                "description": "VS undervoltage status"
              },
              "VDD5V_UV_STS": {
                "bit": 18,
                "description": "VDDP undervoltage status"
              },
              "VDD1V5_UV_STS": {
                "bit": 19,
                "description": "VDDC undervoltage status"
              },
              "VDDEXT_UV_STS": {
                "bit": 20,
                "description": "VDDEXT undervoltage status"
              },
              "VBAT_OV_STS": {
                "bit": 21,
                "description": "VBAT overvoltage status"
              },
              "VS_OV_STS": {
                "bit": 22,
                "description": "VS overvoltage status"
              },
              "VDD5V_OV_STS": {
                "bit": 23,
                "description": "VDDP overvoltage status"
              },
              "VDD1V5_OV_STS": {
                "bit": 24,
                "description": "VDDC overvoltage status"
              },
              "VDDEXT_OV_STS": {
                "bit": 25,
                "description": "VDDEXT overvoltage status"
              }
            },
            "WDT1_TRIG": {
              "WDP_SEL": {
                "bit": 0,
                "description": "Watchdog period selection and trigger",
                "width": 6
              },
              "SOWCONF": {
                "bit": 6,
                "description": "Short open window configuration",
                "width": 2
              }
            }
          }
        },
        "SSC1": {
          "instances": [
            {
              "name": "SSC1",
              "base": "0x48024000"
            }
          ],
          "registers": {
            "BR": {
              "offset": "0x10",
              "size": 32,
              "description": "Baud-rate timer reload register"
            },
            "CON": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register"
            },
            "ISRCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt status register clear"
            },
            "PISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port input select register"
            },
            "RB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receiver buffer register"
            },
            "TB": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmitter buffer register"
            }
          },
          "bits": {
            "BR": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud rate timer/reload register value",
                "width": 16
              }
            },
            "CON": {
              "BM": {
                "bit": 0,
                "description": "Data width selection",
                "width": 4
              },
              "HB": {
                "bit": 4,
                "description": "Heading control"
              },
              "PH": {
                "bit": 5,
                "description": "Clock phase control"
              },
              "PO": {
                "bit": 6,
                "description": "Clock polarity control"
              },
              "LB": {
                "bit": 7,
                "description": "Loop back control"
              },
              "TEN": {
                "bit": 8,
                "description": "Transmit error enable"
              },
              "REN": {
                "bit": 9,
                "description": "Receive error enable"
              },
              "PEN": {
                "bit": 10,
                "description": "Phase error enable"
              },
              "BEN": {
                "bit": 11,
                "description": "Baud rate error enable"
              },
              "AREN": {
                "bit": 12,
                "description": "Automatic reset enable"
              },
              "MS": {
                "bit": 14,
                "description": "Master select"
              },
              "EN": {
                "bit": 15,
                "description": "Enable bit"
              },
              "BC": {
                "bit": 16,
                "description": "Bit count field",
                "width": 4
              },
              "TE": {
                "bit": 24,
                "description": "Transmit error flag"
              },
              "RE": {
                "bit": 25,
                "description": "Receive error flag"
              },
              "PE": {
                "bit": 26,
                "description": "Phase error flag"
              },
              "BE": {
                "bit": 27,
                "description": "Baud rate error flag"
              },
              "BSY": {
                "bit": 28,
                "description": "Busy flag"
              }
            },
            "ISRCLR": {
              "TECLR": {
                "bit": 8,
                "description": "Transmit error flag clear"
              },
              "RECLR": {
                "bit": 9,
                "description": "Receive error flag clear"
              },
              "PECLR": {
                "bit": 10,
                "description": "Phase error flag clear"
              },
              "BECLR": {
                "bit": 11,
                "description": "Baud rate error flag clear"
              }
            },
            "PISEL": {
              "MIS_0": {
                "bit": 0,
                "description": "Master mode input select bit 0 (master mode only)"
              },
              "SIS": {
                "bit": 1,
                "description": "Slave mode input select (slave mode only)"
              },
              "CIS": {
                "bit": 2,
                "description": "Clock input select (slave mode only)"
              },
              "MIS_1": {
                "bit": 3,
                "description": "Master mode input select bit 1 (master mode only)"
              }
            },
            "RB": {
              "RB_VALUE": {
                "bit": 0,
                "description": "Receive data register value",
                "width": 16
              }
            },
            "TB": {
              "TB_VALUE": {
                "bit": 0,
                "description": "Transmit data register value",
                "width": 16
              }
            }
          }
        },
        "SSC2": {
          "instances": [
            {
              "name": "SSC2",
              "base": "0x48026000"
            }
          ],
          "registers": {
            "BR": {
              "offset": "0x10",
              "size": 32,
              "description": "Baud-rate timer reload register"
            },
            "CON": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register"
            },
            "ISRCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt status register clear"
            },
            "PISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port input select register"
            },
            "RB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receiver buffer register"
            },
            "TB": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmitter buffer register"
            }
          },
          "bits": {
            "BR": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud rate timer/reload register value",
                "width": 16
              }
            },
            "CON": {
              "BM": {
                "bit": 0,
                "description": "Data width selection",
                "width": 4
              },
              "HB": {
                "bit": 4,
                "description": "Heading control"
              },
              "PH": {
                "bit": 5,
                "description": "Clock phase control"
              },
              "PO": {
                "bit": 6,
                "description": "Clock polarity control"
              },
              "LB": {
                "bit": 7,
                "description": "Loop back control"
              },
              "TEN": {
                "bit": 8,
                "description": "Transmit error enable"
              },
              "REN": {
                "bit": 9,
                "description": "Receive error enable"
              },
              "PEN": {
                "bit": 10,
                "description": "Phase error enable"
              },
              "BEN": {
                "bit": 11,
                "description": "Baud rate error enable"
              },
              "AREN": {
                "bit": 12,
                "description": "Automatic reset enable"
              },
              "MS": {
                "bit": 14,
                "description": "Master select"
              },
              "EN": {
                "bit": 15,
                "description": "Enable bit"
              },
              "BC": {
                "bit": 16,
                "description": "Bit count field",
                "width": 4
              },
              "TE": {
                "bit": 24,
                "description": "Transmit error flag"
              },
              "RE": {
                "bit": 25,
                "description": "Receive error flag"
              },
              "PE": {
                "bit": 26,
                "description": "Phase error flag"
              },
              "BE": {
                "bit": 27,
                "description": "Baud rate error flag"
              },
              "BSY": {
                "bit": 28,
                "description": "Busy flag"
              }
            },
            "ISRCLR": {
              "TECLR": {
                "bit": 8,
                "description": "Transmit error flag clear"
              },
              "RECLR": {
                "bit": 9,
                "description": "Receive error flag clear"
              },
              "PECLR": {
                "bit": 10,
                "description": "Phase error flag clear"
              },
              "BECLR": {
                "bit": 11,
                "description": "Baud rate error flag clear"
              }
            },
            "PISEL": {
              "MIS_0": {
                "bit": 0,
                "description": "Master mode input select bit 0 (master mode only)"
              },
              "SIS": {
                "bit": 1,
                "description": "Slave mode input select (slave mode only)"
              },
              "CIS": {
                "bit": 2,
                "description": "Clock input select (slave mode only)"
              },
              "MIS_1": {
                "bit": 3,
                "description": "Master mode input select bit 1 (master mode only)"
              }
            },
            "RB": {
              "RB_VALUE": {
                "bit": 0,
                "description": "Receive data register value",
                "width": 16
              }
            },
            "TB": {
              "TB_VALUE": {
                "bit": 0,
                "description": "Transmit data register value",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER2",
              "base": "0x48004000"
            },
            {
              "name": "TIMER21",
              "base": "0x48005000"
            }
          ],
          "registers": {
            "CNT": {
              "offset": "0x10",
              "size": 32,
              "description": "Timer2 count register"
            },
            "CON": {
              "offset": "0x00",
              "size": 32,
              "description": "Timer2 control register"
            },
            "CON1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Timer2 control 1 register"
            },
            "ICLR": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer2 interrupt clear register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer2 mode register"
            },
            "RC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer2 reload/capture register"
            }
          },
          "bits": {
            "CNT": {
              "T2L": {
                "bit": 0,
                "description": "Timer2 value",
                "width": 8
              },
              "T2H": {
                "bit": 8,
                "description": "Timer2 value",
                "width": 8
              }
            },
            "CON": {
              "CP_RL2": {
                "bit": 0,
                "description": "Capture/reload select"
              },
              "C_T2": {
                "bit": 1,
                "description": "Timer or counter select"
              },
              "TR2": {
                "bit": 2,
                "description": "Timer2 start/stop control"
              },
              "EXEN2": {
                "bit": 3,
                "description": "Timer2 external enable control"
              },
              "EXF2": {
                "bit": 6,
                "description": "Timer2 external flag"
              },
              "TF2": {
                "bit": 7,
                "description": "Timer2 overflow/underflow flag"
              }
            },
            "CON1": {
              "EXF2EN": {
                "bit": 0,
                "description": "External interrupt enable"
              },
              "TF2EN": {
                "bit": 1,
                "description": "Overflow/underflow interrupt enable"
              }
            },
            "ICLR": {
              "EXF2CLR": {
                "bit": 6,
                "description": "External interrupt clear flag"
              },
              "TF2CLR": {
                "bit": 7,
                "description": "Overflow/underflow interrupt clear flag"
              }
            },
            "MOD": {
              "DCEN": {
                "bit": 0,
                "description": "Up/down counter enable"
              },
              "T2PRE": {
                "bit": 1,
                "description": "Timer2 prescaler bit",
                "width": 3
              },
              "PREN": {
                "bit": 4,
                "description": "Prescaler enable"
              },
              "EDGESEL": {
                "bit": 5,
                "description": "Edge select in capture mode/reload mode"
              },
              "T2RHEN": {
                "bit": 6,
                "description": "Timer2 external start enable"
              },
              "T2REGS": {
                "bit": 7,
                "description": "Edge select for Timer2 external start"
              }
            },
            "RC": {
              "RCL2": {
                "bit": 0,
                "description": "Reload/capture value",
                "width": 8
              },
              "RCH2": {
                "bit": 8,
                "description": "Reload/capture value",
                "width": 8
              }
            }
          }
        },
        "TRX": {
          "instances": [
            {
              "name": "TRX",
              "base": "0x4801E000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Transceiver control register"
            },
            "IRQCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transceiver interrupt status rclear register"
            },
            "IRQEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transceiver interrupt enable register"
            },
            "IRQS": {
              "offset": "0x04",
              "size": 32,
              "description": "Transceiver interrupt status register"
            }
          },
          "bits": {
            "CTRL": {
              "MODE": {
                "bit": 1,
                "description": "Transceiver power mode control",
                "width": 2
              },
              "MODE_FB": {
                "bit": 4,
                "description": "Transmitter feedback signals settings [2:1]",
                "width": 3
              },
              "TXD": {
                "bit": 9,
                "description": "Transmitter state (only used when HV_MODE is set)"
              },
              "RXD": {
                "bit": 10,
                "description": "Reveiver output signal"
              },
              "SM": {
                "bit": 11,
                "description": "Transmitter slope mode control",
                "width": 2
              },
              "FB_SM": {
                "bit": 13,
                "description": "Feedback signal for slope mode setting [3:1]",
                "width": 3
              },
              "HV_MODE": {
                "bit": 21,
                "description": "Transceiver high-voltage I/O mode"
              }
            },
            "IRQCLR": {
              "M_SM_ERR_ISC": {
                "bit": 3,
                "description": "Transceiver mode error - slope mode error interrupt status clear"
              },
              "OT_ISC": {
                "bit": 4,
                "description": "Tranceiver overtemperature interrupt status / status clear"
              },
              "OC_ISC": {
                "bit": 5,
                "description": "Tranceiver overcurrent interrupt status clear"
              },
              "TXD_TMOUT_ISC": {
                "bit": 6,
                "description": "Transceiver TXD timeout interrupt status clear"
              },
              "M_SM_ERR_SC": {
                "bit": 8,
                "description": "Transceiver mode error - slope mode error status clear"
              },
              "OT_SC": {
                "bit": 9,
                "description": "Tranceiver overtemperature status clear"
              },
              "TXD_TMOUT_SC": {
                "bit": 11,
                "description": "Transceiver TXD timeout status clear"
              }
            },
            "IRQEN": {
              "M_SM_ERR_IEN": {
                "bit": 3,
                "description": "Transceiver mode error - slope mode error interrupt"
              },
              "OT_IEN": {
                "bit": 4,
                "description": "Transceiver overtemperature interrupt"
              },
              "OC_IEN": {
                "bit": 5,
                "description": "Transceiver overcurrent interrupt"
              },
              "TXD_TMOUT_IEN": {
                "bit": 6,
                "description": "Transceiver TxD-timeout interrupt"
              }
            },
            "IRQS": {
              "M_SM_ERR_IS": {
                "bit": 3,
                "description": "Transceiver mode error - slope mode error interrupt status"
              },
              "OT_IS": {
                "bit": 4,
                "description": "Transceiver overtemperature interrupt status"
              },
              "OC_IS": {
                "bit": 5,
                "description": "Transceiver overcurrent interrupt status"
              },
              "TXD_TMOUT_IS": {
                "bit": 6,
                "description": "Transceiver TXD timeout interrupt status"
              },
              "M_SM_ERR_STS": {
                "bit": 8,
                "description": "Transceiver mode error - slope mode error status"
              },
              "OT_STS": {
                "bit": 9,
                "description": "Transceiver overtemperature status"
              },
              "TXD_TMOUT_STS": {
                "bit": 11,
                "description": "Transceiver TXD timeout status"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART1",
              "base": "0x48020000"
            },
            {
              "name": "UART2",
              "base": "0x48022000"
            }
          ],
          "registers": {
            "SBUF": {
              "offset": "0x04",
              "size": 32,
              "description": "Serial data buffer register"
            },
            "SCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial channel control register"
            },
            "SCONCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Serial channel control clear register"
            }
          },
          "bits": {
            "SBUF": {
              "VAL": {
                "bit": 0,
                "description": "Serial interface buffer register",
                "width": 8
              }
            },
            "SCON": {
              "RI": {
                "bit": 0,
                "description": "Receive interrupt flag"
              },
              "TI": {
                "bit": 1,
                "description": "Transmit interrupt flag"
              },
              "RB8": {
                "bit": 2,
                "description": "Serial port receiver bit 9"
              },
              "TB8": {
                "bit": 3,
                "description": "Serial port transmitter bit 9"
              },
              "REN": {
                "bit": 4,
                "description": "Enable receiver of serial port"
              },
              "SM2": {
                "bit": 5,
                "description": "Enable serial port multiprocessor communication in modes 2 and 3"
              },
              "SM1": {
                "bit": 6,
                "description": "Serial port operating mode selection"
              },
              "SM0": {
                "bit": 7,
                "description": "Serial port operating mode selection"
              }
            },
            "SCONCLR": {
              "RICLR": {
                "bit": 0,
                "description": "SCON.RI clear flag"
              },
              "TICLR": {
                "bit": 1,
                "description": "SCON.TI clear flag"
              },
              "RB8CLR": {
                "bit": 2,
                "description": "SCON.RB8 clear flag"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 40,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "GPT1_Int_IRQHandler"
          },
          {
            "number": 17,
            "name": "GPT2_Int_IRQHandler"
          },
          {
            "number": 18,
            "name": "ADC2_Int_IRQHandler"
          },
          {
            "number": 19,
            "name": "ADC1_Int_IRQHandler"
          },
          {
            "number": 20,
            "name": "CCU6_SR0_Int_IRQHandler"
          },
          {
            "number": 21,
            "name": "CCU6_SR1_Int_IRQHandler"
          },
          {
            "number": 22,
            "name": "CCU6_SR2_Int_IRQHandler"
          },
          {
            "number": 23,
            "name": "CCU6_SR3_Int_IRQHandler"
          },
          {
            "number": 24,
            "name": "SSC1_Int_IRQHandler"
          },
          {
            "number": 25,
            "name": "SSC2_Int_IRQHandler"
          },
          {
            "number": 26,
            "name": "UART1_LIN_Tmr2_Int_IRQHandler"
          },
          {
            "number": 27,
            "name": "UART2_Tmr21_EINT2_Int_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXINT0_Int_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXINT1_Int_IRQHandler"
          },
          {
            "number": 30,
            "name": "WAKEUP_Int_IRQHandler"
          },
          {
            "number": 33,
            "name": "LS1_Int_IRQHandler"
          },
          {
            "number": 34,
            "name": "LS2_Int_IRQHandler"
          },
          {
            "number": 35,
            "name": "HS1_Int_IRQHandler"
          },
          {
            "number": 36,
            "name": "HS2_Int_IRQHandler"
          },
          {
            "number": 37,
            "name": "DU_Int_IRQHandler"
          },
          {
            "number": 38,
            "name": "MON_Int_IRQHandler"
          },
          {
            "number": 39,
            "name": "PORT2X_Int_IRQHandler"
          }
        ]
      }
    }
  }
}