<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
<!-- Constructed with LabVIEW Report Generation -->
<HEAD>
<TITLE></TITLE>
</HEAD>

<BODY>
<h2 id="DigSeqLogic" >DigSeqLogic</h2>
<HR SIZE="6" WIDTH=" 100.000000%" COLOR="GREY">
<h3 id="DigSeqLogic_Delay" >DigSeqLogic_Delay</h3>
<p><IMG SRC="LVtemp20221117043757_0_0c.png"  ALIGN=BOTTOM></p>
<p><pre style="overflow-x: auto; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word; font-family: serif; font-size: 12pt;">This VI implements a digital "time delay".  The output is the input delayed by "Delay" seconds.  If the "Delay" time does not exactly match the sample period, the boolean value prior to the delay time is returned.<BR>
<BR>
Inputs:<BR>
   -  Input  --  Boolean input value<BR>
   - Delay Time  -- Time (seconds) to delay the otuput value.    If time delay is increaed, then the buffer is re-created.  FALSE will be returned until the buffer has sufficient data to return a delayed value.<BR>
   - Time  --  Continously counting system time, Seconds.  If not wired the FPGA time will be used.<BR>
<BR>
Outputs:<BR>
   - Output  --  Boolean output value with delay applied<BR>
   - IsPresent  -- Set to TRUE if the buffer has enough data to return a delayed value.<BR>
</pre></p>
<br>
<HR SIZE="6" WIDTH=" 100.000000%" COLOR="GREY">
<h3 id="DigSeqLogic_Off_Delay" >DigSeqLogic_Off_Delay</h3>
<p><IMG SRC="LVtemp20221117043801_0_0c.png"  ALIGN=BOTTOM></p>
<p><pre style="overflow-x: auto; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word; font-family: serif; font-size: 12pt;">This VI implements a digital "off delay".  The output becomes TRUE when the input goes TRUE.  The output remains TRUE for a specified time after the input goes FALSE.<BR>
<BR>
Inputs:<BR>
   -  Input  --  Boolean input value<BR>
   - Delay  -- Off delay time in seconds.<BR>
   - Time  --  Continously counting system time, Seconds.  If not wired the FPGA time will be used.<BR>
<BR>
Outputs:<BR>
   - Output  --  Boolean output value with the off delay applied<BR>
   - Remain  --  Time remaining for this value to be on, seconds.  Value will be 0 to Delay input value.</pre></p>
<br>
<HR SIZE="6" WIDTH=" 100.000000%" COLOR="GREY">
<h3 id="DigSeqLogic_On_Delay" >DigSeqLogic_On_Delay</h3>
<p><IMG SRC="LVtemp20221117043805_0_0c.png"  ALIGN=BOTTOM></p>
<p><pre style="overflow-x: auto; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word; font-family: serif; font-size: 12pt;">This VI implements a digital "on delay".  When input is zero, output is zero.  When output is true, input goes true after the designated time delay.  Once the delay counter has started, the time delay value cannot be changed.<BR>
<BR>
Inputs:<BR>
   -  Input  --  Boolean input value<BR>
   - Delay  -- On delay time in seconds.<BR>
   - Time  --  Continously counting system time, Seconds.  If not wired the FPGA time will be used.<BR>
<BR>
Outputs:<BR>
   - Output  --  Boolean output value with the on delay applied<BR>
   - Remain  --  Time remaining for this value to be off in, seconds.  Value will be 0 to Delay input value.</pre></p>
<br>
<HR SIZE="6" WIDTH=" 100.000000%" COLOR="GREY">
<h3 id="DigSeqLogic_One_Shot" >DigSeqLogic_One_Shot</h3>
<p><IMG SRC="LVtemp20221117043809_0_0c.png"  ALIGN=BOTTOM></p>
<p><pre style="overflow-x: auto; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word; font-family: serif; font-size: 12pt;">This VI implements a digital "one shot".  The output is true for a specific period of time after the input transitions from FALSE to TRUE.<BR>
<BR>
Inputs:<BR>
   - Input  --  Boolean input to use for one shot output<BR>
   - OneShot  -- Length of one shot output in seconds.<BR>
   - Time  --  Current system time.  If not wired, FPGA time is used. <BR>
<BR>
Output:<BR>
   - Output  --  Boolean output one-shot <BR>
   - Remain --  Number of seconds remaining in one-shot.</pre></p>
<br>
<HR SIZE="6" WIDTH=" 100.000000%" COLOR="GREY">
<h3 id="DigSeqLogic_SR_FlipFlop" >DigSeqLogic_SR_FlipFlop</h3>
<p><IMG SRC="LVtemp20221117043812_0_0c.png"  ALIGN=BOTTOM></p>
<p><pre style="overflow-x: auto; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word; font-family: serif; font-size: 12pt;">This VI implements a standard Set-Reset (SR) Flip Flop.    A flip flop is sometimes called "digital memory" because when both inputs are off, it remembers the state of the last input.<BR>
<BR>
Reset takes precedence over Set.  The initial state is Reset.  <BR>
<BR>
Inputs:<BR>
   - Set  --  Boolean, when TRUE indicates the flip-flop should be SET.<BR>
   - Reset  --  Boolean, when TRUE indicates the flip-flop should be RESET.   (Reset overrides set.)<BR>
   - InitialValue  --  Value of the flip-flop during the first execution.   TRUE = SET, FALSE = RESET.   (Defaul:  False)<BR>
<BR>
Output:<BR>
   - Output  --  Output state of the flip-flop<BR>
   - Inverse Output  --  Inverse (NOT) output of the flip-flop.<BR>
</pre></p>
<br>
</BODY>
</HTML>