// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out )
{
  // wire assignments
  assign out_a = in;
  assign out_b = in;
  assign out_c = in;
  assign out_d = in;
  assign out_e = in;
  assign out_f = in;
  assign out_g = in;
  assign out_h = in;
  assign out_i = in;
  assign out_j = in;
  assign out_k = in;
  assign out_l = in;
  assign out_m = in;
  assign out_n = in;
  assign out_o = in;
  assign out_p = in;
  assign out_q = in;
  assign out_r = in;
  assignendmodule
