
---------- Begin Simulation Statistics ----------
final_tick                                18510148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93355                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725100                       # Number of bytes of host memory used
host_op_rate                                   164579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.34                       # Real time elapsed on the host
host_tick_rate                               64644927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26730883                       # Number of instructions simulated
sim_ops                                      47124887                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018510                       # Number of seconds simulated
sim_ticks                                 18510148000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  72691933                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 45297584                       # number of cc regfile writes
system.cpu.committedInsts                    26730883                       # Number of Instructions Simulated
system.cpu.committedOps                      47124887                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.384926                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.384926                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    161221                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   102924                       # number of floating regfile writes
system.cpu.idleCycles                          239212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1873071                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9974252                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.342231                       # Inst execution rate
system.cpu.iew.exec_refs                      7335300                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     491750                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8880165                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9013714                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                170                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14507                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               673100                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           119770680                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6843550                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2235636                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              86710075                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 118173                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                214651                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1443419                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                367169                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            268                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       970924                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         902147                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 121102665                       # num instructions consuming a value
system.cpu.iew.wb_count                      85579000                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569475                       # average fanout of values written-back
system.cpu.iew.wb_producers                  68964941                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.311678                       # insts written-back per cycle
system.cpu.iew.wb_sent                       86013020                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                105833706                       # number of integer regfile reads
system.cpu.int_regfile_writes                77266246                       # number of integer regfile writes
system.cpu.ipc                               0.722060                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.722060                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            264165      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              79696092     89.60%     89.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36303      0.04%     89.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                934220      1.05%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 329      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2450      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27966      0.03%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9717      0.01%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2816      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1236      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             139      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              57      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7408522      8.33%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              484308      0.54%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           51956      0.06%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25419      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88945711                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  150470                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              292342                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       125981                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             239317                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4463262                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.050180                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4448656     99.67%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    175      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3034      0.07%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1539      0.03%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6466      0.14%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3190      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               92994338                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          223288751                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     85453019                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         192177383                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  119768513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  88945711                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72645787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4445324                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1968                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    116912219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      36781085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.418246                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.637288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16059192     43.66%     43.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2350168      6.39%     50.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3659085      9.95%     60.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2148579      5.84%     65.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1817190      4.94%     70.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2130298      5.79%     76.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5558365     15.11%     91.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2904468      7.90%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              153740      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36781085                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.402620                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            339575                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           238317                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9013714                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              673100                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                31247449                       # number of misc regfile reads
system.cpu.numCycles                         37020297                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            3948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       191241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       382994                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1396                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3501                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4188                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4256                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5522                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        27245                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        27245                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  27245                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       849856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       849856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  849856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9778                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33743000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           51836750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            175197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       123715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7186                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           69359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7442                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       167755                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22070                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       552677                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                574747                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       936192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19489600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20425792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            9019                       # Total snoops (count)
system.tol2bus.snoopTraffic                    224064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           200772                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083184                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 199373     99.30%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1399      0.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             200772                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          318897000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276467498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11166493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4870                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               177105                       # number of demand (read+write) hits
system.l2.demand_hits::total                   181975                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4870                       # number of overall hits
system.l2.overall_hits::.cpu.data              177105                       # number of overall hits
system.l2.overall_hits::total                  181975                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7206                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9778                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2572                       # number of overall misses
system.l2.overall_misses::.cpu.data              7206                       # number of overall misses
system.l2.overall_misses::total                  9778                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    209988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    554554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        764542500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    209988000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    554554500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       764542500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           184311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               191753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          184311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              191753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.345606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.039097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.345606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.039097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81643.856921                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76957.327227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78190.069544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81643.856921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76957.327227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78190.069544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3501                       # number of writebacks
system.l2.writebacks::total                      3501                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9778                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9778                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    184268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    482494500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    666762500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    184268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    482494500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    666762500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.345606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.039097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.345606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.039097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050993                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71643.856921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66957.327227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68190.069544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71643.856921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66957.327227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68190.069544                       # average overall mshr miss latency
system.l2.replacements                           9019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       120214                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           120214                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       120214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       120214                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7183                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7183                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7183                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7183                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12300                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    315408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     315408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.257067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74109.140038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74109.140038                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    272848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    272848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.257067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64109.140038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64109.140038                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209988000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209988000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.345606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.345606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81643.856921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81643.856921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    184268000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    184268000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.345606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.345606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71643.856921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71643.856921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        164805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    239146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    239146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       167755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        167755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81066.440678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81066.440678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    209646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    209646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71066.440678                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71066.440678                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2033.198327                       # Cycle average of tags in use
system.l2.tags.total_refs                      382925                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.600614                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     179.666083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       228.545237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1624.987008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.087728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.111594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.793451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1729                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1543031                       # Number of tag accesses
system.l2.tags.data_accesses                  1543031                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006320218750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26493                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3095                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9778                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3501                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9778                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3501                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    436                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   193                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.373057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.914722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.965493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            157     81.35%     81.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           30     15.54%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.55%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.005181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.962547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.226858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              108     55.96%     55.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.07%     58.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60     31.09%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      7.77%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      2.59%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   27904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  625792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               224064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     33.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18510130500                       # Total gap between requests
system.mem_ctrls.avgGap                    1393940.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       164608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       433280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       210048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 8892851.640084130690                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 23407700.467873081565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11347721.260791648179                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2572                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7206                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3501                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     78361750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    191041500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 433570837750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30467.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26511.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 123841998.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       164608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       461184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        625792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       224064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       224064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2572                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7206                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9778                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      8892852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24915198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         33808050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      8892852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8892852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12104928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12104928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12104928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      8892852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24915198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45912977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9342                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3282                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          149                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                94240750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              46710000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          269403250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10087.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28837.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7060                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2685                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   281.430168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   177.539821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   291.024460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          971     33.90%     33.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          811     28.32%     62.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          347     12.12%     74.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          209      7.30%     81.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          111      3.88%     85.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           78      2.72%     88.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           73      2.55%     90.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           49      1.71%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          215      7.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                597888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             210048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               32.300552                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.347721                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        10431540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5517930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30794820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7610760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1460999280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1612758000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   5749785120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8877897450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.623256                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14932417250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    618020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2959710750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        10124520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5350950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       35907060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9521280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1460999280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1079347440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6198972960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8800223490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   475.426965                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16105713000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    618020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1786415000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                1443419                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  5503170                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9789122                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            748                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16826604                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3218022                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              140615303                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7269                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1197012                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  53781                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 439673                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           32774                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           201339323                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   380738285                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                188521577                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    200404                       # Number of floating rename lookups
system.cpu.rename.committedMaps              66983026                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                134356291                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       8                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14025650                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630867                       # number of overall hits
system.cpu.icache.overall_hits::total         1630867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8683                       # number of overall misses
system.cpu.icache.overall_misses::total          8683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337124998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337124998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337124998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337124998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1639550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1639550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1639550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1639550                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005296                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005296                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005296                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005296                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38825.866406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38825.866406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38825.866406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38825.866406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1124                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7186                       # number of writebacks
system.cpu.icache.writebacks::total              7186                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1241                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1241                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7442                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7442                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7442                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7442                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    273523999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    273523999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    273523999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    273523999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004539                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004539                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004539                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004539                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36754.098226                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36754.098226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36754.098226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36754.098226                       # average overall mshr miss latency
system.cpu.icache.replacements                   7186                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337124998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337124998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1639550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1639550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005296                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005296                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38825.866406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38825.866406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7442                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    273523999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    273523999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004539                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36754.098226                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36754.098226                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.800790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1638309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7442                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.143644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.800790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3286542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3286542                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       96354                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5220626                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1209                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 268                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 292351                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  517                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    499                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     6843773                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      492425                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           221                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1640181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           783                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3824625                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11692159                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16561934                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3258948                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1443419                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9369092                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10959                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              151365889                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 45006                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                        143820099                       # The number of ROB reads
system.cpu.rob.writes                       249212674                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      6521076                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6521076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6523142                       # number of overall hits
system.cpu.dcache.overall_hits::total         6523142                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       604870                       # number of overall misses
system.cpu.dcache.overall_misses::total        604870                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7629743493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7629743493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7629743493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7629743493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7125322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7125322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7128012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7128012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.084803                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084803                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.084858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12626.882914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12626.882914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12613.856685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12613.856685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11122                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               647                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.190108                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           20                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       120214                       # number of writebacks
system.cpu.dcache.writebacks::total            120214                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       420341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       420341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       420341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       420341                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       183905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       183905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       184311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184311                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2692155494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2692155494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2703225494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2703225494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14638.837954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14638.837954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14666.653070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14666.653070                       # average overall mshr miss latency
system.cpu.dcache.replacements                 184055                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6156228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6156228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       587681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        587681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7141740500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7141740500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6743909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6743909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.087142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12152.410066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12152.410066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       420332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       420332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       167349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       167349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2221036000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2221036000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13271.880920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13271.880920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       364848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         364848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    488002993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    488002993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       381413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       381413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29459.884878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29459.884878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    471119494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    471119494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28456.118265                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28456.118265                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2066                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2066                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          624                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          624                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2690                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.231970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.231970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          406                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          406                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11070000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11070000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150929                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27266.009852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27266.009852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.631265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6707453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            184311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.392038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.631265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14440335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14440335                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18510148000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                24682450                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24178493                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1451784                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11316667                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11276760                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.647361                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   54723                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8039                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5793                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2246                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          396                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        72598646                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1441814                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     27031920                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.743305                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.588843                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12833984     47.48%     47.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6504520     24.06%     71.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          486219      1.80%     73.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2539162      9.39%     82.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          907556      3.36%     86.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          202201      0.75%     86.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          435756      1.61%     88.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          205498      0.76%     89.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2917024     10.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     27031920                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             26730883                       # Number of instructions committed
system.cpu.commit.opsCommitted               47124887                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4173837                       # Number of memory references committed
system.cpu.commit.loads                       3793088                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6603024                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      98711                       # Number of committed floating point instructions.
system.cpu.commit.integer                    46834963                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32164                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       219960      0.47%      0.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     41801702     88.70%     89.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        36032      0.08%     89.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       850221      1.80%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26582      0.06%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9706      0.02%     91.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2796      0.01%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          121      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           51      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3770141      8.00%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       366433      0.78%     99.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22947      0.05%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        14316      0.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     47124887                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2917024                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  26730883                       # Number of Instructions committed
system.cpu.thread0.numOps                    47124887                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1890208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      102117552                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24682450                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11337276                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      33432308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2907924                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  718                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3764                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1639552                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 72329                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           36781085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.837566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.416298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9849331     26.78%     26.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1001414      2.72%     29.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   495652      1.35%     30.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   906969      2.47%     33.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3265218      8.88%     42.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2409182      6.55%     48.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   268124      0.73%     49.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2179792      5.93%     55.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16405403     44.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             36781085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.666727                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.758421                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
