// Seed: 1835661567
module module_0 (
    input wire  id_0,
    input wor   id_1,
    input tri1  id_2,
    input uwire id_3,
    input wand  id_4
);
  logic id_6;
  ;
  always @(*) id_6 <= (1);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    output uwire id_3,
    output wire id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8
);
  logic id_10 = id_7;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
