

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_67_6'
================================================================
* Date:           Wed May 25 23:55:14 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.045 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  1.500 us|  1.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_6  |       48|       48|        21|          4|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [src/Rayleigh.cpp:67]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln67 = icmp_eq  i4 %i_3, i4 8" [src/Rayleigh.cpp:67]   --->   Operation 29 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln67 = add i4 %i_3, i4 1" [src/Rayleigh.cpp:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split32, void %.exitStub" [src/Rayleigh.cpp:67]   --->   Operation 32 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_3, i3 0" [src/Rayleigh.cpp:71]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %tmp_s" [src/Rayleigh.cpp:71]   --->   Operation 34 'zext' 'zext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln71" [src/Rayleigh.cpp:71]   --->   Operation 35 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln71 = or i7 %tmp_s, i7 1" [src/Rayleigh.cpp:71]   --->   Operation 36 'or' 'or_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71" [src/Rayleigh.cpp:71]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%H_rvd_addr_1 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_3" [src/Rayleigh.cpp:71]   --->   Operation 38 'getelementptr' 'H_rvd_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [src/Rayleigh.cpp:71]   --->   Operation 39 'load' 'H_rvd_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [src/Rayleigh.cpp:71]   --->   Operation 40 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 %add_ln67, i4 %i" [src/Rayleigh.cpp:67]   --->   Operation 41 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 20.0>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln71_1 = or i7 %tmp_s, i7 2" [src/Rayleigh.cpp:71]   --->   Operation 42 'or' 'or_ln71_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_1" [src/Rayleigh.cpp:71]   --->   Operation 43 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%H_rvd_addr_2 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_4" [src/Rayleigh.cpp:71]   --->   Operation 44 'getelementptr' 'H_rvd_addr_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln71_2 = or i7 %tmp_s, i7 3" [src/Rayleigh.cpp:71]   --->   Operation 45 'or' 'or_ln71_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_2" [src/Rayleigh.cpp:71]   --->   Operation 46 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%H_rvd_addr_3 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_5" [src/Rayleigh.cpp:71]   --->   Operation 47 'getelementptr' 'H_rvd_addr_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [src/Rayleigh.cpp:71]   --->   Operation 48 'load' 'H_rvd_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 49 [3/3] (18.8ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 49 'dmul' 'mul' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [src/Rayleigh.cpp:71]   --->   Operation 50 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 51 [3/3] (18.8ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 51 'dmul' 'mul_1' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [src/Rayleigh.cpp:71]   --->   Operation 52 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [src/Rayleigh.cpp:71]   --->   Operation 53 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 20.0>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln71_3 = or i7 %tmp_s, i7 4" [src/Rayleigh.cpp:71]   --->   Operation 54 'or' 'or_ln71_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_3" [src/Rayleigh.cpp:71]   --->   Operation 55 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%H_rvd_addr_4 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_6" [src/Rayleigh.cpp:71]   --->   Operation 56 'getelementptr' 'H_rvd_addr_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln71_4 = or i7 %tmp_s, i7 5" [src/Rayleigh.cpp:71]   --->   Operation 57 'or' 'or_ln71_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_4" [src/Rayleigh.cpp:71]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%H_rvd_addr_5 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_7" [src/Rayleigh.cpp:71]   --->   Operation 59 'getelementptr' 'H_rvd_addr_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 60 [2/3] (18.8ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 60 'dmul' 'mul' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [2/3] (18.8ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 61 'dmul' 'mul_1' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.23ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [src/Rayleigh.cpp:71]   --->   Operation 62 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 63 [3/3] (18.8ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 63 'dmul' 'mul_2' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [src/Rayleigh.cpp:71]   --->   Operation 64 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 65 [3/3] (18.8ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 65 'dmul' 'mul_3' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (1.23ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [src/Rayleigh.cpp:71]   --->   Operation 66 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 67 [2/2] (1.23ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [src/Rayleigh.cpp:71]   --->   Operation 67 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 20.0>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln71_5 = or i7 %tmp_s, i7 6" [src/Rayleigh.cpp:71]   --->   Operation 68 'or' 'or_ln71_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_5" [src/Rayleigh.cpp:71]   --->   Operation 69 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%H_rvd_addr_6 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_8" [src/Rayleigh.cpp:71]   --->   Operation 70 'getelementptr' 'H_rvd_addr_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln71_6 = or i7 %tmp_s, i7 7" [src/Rayleigh.cpp:71]   --->   Operation 71 'or' 'or_ln71_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_6" [src/Rayleigh.cpp:71]   --->   Operation 72 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%H_rvd_addr_7 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_9" [src/Rayleigh.cpp:71]   --->   Operation 73 'getelementptr' 'H_rvd_addr_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 74 [1/3] (18.8ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 74 'dmul' 'mul' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/3] (18.8ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 75 'dmul' 'mul_1' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/3] (18.8ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 76 'dmul' 'mul_2' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/3] (18.8ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 77 'dmul' 'mul_3' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/2] (1.23ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [src/Rayleigh.cpp:71]   --->   Operation 78 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 79 [3/3] (18.8ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 79 'dmul' 'mul_4' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (1.23ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [src/Rayleigh.cpp:71]   --->   Operation 80 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 81 [3/3] (18.8ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 81 'dmul' 'mul_5' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/2] (1.23ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [src/Rayleigh.cpp:71]   --->   Operation 82 'load' 'H_rvd_load_6' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 83 [2/2] (1.23ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [src/Rayleigh.cpp:71]   --->   Operation 83 'load' 'H_rvd_load_7' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 20.0>
ST_5 : Operation 84 [2/2] (18.7ns)   --->   "%add = dadd i64 %mul, i64 0" [src/Rayleigh.cpp:71]   --->   Operation 84 'dadd' 'add' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/3] (18.8ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 85 'dmul' 'mul_2' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/3] (18.8ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 86 'dmul' 'mul_3' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/3] (18.8ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 87 'dmul' 'mul_4' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/3] (18.8ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 88 'dmul' 'mul_5' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (1.23ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [src/Rayleigh.cpp:71]   --->   Operation 89 'load' 'H_rvd_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 90 [3/3] (18.8ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 90 'dmul' 'mul_6' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (1.23ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [src/Rayleigh.cpp:71]   --->   Operation 91 'load' 'H_rvd_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 92 [3/3] (18.8ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 92 'dmul' 'mul_7' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 93 [1/2] (18.7ns)   --->   "%add = dadd i64 %mul, i64 0" [src/Rayleigh.cpp:71]   --->   Operation 93 'dadd' 'add' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/3] (18.8ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 94 'dmul' 'mul_4' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/3] (18.8ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 95 'dmul' 'mul_5' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/3] (18.8ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 96 'dmul' 'mul_6' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [2/3] (18.8ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 97 'dmul' 'mul_7' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 98 [2/2] (18.7ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [src/Rayleigh.cpp:71]   --->   Operation 98 'dadd' 'add_1' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/3] (18.8ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 99 'dmul' 'mul_6' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/3] (18.8ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 100 'dmul' 'mul_7' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 18.7>
ST_8 : Operation 101 [1/2] (18.7ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [src/Rayleigh.cpp:71]   --->   Operation 101 'dadd' 'add_1' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.7>
ST_9 : Operation 102 [2/2] (18.7ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [src/Rayleigh.cpp:71]   --->   Operation 102 'dadd' 'add_2' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.7>
ST_10 : Operation 103 [1/2] (18.7ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [src/Rayleigh.cpp:71]   --->   Operation 103 'dadd' 'add_2' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 18.7>
ST_11 : Operation 104 [2/2] (18.7ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [src/Rayleigh.cpp:71]   --->   Operation 104 'dadd' 'add_3' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.7>
ST_12 : Operation 105 [1/2] (18.7ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [src/Rayleigh.cpp:71]   --->   Operation 105 'dadd' 'add_3' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 18.7>
ST_14 : Operation 106 [2/2] (18.7ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [src/Rayleigh.cpp:71]   --->   Operation 106 'dadd' 'add_4' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.7>
ST_15 : Operation 107 [1/2] (18.7ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [src/Rayleigh.cpp:71]   --->   Operation 107 'dadd' 'add_4' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.7>
ST_16 : Operation 108 [2/2] (18.7ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [src/Rayleigh.cpp:71]   --->   Operation 108 'dadd' 'add_5' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 18.7>
ST_17 : Operation 109 [1/2] (18.7ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [src/Rayleigh.cpp:71]   --->   Operation 109 'dadd' 'add_5' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 18.7>
ST_18 : Operation 110 [2/2] (18.7ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [src/Rayleigh.cpp:71]   --->   Operation 110 'dadd' 'add_6' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.7>
ST_19 : Operation 111 [1/2] (18.7ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [src/Rayleigh.cpp:71]   --->   Operation 111 'dadd' 'add_6' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 18.7>
ST_20 : Operation 112 [2/2] (18.7ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [src/Rayleigh.cpp:71]   --->   Operation 112 'dadd' 'add_7' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 19.4>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%i_5_cast = zext i4 %i_3" [src/Rayleigh.cpp:67]   --->   Operation 113 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/Rayleigh.cpp:23]   --->   Operation 114 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%H_mul_x_addr = getelementptr i64 %H_mul_x, i64 0, i64 %i_5_cast" [src/Rayleigh.cpp:68]   --->   Operation 115 'getelementptr' 'H_mul_x_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/2] (18.7ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [src/Rayleigh.cpp:71]   --->   Operation 116 'dadd' 'add_7' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln71 = store i64 %add_7, i3 %H_mul_x_addr" [src/Rayleigh.cpp:71]   --->   Operation 117 'store' 'store_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ H_rvd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ H_mul_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100000000000000000000]
store_ln0         (store            ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000]
i_3               (load             ) [ 0111111111111111111111]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000]
icmp_ln67         (icmp             ) [ 0111111111111111110000]
empty             (speclooptripcount) [ 0000000000000000000000]
add_ln67          (add              ) [ 0000000000000000000000]
br_ln67           (br               ) [ 0000000000000000000000]
tmp_s             (bitconcatenate   ) [ 0011100000000000000000]
zext_ln71         (zext             ) [ 0000000000000000000000]
H_rvd_addr        (getelementptr    ) [ 0010000000000000000000]
or_ln71           (or               ) [ 0000000000000000000000]
tmp_3             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_1      (getelementptr    ) [ 0010000000000000000000]
store_ln67        (store            ) [ 0000000000000000000000]
or_ln71_1         (or               ) [ 0000000000000000000000]
tmp_4             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_2      (getelementptr    ) [ 0001000000000000000000]
or_ln71_2         (or               ) [ 0000000000000000000000]
tmp_5             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_3      (getelementptr    ) [ 0001000000000000000000]
H_rvd_load        (load             ) [ 0001100000000000000000]
H_rvd_load_1      (load             ) [ 0001100000000000000000]
or_ln71_3         (or               ) [ 0000000000000000000000]
tmp_6             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_4      (getelementptr    ) [ 0000100000000000000000]
or_ln71_4         (or               ) [ 0000000000000000000000]
tmp_7             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_5      (getelementptr    ) [ 0000100000000000000000]
H_rvd_load_2      (load             ) [ 0100110000000000000000]
H_rvd_load_3      (load             ) [ 0100110000000000000000]
or_ln71_5         (or               ) [ 0000000000000000000000]
tmp_8             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_6      (getelementptr    ) [ 0100010000000000000000]
or_ln71_6         (or               ) [ 0000000000000000000000]
tmp_9             (bitconcatenate   ) [ 0000000000000000000000]
H_rvd_addr_7      (getelementptr    ) [ 0100010000000000000000]
mul               (dmul             ) [ 0110011000000000000000]
mul_1             (dmul             ) [ 0111111110000000000000]
H_rvd_load_4      (load             ) [ 0110011000000000000000]
H_rvd_load_5      (load             ) [ 0110011000000000000000]
mul_2             (dmul             ) [ 0111101111100000000000]
mul_3             (dmul             ) [ 0111101111111000000000]
H_rvd_load_6      (load             ) [ 0011001100000000000000]
H_rvd_load_7      (load             ) [ 0011001100000000000000]
add               (dadd             ) [ 0001100110000000000000]
mul_4             (dmul             ) [ 0111100111111111000000]
mul_5             (dmul             ) [ 0111100111111111110000]
mul_6             (dmul             ) [ 0111100011111111111100]
mul_7             (dmul             ) [ 0111100011111111111111]
add_1             (dadd             ) [ 0110000001100000000000]
add_2             (dadd             ) [ 0001100000011000000000]
add_3             (dadd             ) [ 0111000000000111000000]
add_4             (dadd             ) [ 0100100000000000110000]
add_5             (dadd             ) [ 0011000000000000001100]
add_6             (dadd             ) [ 0100100000000000000011]
i_5_cast          (zext             ) [ 0000000000000000000000]
specloopname_ln23 (specloopname     ) [ 0000000000000000000000]
H_mul_x_addr      (getelementptr    ) [ 0000000000000000000000]
add_7             (dadd             ) [ 0000000000000000000000]
store_ln71        (store            ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000]
ret_ln0           (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="H_rvd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_rvd"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_mul_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_mul_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="H_rvd_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="H_rvd_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="64" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="0"/>
<pin id="84" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_rvd_load/1 H_rvd_load_1/1 H_rvd_load_2/2 H_rvd_load_3/2 H_rvd_load_4/3 H_rvd_load_5/3 H_rvd_load_6/4 H_rvd_load_7/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="H_rvd_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="64" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_2/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="H_rvd_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="H_rvd_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_4/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="H_rvd_addr_5_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_5/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="H_rvd_addr_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_6/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="H_rvd_addr_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_7/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="H_mul_x_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_mul_x_addr/21 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln71_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/21 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/5 add_1/7 add_4/14 add_5/16 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="4"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_2/9 add_3/11 add_6/18 add_7/20 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/2 mul_2/3 mul_4/4 mul_6/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_1/2 mul_3/3 mul_5/4 mul_7/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_load H_rvd_load_4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_load_1 H_rvd_load_5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_load_2 H_rvd_load_6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_load_3 H_rvd_load_7 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_4 add_5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_3_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln67_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln67_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln71_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln71_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln67_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln71_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln71_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln71_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="2"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_3/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln71_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="2"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_4/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln71_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="3"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_5/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln71_6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="3"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_6/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_5_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="20"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/21 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="20"/>
<pin id="354" dir="1" index="1" bw="4" slack="20"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln67_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_s_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="1"/>
<pin id="363" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="371" class="1005" name="H_rvd_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="H_rvd_addr_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="H_rvd_addr_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="H_rvd_addr_3_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_3 "/>
</bind>
</comp>

<comp id="391" class="1005" name="H_rvd_addr_4_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="1"/>
<pin id="393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="H_rvd_addr_5_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="1"/>
<pin id="398" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_5 "/>
</bind>
</comp>

<comp id="401" class="1005" name="H_rvd_addr_6_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="H_rvd_addr_7_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="H_rvd_addr_7 "/>
</bind>
</comp>

<comp id="411" class="1005" name="mul_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="416" class="1005" name="mul_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="3"/>
<pin id="418" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="mul_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="4"/>
<pin id="423" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="mul_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="6"/>
<pin id="428" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="mul_4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="8"/>
<pin id="433" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="mul_5_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="10"/>
<pin id="438" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="441" class="1005" name="mul_6_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="11"/>
<pin id="443" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="446" class="1005" name="mul_7_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="13"/>
<pin id="448" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="2"/>
<pin id="458" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_3 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_6_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="85"><net_src comp="62" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="87" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="103" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="119" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="153" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="162"><net_src comp="76" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="76" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="175"><net_src comp="76" pin="7"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="180"><net_src comp="76" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="185"><net_src comp="76" pin="7"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="190"><net_src comp="76" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="195"><net_src comp="148" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="201"><net_src comp="148" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="209" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="209" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="241"><net_src comp="224" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="256"><net_src comp="218" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="271" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="318" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="327" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="348"><net_src comp="58" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="355"><net_src comp="209" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="360"><net_src comp="212" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="224" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="374"><net_src comp="62" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="379"><net_src comp="69" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="384"><net_src comp="87" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="389"><net_src comp="94" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="394"><net_src comp="103" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="399"><net_src comp="110" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="404"><net_src comp="119" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="409"><net_src comp="126" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="414"><net_src comp="158" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="419"><net_src comp="164" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="424"><net_src comp="158" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="429"><net_src comp="164" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="434"><net_src comp="158" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="439"><net_src comp="164" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="444"><net_src comp="158" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="449"><net_src comp="164" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="454"><net_src comp="153" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="459"><net_src comp="153" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="464"><net_src comp="153" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_mul_x | {21 }
 - Input state : 
	Port: Rayleigh_Pipeline_VITIS_LOOP_67_6 : H_rvd | {1 2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln67 : 2
		add_ln67 : 2
		br_ln67 : 3
		tmp_s : 2
		zext_ln71 : 3
		H_rvd_addr : 4
		or_ln71 : 3
		tmp_3 : 3
		H_rvd_addr_1 : 4
		H_rvd_load : 5
		H_rvd_load_1 : 5
		store_ln67 : 3
	State 2
		H_rvd_addr_2 : 1
		H_rvd_addr_3 : 1
		mul : 1
		mul_1 : 1
		H_rvd_load_2 : 2
		H_rvd_load_3 : 2
	State 3
		H_rvd_addr_4 : 1
		H_rvd_addr_5 : 1
		mul_2 : 1
		mul_3 : 1
		H_rvd_load_4 : 2
		H_rvd_load_5 : 2
	State 4
		H_rvd_addr_6 : 1
		H_rvd_addr_7 : 1
		mul_4 : 1
		mul_5 : 1
		H_rvd_load_6 : 2
		H_rvd_load_7 : 2
	State 5
		mul_6 : 1
		mul_7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		H_mul_x_addr : 1
		store_ln71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   dadd   |    grp_fu_148    |    3    |   342   |   688   |
|          |    grp_fu_153    |    3    |   342   |   688   |
|----------|------------------|---------|---------|---------|
|   dmul   |    grp_fu_158    |    11   |   256   |   179   |
|          |    grp_fu_164    |    11   |   256   |   179   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln67_fu_218 |    0    |    0    |    12   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln67_fu_212 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|          |   tmp_s_fu_224   |    0    |    0    |    0    |
|          |   tmp_3_fu_243   |    0    |    0    |    0    |
|          |   tmp_4_fu_262   |    0    |    0    |    0    |
|bitconcatenate|   tmp_5_fu_276   |    0    |    0    |    0    |
|          |   tmp_6_fu_290   |    0    |    0    |    0    |
|          |   tmp_7_fu_304   |    0    |    0    |    0    |
|          |   tmp_8_fu_318   |    0    |    0    |    0    |
|          |   tmp_9_fu_332   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln71_fu_232 |    0    |    0    |    0    |
|          |  i_5_cast_fu_341 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          |  or_ln71_fu_237  |    0    |    0    |    0    |
|          | or_ln71_1_fu_257 |    0    |    0    |    0    |
|          | or_ln71_2_fu_271 |    0    |    0    |    0    |
|    or    | or_ln71_3_fu_285 |    0    |    0    |    0    |
|          | or_ln71_4_fu_299 |    0    |    0    |    0    |
|          | or_ln71_5_fu_313 |    0    |    0    |    0    |
|          | or_ln71_6_fu_327 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    28   |   1196  |   1755  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|H_rvd_addr_1_reg_376|    6   |
|H_rvd_addr_2_reg_381|    6   |
|H_rvd_addr_3_reg_386|    6   |
|H_rvd_addr_4_reg_391|    6   |
|H_rvd_addr_5_reg_396|    6   |
|H_rvd_addr_6_reg_401|    6   |
|H_rvd_addr_7_reg_406|    6   |
| H_rvd_addr_reg_371 |    6   |
|    add_2_reg_451   |   64   |
|    add_3_reg_456   |   64   |
|    add_6_reg_461   |   64   |
|     i_3_reg_352    |    4   |
|      i_reg_345     |    4   |
|  icmp_ln67_reg_357 |    1   |
|    mul_1_reg_416   |   64   |
|    mul_2_reg_421   |   64   |
|    mul_3_reg_426   |   64   |
|    mul_4_reg_431   |   64   |
|    mul_5_reg_436   |   64   |
|    mul_6_reg_441   |   64   |
|    mul_7_reg_446   |   64   |
|     mul_reg_411    |   64   |
|       reg_172      |   64   |
|       reg_177      |   64   |
|       reg_182      |   64   |
|       reg_187      |   64   |
|       reg_192      |   64   |
|       reg_198      |   64   |
|    tmp_s_reg_361   |    7   |
+--------------------+--------+
|        Total       |  1152  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   8  |   6  |   48   ||    43   |
| grp_access_fu_76 |  p2  |   8  |   0  |    0   ||    43   |
|    grp_fu_148    |  p0  |   4  |  64  |   256  ||    20   |
|    grp_fu_148    |  p1  |   4  |  64  |   256  ||    20   |
|    grp_fu_153    |  p0  |   4  |  64  |   256  ||    20   |
|    grp_fu_153    |  p1  |   4  |  64  |   256  ||    20   |
|    grp_fu_158    |  p0  |   3  |  64  |   192  ||    14   |
|    grp_fu_158    |  p1  |   2  |  64  |   128  |
|    grp_fu_164    |  p0  |   3  |  64  |   192  ||    14   |
|    grp_fu_164    |  p1  |   2  |  64  |   128  |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1712  ||  5.348  ||   194   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1196  |  1755  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   194  |
|  Register |    -   |    -   |  1152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    5   |  2348  |  1949  |
+-----------+--------+--------+--------+--------+
