From 7e8f41a7aa4ca5ac70c328447843a733a47419f9 Mon Sep 17 00:00:00 2001
From: "le.jin" <le.jin@siemens.com>
Date: Mon, 2 Mar 2020 23:01:32 +0800
Subject: [PATCH 18/23] change OSPI clock id to support sysfw 19.12

Signed-off-by: le.jin <le.jin@siemens.com>
---
 arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi b/arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi
index c3fe81cb884e..450456460182 100644
--- a/arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi
@@ -382,11 +382,11 @@
 			cdns,fifo-depth = <256>;
 			cdns,fifo-width = <4>;
 			cdns,trigger-address = <0x50000000>;
-			clocks = <&k3_clks 55 5>;
-			assigned-clocks = <&k3_clks 55 5>;
-			assigned-clock-parents = <&k3_clks 55 7>;
+			clocks = <&k3_clks 248 0>;
+			assigned-clocks = <&k3_clks 248 0>;
+			assigned-clock-parents = <&k3_clks 248 2>;
 			assigned-clock-rates = <166666666>;
-			power-domains = <&k3_pds 55 TI_SCI_PD_EXCLUSIVE>;
+			power-domains = <&k3_pds 248 TI_SCI_PD_EXCLUSIVE>;
 			#address-cells = <1>;
 			#size-cells = <0>;
 			dma-coherent;
@@ -400,8 +400,8 @@
 			cdns,fifo-depth = <256>;
 			cdns,fifo-width = <4>;
 			cdns,trigger-address = <0x58000000>;
-			clocks = <&k3_clks 55 16>;
-			power-domains = <&k3_pds 55 TI_SCI_PD_EXCLUSIVE>;
+			clocks = <&k3_clks 249 6>;
+			power-domains = <&k3_pds 249 TI_SCI_PD_EXCLUSIVE>;
 			#address-cells = <1>;
 			#size-cells = <0>;
 			dma-coherent;
-- 
2.17.1

