# vsim -novopt work.hvl_top work.hdl_top -c -do "log -r /*; add wave -r /*; run -all;" -wlf waveform.wlf 
# Start time: 21:27:11 on Oct 14,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.hvl_top
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.test_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.test_pkg
# Loading work.hvl_top
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.hdl_top
# Loading work.hdl_top
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.spi_if
# Loading work.spi_if
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.slave_agent_bfm
# Loading work.slave_agent_bfm
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.slave_driver_bfm
# Loading work.slave_driver_bfm
# Refreshing /pdtools/work_area/frontend/shweta/spi_avip-1/sim/work.slave_monitor_bfm
# Loading work.slave_monitor_bfm
# Loading mtiUvm.questa_uvm_pkg
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# log -r /*
#  add wave -r /*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# HDL_TOP
# Slave Agent BFM
# Slave Driver BFM
# Slave Monitor BFM
# UVM_INFO ../src/hvl_top/env/env.sv(58) @ 0: uvm_test_top.env [uvm_test_top.env] ENV: build_phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------
# Name                          Type                      Size  Value
# -------------------------------------------------------------------
# uvm_test_top                  base_test                 -     @466 
#   env                         env                       -     @473 
#     master_agent              master_agent              -     @480 
#       master_driver_proxy     master_driver_proxy       -     @720 
#         rsp_port              uvm_analysis_port         -     @735 
#         seq_item_port         uvm_seq_item_pull_port    -     @727 
#       master_monitor_proxy    master_monitor_proxy      -     @743 
#       master_sequencer        master_sequencer          -     @611 
#         rsp_export            uvm_analysis_export       -     @618 
#         seq_item_export       uvm_seq_item_pull_imp     -     @712 
#         arbitration_queue     array                     0     -    
#         lock_queue            array                     0     -    
#         num_last_reqs         integral                  32    'd1  
#         num_last_rsps         integral                  32    'd1  
#     master_virtual_sequencer  master_virtual_sequencer  -     @487 
#     slave_agent               slave_agent               -     @603 
#       slave_driver_proxy      slave_driver_proxy        -     @865 
#       slave_monitor_proxy     slave_monitor_proxy       -     @872 
#       slave_sequencer         slave_sequencer           -     @756 
#         rsp_export            uvm_analysis_export       -     @763 
#         seq_item_export       uvm_seq_item_pull_imp     -     @857 
#         arbitration_queue     array                     0     -    
#         lock_queue            array                     0     -    
#         num_last_reqs         integral                  32    'd1  
#         num_last_rsps         integral                  32    'd1  
#     slave_virtual_sequencer   slave_virtual_sequencer   -     @494 
#       rsp_export              uvm_analysis_export       -     @501 
#       seq_item_export         uvm_seq_item_pull_imp     -     @595 
#       arbitration_queue       array                     0     -    
#       lock_queue              array                     0     -    
#       num_last_reqs           integral                  32    'd1  
#       num_last_rsps           integral                  32    'd1  
# -------------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# [uvm_test_top.env]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /hvl_top
# End time: 21:27:14 on Oct 14,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
