// Seed: 552856584
module module_0 #(
    parameter id_3 = 32'd51
) (
    output uwire id_0
    , _id_3,
    input  uwire id_1
);
  wire id_4;
  wire id_5;
  ;
  wire [-1 : 1] id_6;
  assign module_1.id_8 = 0;
  logic [id_3 : -1] id_7;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    input wand id_4,
    output supply0 id_5,
    output wand id_6,
    input tri id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri id_15,
    input tri id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply1 id_19
    , id_33,
    output tri1 id_20,
    input wire id_21,
    input wire id_22,
    output supply1 id_23,
    input tri id_24,
    input tri id_25,
    input supply0 id_26,
    output uwire id_27,
    output uwire id_28,
    input uwire id_29,
    output wor id_30,
    input wor id_31
);
  assign id_30 = (id_2);
  module_0 modCall_1 (
      id_6,
      id_22
  );
endmodule
