{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 09:54:48 2014 " "Info: Processing started: Tue Aug 05 09:54:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select/cs_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file select/cs_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CS_TRANS-TRANS " "Info: Found design unit 1: CS_TRANS-TRANS" {  } { { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CS_TRANS " "Info: Found entity 1: CS_TRANS" {  } { { "select/CS_TRANS.vhd" "" { Text "E:/nios/chen/DDS/select/CS_TRANS.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram/ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Info: Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FREW inst3 " "Warning: Block or symbol \"FREW\" of instance \"inst3\" overlaps another block or symbol" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -264 608 800 -168 "inst3" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst6 " "Warning: Primitive \"OR2\" of instance \"inst6\" not used" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -488 552 616 -440 "inst6" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst8 " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:inst8\"" {  } { { "DDS.bdf" "inst8" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -1144 200 464 -960 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst8\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:inst8\|altpll:altpll_component\"" {  } { { "pll/pll1.vhd" "altpll_component" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst8\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:inst8\|altpll:altpll_component\"" {  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst8\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Info: Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Info: Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6250 " "Info: Parameter \"clk2_phase_shift\" = \"6250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll/pll1.vhd" "" { Text "E:/nios/chen/DDS/pll/pll1.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_ad.vhd 2 1 " "Warning: Using design file select/latch_ad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_AD-D2AD " "Info: Found design unit 1: LATCH_AD-D2AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/dds/select/latch_ad.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_AD " "Info: Found entity 1: LATCH_AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/dds/select/latch_ad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_AD LATCH_AD:inst1 " "Info: Elaborating entity \"LATCH_AD\" for hierarchy \"LATCH_AD:inst1\"" {  } { { "DDS.bdf" "inst1" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -432 216 408 -304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_ad.vhd(21) " "Warning (10492): VHDL Process Statement warning at latch_ad.vhd(21): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/dds/select/latch_ad.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_addr.vhd 2 1 " "Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_ADDR-LATCH " "Info: Found design unit 1: LATCH_ADDR-LATCH" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_ADDR " "Info: Found entity 1: LATCH_ADDR" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/dds/select/latch_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_ADDR LATCH_ADDR:inst " "Info: Elaborating entity \"LATCH_ADDR\" for hierarchy \"LATCH_ADDR:inst\"" {  } { { "DDS.bdf" "inst" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -904 216 408 -680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcontrol/choose.vhd 2 1 " "Warning: Using design file freqcontrol/choose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHOOSE-one " "Info: Found design unit 1: CHOOSE-one" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CHOOSE " "Info: Found entity 1: CHOOSE" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHOOSE CHOOSE:inst4 " "Info: Elaborating entity \"CHOOSE\" for hierarchy \"CHOOSE:inst4\"" {  } { { "DDS.bdf" "inst4" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { 48 624 824 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NWE choose.vhd(21) " "Warning (10492): VHDL Process Statement warning at choose.vhd(21): signal \"NWE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/decoder_addr.vhd 2 1 " "Warning: Using design file select/decoder_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_ADDR-DECODER " "Info: Found design unit 1: DECODER_ADDR-DECODER" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/dds/select/decoder_addr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ADDR " "Info: Found entity 1: DECODER_ADDR" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/dds/select/decoder_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ADDR DECODER_ADDR:inst13 " "Info: Elaborating entity \"DECODER_ADDR\" for hierarchy \"DECODER_ADDR:inst13\"" {  } { { "DDS.bdf" "inst13" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -896 576 792 -768 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcontrol/frew.bdf 1 1 " "Warning: Using design file freqcontrol/frew.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frew " "Info: Found entity 1: frew" {  } { { "frew.bdf" "" { Schematic "e:/nios/chen/dds/freqcontrol/frew.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREW FREW:inst3 " "Info: Elaborating entity \"FREW\" for hierarchy \"FREW:inst3\"" {  } { { "DDS.bdf" "inst3" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -264 608 800 -168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 FREW:inst3\|74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"FREW:inst3\|74273:inst\"" {  } { { "frew.bdf" "inst" { Schematic "e:/nios/chen/dds/freqcontrol/frew.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FREW:inst3\|74273:inst " "Info: Elaborated megafunction instantiation \"FREW:inst3\|74273:inst\"" {  } { { "frew.bdf" "" { Schematic "e:/nios/chen/dds/freqcontrol/frew.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CS_TRANS CS_TRANS:inst16 " "Info: Elaborating entity \"CS_TRANS\" for hierarchy \"CS_TRANS:inst16\"" {  } { { "DDS.bdf" "inst16" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -760 584 792 -632 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_data.vhd 2 1 " "Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_DATA-AD2D " "Info: Found design unit 1: LATCH_DATA-AD2D" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_DATA " "Info: Found entity 1: LATCH_DATA" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_DATA LATCH_DATA:inst21 " "Info: Elaborating entity \"LATCH_DATA\" for hierarchy \"LATCH_DATA:inst21\"" {  } { { "DDS.bdf" "inst21" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -648 216 408 -520 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_data.vhd(20) " "Warning (10492): VHDL Process Statement warning at latch_data.vhd(20): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA latch_data.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[0\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[1\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[2\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[3\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[4\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[5\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[6\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[7\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[8\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[9\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[10\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[11\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[12\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[13\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[14\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[15\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst9 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst9\"" {  } { { "DDS.bdf" "inst9" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -256 192 448 -120 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst9\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "ram/RAM2PORT.vhd" "altsyncram_component" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM2PORT:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram/RAM2PORT.vhd" "" { Text "E:/nios/chen/DDS/ram/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ao1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ao1 " "Info: Found entity 1: altsyncram_8ao1" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/DDS/db/altsyncram_8ao1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ao1 RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated " "Info: Elaborating entity \"altsyncram_8ao1\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcontrol/phase_acc.vhd 2 1 " "Warning: Using design file freqcontrol/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASE_ACC-one " "Info: Found design unit 1: PHASE_ACC-one" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PHASE_ACC " "Info: Found entity 1: PHASE_ACC" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/phase_acc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASE_ACC PHASE_ACC:inst12 " "Info: Elaborating entity \"PHASE_ACC\" for hierarchy \"PHASE_ACC:inst12\"" {  } { { "DDS.bdf" "inst12" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -112 592 832 -16 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[7\] LATCH_AD:inst1\|AD\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[7\]\" to the node \"LATCH_AD:inst1\|AD\[7\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[6\] LATCH_AD:inst1\|AD\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[6\]\" to the node \"LATCH_AD:inst1\|AD\[6\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[5\] LATCH_AD:inst1\|AD\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[5\]\" to the node \"LATCH_AD:inst1\|AD\[5\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[4\] LATCH_AD:inst1\|AD\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[4\]\" to the node \"LATCH_AD:inst1\|AD\[4\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[3\] LATCH_AD:inst1\|AD\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[3\]\" to the node \"LATCH_AD:inst1\|AD\[3\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[2\] LATCH_AD:inst1\|AD\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[2\]\" to the node \"LATCH_AD:inst1\|AD\[2\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[1\] LATCH_AD:inst1\|AD\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[1\]\" to the node \"LATCH_AD:inst1\|AD\[1\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[0\] LATCH_AD:inst1\|AD\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[0\]\" to the node \"LATCH_AD:inst1\|AD\[0\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[15\] LATCH_AD:inst1\|AD\[15\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[15\]\" to the node \"LATCH_AD:inst1\|AD\[15\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[14\] LATCH_AD:inst1\|AD\[14\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[14\]\" to the node \"LATCH_AD:inst1\|AD\[14\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[13\] LATCH_AD:inst1\|AD\[13\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[13\]\" to the node \"LATCH_AD:inst1\|AD\[13\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[12\] LATCH_AD:inst1\|AD\[12\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[12\]\" to the node \"LATCH_AD:inst1\|AD\[12\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[11\] LATCH_AD:inst1\|AD\[11\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[11\]\" to the node \"LATCH_AD:inst1\|AD\[11\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[10\] LATCH_AD:inst1\|AD\[10\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[10\]\" to the node \"LATCH_AD:inst1\|AD\[10\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[9\] LATCH_AD:inst1\|AD\[9\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[9\]\" to the node \"LATCH_AD:inst1\|AD\[9\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CHOOSE:inst4\|DOUT\[8\] LATCH_AD:inst1\|AD\[8\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CHOOSE:inst4\|DOUT\[8\]\" to the node \"LATCH_AD:inst1\|AD\[8\]\"" {  } { { "choose.vhd" "" { Text "e:/nios/chen/dds/freqcontrol/choose.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[7\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[7\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[7\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[6\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[6\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[6\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[5\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[5\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[5\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[4\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[4\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[4\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[3\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[3\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[3\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[2\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[2\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[2\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[1\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[1\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[1\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "LATCH_DATA:inst21\|DATA\[0\] RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"LATCH_DATA:inst21\|DATA\[0\]\" to the node \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|q_b\[0\]\" into an OR gate" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_DATA:inst21\|DATA\[0\]_102 " "Warning: Latch LATCH_DATA:inst21\|DATA\[0\]_102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NADV " "Warning: Ports D and ENA on the latch are fed by the same signal NADV" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -744 -120 48 -728 "NADV" "" } { -616 152 216 -600 "NADV" "" } { -400 152 216 -384 "NADV" "" } { -824 152 216 -808 "NADV" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "e:/nios/chen/dds/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ROMADDR\[31\] GND " "Warning (13410): Pin \"ROMADDR\[31\]\" is stuck at GND" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { 192 464 640 208 "ROMADDR\[31\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 81 " "Info: 81 registers lost all their fanouts during netlist optimizations. The first 81 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[0\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[1\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[2\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[3\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[4\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[5\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[6\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[7\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[8\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[9\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[10\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[11\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[12\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[13\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[14\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[15\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[16\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[17\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[18\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[19\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[20\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[21\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[22\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PHASE_ACC:inst12\|ACC\[23\] " "Info: Register \"PHASE_ACC:inst12\|ACC\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|12 " "Info: Register \"frew:inst3\|74273:inst\|12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|12 " "Info: Register \"frew:inst3\|74273:inst7\|12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[7\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|13 " "Info: Register \"frew:inst3\|74273:inst\|13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|13 " "Info: Register \"frew:inst3\|74273:inst7\|13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[6\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|14 " "Info: Register \"frew:inst3\|74273:inst\|14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|14 " "Info: Register \"frew:inst3\|74273:inst7\|14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[5\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|15 " "Info: Register \"frew:inst3\|74273:inst\|15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|15 " "Info: Register \"frew:inst3\|74273:inst7\|15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[4\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|16 " "Info: Register \"frew:inst3\|74273:inst\|16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|16 " "Info: Register \"frew:inst3\|74273:inst7\|16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[3\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|17 " "Info: Register \"frew:inst3\|74273:inst\|17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|17 " "Info: Register \"frew:inst3\|74273:inst7\|17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[2\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|18 " "Info: Register \"frew:inst3\|74273:inst\|18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|18 " "Info: Register \"frew:inst3\|74273:inst7\|18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[1\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst\|19 " "Info: Register \"frew:inst3\|74273:inst\|19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst7\|19 " "Info: Register \"frew:inst3\|74273:inst7\|19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[0\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|12 " "Info: Register \"frew:inst3\|74273:inst5\|12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|12 " "Info: Register \"frew:inst3\|74273:inst9\|12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[15\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|13 " "Info: Register \"frew:inst3\|74273:inst5\|13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|13 " "Info: Register \"frew:inst3\|74273:inst9\|13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[14\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|14 " "Info: Register \"frew:inst3\|74273:inst5\|14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|14 " "Info: Register \"frew:inst3\|74273:inst9\|14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[13\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|15 " "Info: Register \"frew:inst3\|74273:inst5\|15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|15 " "Info: Register \"frew:inst3\|74273:inst9\|15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[12\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|16 " "Info: Register \"frew:inst3\|74273:inst5\|16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|16 " "Info: Register \"frew:inst3\|74273:inst9\|16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[11\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|17 " "Info: Register \"frew:inst3\|74273:inst5\|17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|17 " "Info: Register \"frew:inst3\|74273:inst9\|17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[10\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|18 " "Info: Register \"frew:inst3\|74273:inst5\|18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|18 " "Info: Register \"frew:inst3\|74273:inst9\|18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[9\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst5\|19 " "Info: Register \"frew:inst3\|74273:inst5\|19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "frew:inst3\|74273:inst9\|19 " "Info: Register \"frew:inst3\|74273:inst9\|19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CS_TRANS:inst16\|DOUT\[8\] " "Info: Register \"CS_TRANS:inst16\|DOUT\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[8\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[9\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[10\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[11\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[12\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[13\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[14\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR\[15\] " "Info: Register \"LATCH_ADDR:inst\|ADDR\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|CS0 " "Info: Register \"LATCH_ADDR:inst\|CS0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll1:inst8\|altpll:altpll_component\|pll " "Info: Adding node \"pll1:inst8\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A17 " "Warning (15610): No output dependent on input pin \"A17\"" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -808 -120 48 -792 "A17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A18 " "Warning (15610): No output dependent on input pin \"A18\"" {  } { { "DDS.bdf" "" { Schematic "E:/nios/chen/DDS/DDS.bdf" { { -776 -120 48 -760 "A18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Info: Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 09:54:50 2014 " "Info: Processing ended: Tue Aug 05 09:54:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
