
AirConditioner.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001606  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ac  00800060  00001606  0000169a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  0080010c  0080010c  00001746  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001746  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001778  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000298  00000000  00000000  000017b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003bd4  00000000  00000000  00001a4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000117c  00000000  00000000  00005620  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019eb  00000000  00000000  0000679c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000588  00000000  00000000  00008188  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000132d  00000000  00000000  00008710  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d03  00000000  00000000  00009a3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e0  00000000  00000000  0000b740  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 39 00 	jmp	0x72	; 0x72 <__ctors_end>
       4:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
       8:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
       c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      10:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      14:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      18:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      1c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      20:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      24:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      28:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      2c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      30:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      34:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      38:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      3c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      40:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      44:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      48:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      4c:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      50:	0c 94 56 00 	jmp	0xac	; 0xac <__bad_interrupt>
      54:	83 06       	cpc	r8, r19
      56:	88 06       	cpc	r8, r24
      58:	8e 06       	cpc	r8, r30
      5a:	93 06       	cpc	r9, r19
      5c:	98 06       	cpc	r9, r24
      5e:	9e 06       	cpc	r9, r30
      60:	a3 06       	cpc	r10, r19
      62:	d6 06       	cpc	r13, r22
      64:	db 06       	cpc	r13, r27
      66:	e1 06       	cpc	r14, r17
      68:	e8 06       	cpc	r14, r24
      6a:	ee 06       	cpc	r14, r30
      6c:	f5 06       	cpc	r15, r21
      6e:	fd 06       	cpc	r15, r29
      70:	04 07       	cpc	r16, r20

00000072 <__ctors_end>:
      72:	11 24       	eor	r1, r1
      74:	1f be       	out	0x3f, r1	; 63
      76:	cf e5       	ldi	r28, 0x5F	; 95
      78:	d8 e0       	ldi	r29, 0x08	; 8
      7a:	de bf       	out	0x3e, r29	; 62
      7c:	cd bf       	out	0x3d, r28	; 61

0000007e <__do_copy_data>:
      7e:	11 e0       	ldi	r17, 0x01	; 1
      80:	a0 e6       	ldi	r26, 0x60	; 96
      82:	b0 e0       	ldi	r27, 0x00	; 0
      84:	e6 e0       	ldi	r30, 0x06	; 6
      86:	f6 e1       	ldi	r31, 0x16	; 22
      88:	02 c0       	rjmp	.+4      	; 0x8e <__do_copy_data+0x10>
      8a:	05 90       	lpm	r0, Z+
      8c:	0d 92       	st	X+, r0
      8e:	ac 30       	cpi	r26, 0x0C	; 12
      90:	b1 07       	cpc	r27, r17
      92:	d9 f7       	brne	.-10     	; 0x8a <__do_copy_data+0xc>

00000094 <__do_clear_bss>:
      94:	21 e0       	ldi	r18, 0x01	; 1
      96:	ac e0       	ldi	r26, 0x0C	; 12
      98:	b1 e0       	ldi	r27, 0x01	; 1
      9a:	01 c0       	rjmp	.+2      	; 0x9e <.do_clear_bss_start>

0000009c <.do_clear_bss_loop>:
      9c:	1d 92       	st	X+, r1

0000009e <.do_clear_bss_start>:
      9e:	a8 31       	cpi	r26, 0x18	; 24
      a0:	b2 07       	cpc	r27, r18
      a2:	e1 f7       	brne	.-8      	; 0x9c <.do_clear_bss_loop>
      a4:	0e 94 55 06 	call	0xcaa	; 0xcaa <main>
      a8:	0c 94 01 0b 	jmp	0x1602	; 0x1602 <_exit>

000000ac <__bad_interrupt>:
      ac:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b0 <APP_adjustInit>:
	
}

static void APP_adjustInit(void)
{
	HLCD_ClrDisplay();
      b0:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
	HLCD_WriteInt(MIN_TEMP);
      b4:	62 e1       	ldi	r22, 0x12	; 18
      b6:	70 e0       	ldi	r23, 0x00	; 0
      b8:	80 e0       	ldi	r24, 0x00	; 0
      ba:	90 e0       	ldi	r25, 0x00	; 0
      bc:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
	HLCD_gotoXY(0, 14);
      c0:	6e e0       	ldi	r22, 0x0E	; 14
      c2:	80 e0       	ldi	r24, 0x00	; 0
      c4:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
	HLCD_WriteInt(MAX_TEMP);
      c8:	63 e2       	ldi	r22, 0x23	; 35
      ca:	70 e0       	ldi	r23, 0x00	; 0
      cc:	80 e0       	ldi	r24, 0x00	; 0
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
	HLCD_gotoXY(0, 7);
      d4:	67 e0       	ldi	r22, 0x07	; 7
      d6:	80 e0       	ldi	r24, 0x00	; 0
      d8:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
	HLCD_WriteInt(u8_g_tempValue);
      dc:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
      e0:	70 e0       	ldi	r23, 0x00	; 0
      e2:	80 e0       	ldi	r24, 0x00	; 0
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
	HLCD_gotoXY(1, 0);
      ea:	60 e0       	ldi	r22, 0x00	; 0
      ec:	81 e0       	ldi	r24, 0x01	; 1
      ee:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
	HLCD_WriteString("||||||||||||||||");
      f2:	8c e8       	ldi	r24, 0x8C	; 140
      f4:	90 e0       	ldi	r25, 0x00	; 0
      f6:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
	u8_g_CursorPosition = u8_g_tempValue - MIN_TEMP;
      fa:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
      fe:	62 51       	subi	r22, 0x12	; 18
     100:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <u8_g_CursorPosition>
	HLCD_gotoXY(1, u8_g_CursorPosition);
     104:	81 e0       	ldi	r24, 0x01	; 1
     106:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
     10a:	08 95       	ret

0000010c <APP_Init>:
************************************************************************************************************/
void APP_Init(void)
{
	
	/* Initialize used modules */
	HLCD_vidInit();
     10c:	0e 94 be 04 	call	0x97c	; 0x97c <HLCD_vidInit>
	KEYPAD_init();
     110:	0e 94 04 03 	call	0x608	; 0x608 <KEYPAD_init>
	TSENSOR_Init(&st_g_TempSensor);
     114:	83 e1       	ldi	r24, 0x13	; 19
     116:	91 e0       	ldi	r25, 0x01	; 1
     118:	0e 94 f2 05 	call	0xbe4	; 0xbe4 <TSENSOR_Init>
	BUZ_Init(&st_g_Buzzer);
     11c:	81 e6       	ldi	r24, 0x61	; 97
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	0e 94 44 02 	call	0x488	; 0x488 <BUZ_Init>
	
	HLCD_vidCreatCustomChar(arr_g_bell, 1);
     124:	61 e0       	ldi	r22, 0x01	; 1
     126:	82 e6       	ldi	r24, 0x62	; 98
     128:	90 e0       	ldi	r25, 0x00	; 0
     12a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <HLCD_vidCreatCustomChar>
	
	/* Display welcome message for one second */
	HLCD_gotoXY(0, 4);
     12e:	64 e0       	ldi	r22, 0x04	; 4
     130:	80 e0       	ldi	r24, 0x00	; 0
     132:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
	HLCD_WriteString("Welcome!");
     136:	8d e9       	ldi	r24, 0x9D	; 157
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
	TIM0_SyncDelay(1, Seconds);
     13e:	42 e0       	ldi	r20, 0x02	; 2
     140:	61 e0       	ldi	r22, 0x01	; 1
     142:	70 e0       	ldi	r23, 0x00	; 0
     144:	80 e0       	ldi	r24, 0x00	; 0
     146:	90 e0       	ldi	r25, 0x00	; 0
     148:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <TIM0_SyncDelay>
	HLCD_ClrDisplay();
     14c:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
	
	/* Display Default Temperature */
	HLCD_WriteString(" Default temp:");
     150:	86 ea       	ldi	r24, 0xA6	; 166
     152:	90 e0       	ldi	r25, 0x00	; 0
     154:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
	HLCD_gotoXY(1, 7);
     158:	67 e0       	ldi	r22, 0x07	; 7
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
	HLCD_WriteInt(DEFAULT_TEMP);
     160:	64 e1       	ldi	r22, 0x14	; 20
     162:	70 e0       	ldi	r23, 0x00	; 0
     164:	80 e0       	ldi	r24, 0x00	; 0
     166:	90 e0       	ldi	r25, 0x00	; 0
     168:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
	TIM0_SyncDelay(1, Seconds);
     16c:	42 e0       	ldi	r20, 0x02	; 2
     16e:	61 e0       	ldi	r22, 0x01	; 1
     170:	70 e0       	ldi	r23, 0x00	; 0
     172:	80 e0       	ldi	r24, 0x00	; 0
     174:	90 e0       	ldi	r25, 0x00	; 0
     176:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <TIM0_SyncDelay>
	HLCD_ClrDisplay();
     17a:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
	
	/* Get the required temperature */
	HLCD_WriteString("Pick temperature");
     17e:	85 eb       	ldi	r24, 0xB5	; 181
     180:	90 e0       	ldi	r25, 0x00	; 0
     182:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
	TIM0_SyncDelay(500, mSeconds);
     186:	41 e0       	ldi	r20, 0x01	; 1
     188:	64 ef       	ldi	r22, 0xF4	; 244
     18a:	71 e0       	ldi	r23, 0x01	; 1
     18c:	80 e0       	ldi	r24, 0x00	; 0
     18e:	90 e0       	ldi	r25, 0x00	; 0
     190:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <TIM0_SyncDelay>

//	SET_BIT(SREG_REG,7);
	APP_adjustInit();
     194:	0e 94 58 00 	call	0xb0	; 0xb0 <APP_adjustInit>
     198:	08 95       	ret

0000019a <APP_Start>:
	
}


void APP_Start(void)
{
     19a:	4f 92       	push	r4
     19c:	5f 92       	push	r5
     19e:	6f 92       	push	r6
     1a0:	7f 92       	push	r7
     1a2:	8f 92       	push	r8
     1a4:	9f 92       	push	r9
     1a6:	af 92       	push	r10
     1a8:	bf 92       	push	r11
     1aa:	cf 92       	push	r12
     1ac:	df 92       	push	r13
     1ae:	ef 92       	push	r14
     1b0:	ff 92       	push	r15
	Uchar8_t u8_l_PressedKey;

	u8_l_PressedKey = GetButton();
     1b2:	0e 94 4f 04 	call	0x89e	; 0x89e <GetButton>

	switch(u8_l_PressedKey)
     1b6:	99 27       	eor	r25, r25
     1b8:	82 30       	cpi	r24, 0x02	; 2
     1ba:	91 05       	cpc	r25, r1
     1bc:	09 f4       	brne	.+2      	; 0x1c0 <APP_Start+0x26>
     1be:	7f c0       	rjmp	.+254    	; 0x2be <APP_Start+0x124>
     1c0:	34 f4       	brge	.+12     	; 0x1ce <APP_Start+0x34>
     1c2:	00 97       	sbiw	r24, 0x00	; 0
     1c4:	61 f0       	breq	.+24     	; 0x1de <APP_Start+0x44>
     1c6:	01 97       	sbiw	r24, 0x01	; 1
     1c8:	09 f4       	brne	.+2      	; 0x1cc <APP_Start+0x32>
     1ca:	41 c0       	rjmp	.+130    	; 0x24e <APP_Start+0xb4>
     1cc:	ad c0       	rjmp	.+346    	; 0x328 <APP_Start+0x18e>
     1ce:	83 30       	cpi	r24, 0x03	; 3
     1d0:	91 05       	cpc	r25, r1
     1d2:	09 f4       	brne	.+2      	; 0x1d6 <APP_Start+0x3c>
     1d4:	99 c0       	rjmp	.+306    	; 0x308 <APP_Start+0x16e>
     1d6:	04 97       	sbiw	r24, 0x04	; 4
     1d8:	09 f4       	brne	.+2      	; 0x1dc <APP_Start+0x42>
     1da:	a3 c0       	rjmp	.+326    	; 0x322 <APP_Start+0x188>
     1dc:	a5 c0       	rjmp	.+330    	; 0x328 <APP_Start+0x18e>
	{
		case KEY_INCREAMENT:
		{
			if(!u8_g_setFlag)
     1de:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     1e2:	81 11       	cpse	r24, r1
     1e4:	1c c0       	rjmp	.+56     	; 0x21e <APP_Start+0x84>
			{
				if(u8_g_CursorPosition == 15) break;
     1e6:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <u8_g_CursorPosition>
     1ea:	8f 30       	cpi	r24, 0x0F	; 15
     1ec:	09 f4       	brne	.+2      	; 0x1f0 <APP_Start+0x56>
     1ee:	9c c0       	rjmp	.+312    	; 0x328 <APP_Start+0x18e>
				
				HLCD_gotoXY(0, 7);
     1f0:	67 e0       	ldi	r22, 0x07	; 7
     1f2:	80 e0       	ldi	r24, 0x00	; 0
     1f4:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
				HLCD_WriteInt(++ u8_g_tempValue);
     1f8:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     1fc:	6f 5f       	subi	r22, 0xFF	; 255
     1fe:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__DATA_REGION_ORIGIN__>
     202:	70 e0       	ldi	r23, 0x00	; 0
     204:	80 e0       	ldi	r24, 0x00	; 0
     206:	90 e0       	ldi	r25, 0x00	; 0
     208:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
				HLCD_gotoXY(1, ++ u8_g_CursorPosition);
     20c:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <u8_g_CursorPosition>
     210:	6f 5f       	subi	r22, 0xFF	; 255
     212:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <u8_g_CursorPosition>
     216:	81 e0       	ldi	r24, 0x01	; 1
     218:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
     21c:	85 c0       	rjmp	.+266    	; 0x328 <APP_Start+0x18e>
			}
			else
			{
				HLCD_ClrDisplay();
     21e:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
				HLCD_WriteString("This Operation");
     222:	86 ec       	ldi	r24, 0xC6	; 198
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
				HLCD_gotoXY(1, 0);
     22a:	60 e0       	ldi	r22, 0x00	; 0
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
				HLCD_WriteString("is not allowed!");
     232:	85 ed       	ldi	r24, 0xD5	; 213
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
				TIM0_SyncDelay(500, mSeconds);
     23a:	41 e0       	ldi	r20, 0x01	; 1
     23c:	64 ef       	ldi	r22, 0xF4	; 244
     23e:	71 e0       	ldi	r23, 0x01	; 1
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	90 e0       	ldi	r25, 0x00	; 0
     244:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <TIM0_SyncDelay>

				HLCD_ClrDisplay();
     248:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
     24c:	6d c0       	rjmp	.+218    	; 0x328 <APP_Start+0x18e>
			}
			break;
		}
		case KEY_DECREAMENT:
		{
			if(!u8_g_setFlag)
     24e:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     252:	81 11       	cpse	r24, r1
     254:	1c c0       	rjmp	.+56     	; 0x28e <APP_Start+0xf4>
			{
				if(u8_g_CursorPosition == 0) break;
     256:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <u8_g_CursorPosition>
     25a:	88 23       	and	r24, r24
     25c:	09 f4       	brne	.+2      	; 0x260 <APP_Start+0xc6>
     25e:	64 c0       	rjmp	.+200    	; 0x328 <APP_Start+0x18e>
				
				HLCD_gotoXY(0, 7);
     260:	67 e0       	ldi	r22, 0x07	; 7
     262:	80 e0       	ldi	r24, 0x00	; 0
     264:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
				HLCD_WriteInt(-- u8_g_tempValue);
     268:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     26c:	61 50       	subi	r22, 0x01	; 1
     26e:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__DATA_REGION_ORIGIN__>
     272:	70 e0       	ldi	r23, 0x00	; 0
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
				HLCD_gotoXY(1, -- u8_g_CursorPosition);
     27c:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <u8_g_CursorPosition>
     280:	61 50       	subi	r22, 0x01	; 1
     282:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <u8_g_CursorPosition>
     286:	81 e0       	ldi	r24, 0x01	; 1
     288:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
     28c:	4d c0       	rjmp	.+154    	; 0x328 <APP_Start+0x18e>
			}
			else
			{
				HLCD_ClrDisplay();
     28e:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
				HLCD_WriteString("This Operation");
     292:	86 ec       	ldi	r24, 0xC6	; 198
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
				HLCD_gotoXY(1, 0);
     29a:	60 e0       	ldi	r22, 0x00	; 0
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
				HLCD_WriteString("is not allowed!");
     2a2:	85 ed       	ldi	r24, 0xD5	; 213
     2a4:	90 e0       	ldi	r25, 0x00	; 0
     2a6:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
				TIM0_SyncDelay(500, mSeconds);
     2aa:	41 e0       	ldi	r20, 0x01	; 1
     2ac:	64 ef       	ldi	r22, 0xF4	; 244
     2ae:	71 e0       	ldi	r23, 0x01	; 1
     2b0:	80 e0       	ldi	r24, 0x00	; 0
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <TIM0_SyncDelay>

				HLCD_ClrDisplay();
     2b8:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
     2bc:	35 c0       	rjmp	.+106    	; 0x328 <APP_Start+0x18e>
			}
			break;
		}
		case KEY_SET:
		{
			if(!u8_g_setFlag)
     2be:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     2c2:	81 11       	cpse	r24, r1
     2c4:	09 c0       	rjmp	.+18     	; 0x2d8 <APP_Start+0x13e>
			{
				u8_g_setFlag = 1;
     2c6:	81 e0       	ldi	r24, 0x01	; 1
     2c8:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_g_setFlag>
				HLCD_vidWritecmd(HLCD_DISPLAY_ON_CURSOR_OFF);
     2cc:	8c e0       	ldi	r24, 0x0C	; 12
     2ce:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
				HLCD_ClrDisplay();
     2d2:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
     2d6:	28 c0       	rjmp	.+80     	; 0x328 <APP_Start+0x18e>
			}
			else
			{
				HLCD_ClrDisplay();
     2d8:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
				HLCD_WriteString("This Operation");
     2dc:	86 ec       	ldi	r24, 0xC6	; 198
     2de:	90 e0       	ldi	r25, 0x00	; 0
     2e0:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
				HLCD_gotoXY(1, 0);
     2e4:	60 e0       	ldi	r22, 0x00	; 0
     2e6:	81 e0       	ldi	r24, 0x01	; 1
     2e8:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
				HLCD_WriteString("is not allowed!");
     2ec:	85 ed       	ldi	r24, 0xD5	; 213
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
				TIM0_SyncDelay(500, mSeconds);
     2f4:	41 e0       	ldi	r20, 0x01	; 1
     2f6:	64 ef       	ldi	r22, 0xF4	; 244
     2f8:	71 e0       	ldi	r23, 0x01	; 1
     2fa:	80 e0       	ldi	r24, 0x00	; 0
     2fc:	90 e0       	ldi	r25, 0x00	; 0
     2fe:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <TIM0_SyncDelay>

				HLCD_ClrDisplay();
     302:	0e 94 71 05 	call	0xae2	; 0xae2 <HLCD_ClrDisplay>
     306:	10 c0       	rjmp	.+32     	; 0x328 <APP_Start+0x18e>
			}
			break;
		}
		case KEY_ADJUST:
		{
			u8_g_setFlag = 0;
     308:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <u8_g_setFlag>
			BUZ_SetState(&st_g_Buzzer, BUZ_OFF);
     30c:	60 e0       	ldi	r22, 0x00	; 0
     30e:	81 e6       	ldi	r24, 0x61	; 97
     310:	90 e0       	ldi	r25, 0x00	; 0
     312:	0e 94 52 02 	call	0x4a4	; 0x4a4 <BUZ_SetState>
			HLCD_vidWritecmd(HLCD_DISPLAY_ON_CURSOR_ON_NO_BLINK);
     316:	8e e0       	ldi	r24, 0x0E	; 14
     318:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
			APP_adjustInit();
     31c:	0e 94 58 00 	call	0xb0	; 0xb0 <APP_adjustInit>
			break;
     320:	03 c0       	rjmp	.+6      	; 0x328 <APP_Start+0x18e>
		}
		case KEY_RESET:
		{
			u8_g_tempValue = DEFAULT_TEMP;
     322:	84 e1       	ldi	r24, 0x14	; 20
     324:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
			break;
		}
	}
	

		lcdDelay = 1;
     328:	81 e0       	ldi	r24, 0x01	; 1
     32a:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
		TSENSOR_ReadValue(&st_g_TempSensor, &f32_l_CurrentTemp);
     32e:	6d e0       	ldi	r22, 0x0D	; 13
     330:	71 e0       	ldi	r23, 0x01	; 1
     332:	83 e1       	ldi	r24, 0x13	; 19
     334:	91 e0       	ldi	r25, 0x01	; 1
     336:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <TSENSOR_ReadValue>
		if(f32_l_CurrentTemp-(Uint32_t)f32_l_CurrentTemp >= 0.5) f32_l_CurrentTemp = (Uint32_t)f32_l_CurrentTemp+1;
     33a:	80 90 0d 01 	lds	r8, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     33e:	90 90 0e 01 	lds	r9, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     342:	a0 90 0f 01 	lds	r10, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     346:	b0 90 10 01 	lds	r11, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     34a:	c5 01       	movw	r24, r10
     34c:	b4 01       	movw	r22, r8
     34e:	0e 94 49 09 	call	0x1292	; 0x1292 <__fixunssfsi>
     352:	6b 01       	movw	r12, r22
     354:	7c 01       	movw	r14, r24
     356:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__floatunsisf>
     35a:	2b 01       	movw	r4, r22
     35c:	3c 01       	movw	r6, r24
     35e:	9b 01       	movw	r18, r22
     360:	ac 01       	movw	r20, r24
     362:	c5 01       	movw	r24, r10
     364:	b4 01       	movw	r22, r8
     366:	0e 94 65 08 	call	0x10ca	; 0x10ca <__subsf3>
     36a:	20 e0       	ldi	r18, 0x00	; 0
     36c:	30 e0       	ldi	r19, 0x00	; 0
     36e:	40 e0       	ldi	r20, 0x00	; 0
     370:	5f e3       	ldi	r21, 0x3F	; 63
     372:	0e 94 2a 0a 	call	0x1454	; 0x1454 <__gesf2>
     376:	88 23       	and	r24, r24
     378:	8c f0       	brlt	.+34     	; 0x39c <APP_Start+0x202>
     37a:	c7 01       	movw	r24, r14
     37c:	b6 01       	movw	r22, r12
     37e:	6f 5f       	subi	r22, 0xFF	; 255
     380:	7f 4f       	sbci	r23, 0xFF	; 255
     382:	8f 4f       	sbci	r24, 0xFF	; 255
     384:	9f 4f       	sbci	r25, 0xFF	; 255
     386:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__floatunsisf>
     38a:	60 93 0d 01 	sts	0x010D, r22	; 0x80010d <f32_l_CurrentTemp>
     38e:	70 93 0e 01 	sts	0x010E, r23	; 0x80010e <f32_l_CurrentTemp+0x1>
     392:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <f32_l_CurrentTemp+0x2>
     396:	90 93 10 01 	sts	0x0110, r25	; 0x800110 <f32_l_CurrentTemp+0x3>
     39a:	08 c0       	rjmp	.+16     	; 0x3ac <APP_Start+0x212>
		else f32_l_CurrentTemp = (Uint32_t)f32_l_CurrentTemp;
     39c:	40 92 0d 01 	sts	0x010D, r4	; 0x80010d <f32_l_CurrentTemp>
     3a0:	50 92 0e 01 	sts	0x010E, r5	; 0x80010e <f32_l_CurrentTemp+0x1>
     3a4:	60 92 0f 01 	sts	0x010F, r6	; 0x80010f <f32_l_CurrentTemp+0x2>
     3a8:	70 92 10 01 	sts	0x0110, r7	; 0x800110 <f32_l_CurrentTemp+0x3>
		//TIM0_AsyncDelay(500, mSeconds,lcdFlag);	

	
	if(f32_l_CurrentTemp > u8_g_tempValue && u8_g_setFlag)
     3ac:	60 91 60 00 	lds	r22, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     3b0:	70 e0       	ldi	r23, 0x00	; 0
     3b2:	80 e0       	ldi	r24, 0x00	; 0
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0e 94 7a 09 	call	0x12f4	; 0x12f4 <__floatsisf>
     3ba:	20 91 0d 01 	lds	r18, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     3be:	30 91 0e 01 	lds	r19, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     3c2:	40 91 0f 01 	lds	r20, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     3c6:	50 91 10 01 	lds	r21, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     3ca:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <__cmpsf2>
     3ce:	88 23       	and	r24, r24
     3d0:	8c f5       	brge	.+98     	; 0x434 <__EEPROM_REGION_LENGTH__+0x34>
     3d2:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     3d6:	88 23       	and	r24, r24
     3d8:	69 f1       	breq	.+90     	; 0x434 <__EEPROM_REGION_LENGTH__+0x34>
	{
		HLCD_gotoXY(0,0);
     3da:	60 e0       	ldi	r22, 0x00	; 0
     3dc:	80 e0       	ldi	r24, 0x00	; 0
     3de:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
		HLCD_vidWriteChar(1);
     3e2:	81 e0       	ldi	r24, 0x01	; 1
     3e4:	0e 94 0d 05 	call	0xa1a	; 0xa1a <HLCD_vidWriteChar>
		HLCD_WriteString("Current temp ");
     3e8:	85 ee       	ldi	r24, 0xE5	; 229
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
		HLCD_WriteInt(f32_l_CurrentTemp);
     3f0:	60 91 0d 01 	lds	r22, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     3f4:	70 91 0e 01 	lds	r23, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     3f8:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     3fc:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     400:	0e 94 49 09 	call	0x1292	; 0x1292 <__fixunssfsi>
     404:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
		BUZ_SetState(&st_g_Buzzer, BUZ_ON);
     408:	61 e0       	ldi	r22, 0x01	; 1
     40a:	81 e6       	ldi	r24, 0x61	; 97
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	0e 94 52 02 	call	0x4a4	; 0x4a4 <BUZ_SetState>
		
		HLCD_gotoXY(0,14);
     412:	6e e0       	ldi	r22, 0x0E	; 14
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
		HLCD_WriteInt(f32_l_CurrentTemp);
     41a:	60 91 0d 01 	lds	r22, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     41e:	70 91 0e 01 	lds	r23, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     422:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     426:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     42a:	0e 94 49 09 	call	0x1292	; 0x1292 <__fixunssfsi>
     42e:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
     432:	1d c0       	rjmp	.+58     	; 0x46e <__EEPROM_REGION_LENGTH__+0x6e>
	}
	else if(u8_g_setFlag)
     434:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_g_setFlag>
     438:	88 23       	and	r24, r24
     43a:	c9 f0       	breq	.+50     	; 0x46e <__EEPROM_REGION_LENGTH__+0x6e>
	{
		BUZ_SetState(&st_g_Buzzer, BUZ_OFF);
     43c:	60 e0       	ldi	r22, 0x00	; 0
     43e:	81 e6       	ldi	r24, 0x61	; 97
     440:	90 e0       	ldi	r25, 0x00	; 0
     442:	0e 94 52 02 	call	0x4a4	; 0x4a4 <BUZ_SetState>
		HLCD_gotoXY(0,0);
     446:	60 e0       	ldi	r22, 0x00	; 0
     448:	80 e0       	ldi	r24, 0x00	; 0
     44a:	0e 94 84 05 	call	0xb08	; 0xb08 <HLCD_gotoXY>
		HLCD_WriteString("Current temp: ");
     44e:	83 ef       	ldi	r24, 0xF3	; 243
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
		HLCD_WriteInt(f32_l_CurrentTemp);
     456:	60 91 0d 01 	lds	r22, 0x010D	; 0x80010d <f32_l_CurrentTemp>
     45a:	70 91 0e 01 	lds	r23, 0x010E	; 0x80010e <f32_l_CurrentTemp+0x1>
     45e:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <f32_l_CurrentTemp+0x2>
     462:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <f32_l_CurrentTemp+0x3>
     466:	0e 94 49 09 	call	0x1292	; 0x1292 <__fixunssfsi>
     46a:	0e 94 b0 05 	call	0xb60	; 0xb60 <HLCD_WriteInt>
	}
	
	
	
}
     46e:	ff 90       	pop	r15
     470:	ef 90       	pop	r14
     472:	df 90       	pop	r13
     474:	cf 90       	pop	r12
     476:	bf 90       	pop	r11
     478:	af 90       	pop	r10
     47a:	9f 90       	pop	r9
     47c:	8f 90       	pop	r8
     47e:	7f 90       	pop	r7
     480:	6f 90       	pop	r6
     482:	5f 90       	pop	r5
     484:	4f 90       	pop	r4
     486:	08 95       	ret

00000488 <BUZ_Init>:
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	ec 01       	movw	r28, r24
     48e:	61 e0       	ldi	r22, 0x01	; 1
     490:	88 81       	ld	r24, Y
     492:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     496:	60 e0       	ldi	r22, 0x00	; 0
     498:	88 81       	ld	r24, Y
     49a:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     49e:	df 91       	pop	r29
     4a0:	cf 91       	pop	r28
     4a2:	08 95       	ret

000004a4 <BUZ_SetState>:
     4a4:	00 97       	sbiw	r24, 0x00	; 0
     4a6:	31 f0       	breq	.+12     	; 0x4b4 <BUZ_SetState+0x10>
     4a8:	fc 01       	movw	r30, r24
     4aa:	80 81       	ld	r24, Z
     4ac:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     4b0:	80 e0       	ldi	r24, 0x00	; 0
     4b2:	08 95       	ret
     4b4:	81 e0       	ldi	r24, 0x01	; 1
     4b6:	08 95       	ret

000004b8 <TIM0_SyncDelay>:

void (*TIM0_OVFCallbackFn)(void) = NULL;
/*================================= Function Implementation =================================*/

en_HTIMErrorState_t TIM0_SyncDelay(Uint32_t u32_a_delay, en_timeUnits_t Copy_timeUnit)
{
     4b8:	8f 92       	push	r8
     4ba:	9f 92       	push	r9
     4bc:	af 92       	push	r10
     4be:	bf 92       	push	r11
     4c0:	cf 92       	push	r12
     4c2:	df 92       	push	r13
     4c4:	ef 92       	push	r14
     4c6:	ff 92       	push	r15
     4c8:	0f 93       	push	r16
     4ca:	1f 93       	push	r17
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
     4d0:	00 d0       	rcall	.+0      	; 0x4d2 <TIM0_SyncDelay+0x1a>
     4d2:	cd b7       	in	r28, 0x3d	; 61
     4d4:	de b7       	in	r29, 0x3e	; 62
     4d6:	6b 01       	movw	r12, r22
     4d8:	7c 01       	movw	r14, r24
	Uchar8_t u8_l_prescaler, Local_TotalOverFlows, Local_OverFlowCounter=0, u8_l_OverflowFlag, u8_l_TimState;
	Uint16_t Local_TotalTicks;
	float Local_TickTime;
	
	/* Get Value in micro seconds */
	if(Copy_timeUnit == Seconds)	{u32_a_delay *= SEC_TO_uSEC;}
     4da:	42 30       	cpi	r20, 0x02	; 2
     4dc:	59 f4       	brne	.+22     	; 0x4f4 <TIM0_SyncDelay+0x3c>
     4de:	9b 01       	movw	r18, r22
     4e0:	ac 01       	movw	r20, r24
     4e2:	60 e4       	ldi	r22, 0x40	; 64
     4e4:	72 e4       	ldi	r23, 0x42	; 66
     4e6:	8f e0       	ldi	r24, 0x0F	; 15
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	0e 94 9c 0a 	call	0x1538	; 0x1538 <__mulsi3>
     4ee:	6b 01       	movw	r12, r22
     4f0:	7c 01       	movw	r14, r24
     4f2:	0d c0       	rjmp	.+26     	; 0x50e <TIM0_SyncDelay+0x56>
	else if(Copy_timeUnit == mSeconds)	{u32_a_delay *= mSEC_TO_uSEC;}
     4f4:	41 30       	cpi	r20, 0x01	; 1
     4f6:	49 f4       	brne	.+18     	; 0x50a <TIM0_SyncDelay+0x52>
     4f8:	a8 ee       	ldi	r26, 0xE8	; 232
     4fa:	b3 e0       	ldi	r27, 0x03	; 3
     4fc:	9b 01       	movw	r18, r22
     4fe:	ac 01       	movw	r20, r24
     500:	0e 94 b2 0a 	call	0x1564	; 0x1564 <__muluhisi3>
     504:	6b 01       	movw	r12, r22
     506:	7c 01       	movw	r14, r24
     508:	02 c0       	rjmp	.+4      	; 0x50e <TIM0_SyncDelay+0x56>
	else if(Copy_timeUnit == uSeconds)	{/* Do Nothing */}
     50a:	41 11       	cpse	r20, r1
     50c:	6d c0       	rjmp	.+218    	; 0x5e8 <TIM0_SyncDelay+0x130>
	else return TIM_NOK;
	
	/* Set prescaler according to delay time */
	if(u32_a_delay < MAX_CLK_DEV1_DELAY  )	{u8_l_prescaler = TIM_DIV_BY_1;}
     50e:	88 e8       	ldi	r24, 0x88	; 136
     510:	c8 16       	cp	r12, r24
     512:	83 e1       	ldi	r24, 0x13	; 19
     514:	d8 06       	cpc	r13, r24
     516:	e1 04       	cpc	r14, r1
     518:	f1 04       	cpc	r15, r1
     51a:	c8 f0       	brcs	.+50     	; 0x54e <TIM0_SyncDelay+0x96>
	else if(u32_a_delay < MAX_CLK_DEV8_DELAY  ) {u8_l_prescaler = TIM_DIV_BY_8;}
     51c:	88 ea       	ldi	r24, 0xA8	; 168
     51e:	c8 16       	cp	r12, r24
     520:	81 e6       	ldi	r24, 0x61	; 97
     522:	d8 06       	cpc	r13, r24
     524:	e1 04       	cpc	r14, r1
     526:	f1 04       	cpc	r15, r1
     528:	a0 f0       	brcs	.+40     	; 0x552 <TIM0_SyncDelay+0x9a>
	else if(u32_a_delay < MAX_CLK_DEV64_DELAY ) {u8_l_prescaler = TIM_DIV_BY_64;}
     52a:	88 e4       	ldi	r24, 0x48	; 72
     52c:	c8 16       	cp	r12, r24
     52e:	88 ee       	ldi	r24, 0xE8	; 232
     530:	d8 06       	cpc	r13, r24
     532:	81 e0       	ldi	r24, 0x01	; 1
     534:	e8 06       	cpc	r14, r24
     536:	f1 04       	cpc	r15, r1
     538:	70 f0       	brcs	.+28     	; 0x556 <TIM0_SyncDelay+0x9e>
	else if(u32_a_delay < MAX_CLK_DEV256_DELAY) {u8_l_prescaler = TIM_DIV_BY_256;}
     53a:	80 e2       	ldi	r24, 0x20	; 32
     53c:	c8 16       	cp	r12, r24
     53e:	81 ea       	ldi	r24, 0xA1	; 161
     540:	d8 06       	cpc	r13, r24
     542:	87 e0       	ldi	r24, 0x07	; 7
     544:	e8 06       	cpc	r14, r24
     546:	f1 04       	cpc	r15, r1
     548:	40 f4       	brcc	.+16     	; 0x55a <TIM0_SyncDelay+0xa2>
     54a:	14 e0       	ldi	r17, 0x04	; 4
     54c:	07 c0       	rjmp	.+14     	; 0x55c <TIM0_SyncDelay+0xa4>
	else if(Copy_timeUnit == mSeconds)	{u32_a_delay *= mSEC_TO_uSEC;}
	else if(Copy_timeUnit == uSeconds)	{/* Do Nothing */}
	else return TIM_NOK;
	
	/* Set prescaler according to delay time */
	if(u32_a_delay < MAX_CLK_DEV1_DELAY  )	{u8_l_prescaler = TIM_DIV_BY_1;}
     54e:	11 e0       	ldi	r17, 0x01	; 1
     550:	05 c0       	rjmp	.+10     	; 0x55c <TIM0_SyncDelay+0xa4>
	else if(u32_a_delay < MAX_CLK_DEV8_DELAY  ) {u8_l_prescaler = TIM_DIV_BY_8;}
     552:	12 e0       	ldi	r17, 0x02	; 2
     554:	03 c0       	rjmp	.+6      	; 0x55c <TIM0_SyncDelay+0xa4>
	else if(u32_a_delay < MAX_CLK_DEV64_DELAY ) {u8_l_prescaler = TIM_DIV_BY_64;}
     556:	13 e0       	ldi	r17, 0x03	; 3
     558:	01 c0       	rjmp	.+2      	; 0x55c <TIM0_SyncDelay+0xa4>
	else if(u32_a_delay < MAX_CLK_DEV256_DELAY) {u8_l_prescaler = TIM_DIV_BY_256;}
	else {u8_l_prescaler = TIM_DIV_BY_1024;}
     55a:	15 e0       	ldi	r17, 0x05	; 5
	
	Local_TickTime = arr_gs_prescalers[u8_l_prescaler-1] / 16; //CPU Prescaler
     55c:	e1 2f       	mov	r30, r17
     55e:	f0 e0       	ldi	r31, 0x00	; 0
     560:	31 97       	sbiw	r30, 0x01	; 1
     562:	ee 0f       	add	r30, r30
     564:	ff 1f       	adc	r31, r31
     566:	ee 5f       	subi	r30, 0xFE	; 254
     568:	fe 4f       	sbci	r31, 0xFE	; 254
     56a:	60 81       	ld	r22, Z
     56c:	71 81       	ldd	r23, Z+1	; 0x01
     56e:	72 95       	swap	r23
     570:	62 95       	swap	r22
     572:	6f 70       	andi	r22, 0x0F	; 15
     574:	67 27       	eor	r22, r23
     576:	7f 70       	andi	r23, 0x0F	; 15
     578:	67 27       	eor	r22, r23
     57a:	80 e0       	ldi	r24, 0x00	; 0
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__floatunsisf>
     582:	4b 01       	movw	r8, r22
     584:	5c 01       	movw	r10, r24
	Local_TotalTicks = (Uint16_t)(u32_a_delay/Local_TickTime);
     586:	c7 01       	movw	r24, r14
     588:	b6 01       	movw	r22, r12
     58a:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__floatunsisf>
     58e:	a5 01       	movw	r20, r10
     590:	94 01       	movw	r18, r8
     592:	0e 94 d7 08 	call	0x11ae	; 0x11ae <__divsf3>
     596:	0e 94 49 09 	call	0x1292	; 0x1292 <__fixunssfsi>
     59a:	f6 2e       	mov	r15, r22
	Local_TotalOverFlows = Local_TotalTicks/TIM0_MAX_TICKS;
     59c:	07 2f       	mov	r16, r23
	
	TIM0_DisableInterrupt();
     59e:	0e 94 61 08 	call	0x10c2	; 0x10c2 <TIM0_DisableInterrupt>
	/* Initialize timer in normal mode */
	TIM0_voidInit(NormalMode);
     5a2:	80 e0       	ldi	r24, 0x00	; 0
     5a4:	0e 94 12 08 	call	0x1024	; 0x1024 <TIM0_voidInit>
	
	/* Set timer start value */
	TIM0_SetValue(TIM0_MAX_TICKS-(Local_TotalTicks%TIM0_MAX_TICKS));
     5a8:	8f 2d       	mov	r24, r15
     5aa:	81 95       	neg	r24
     5ac:	0e 94 41 08 	call	0x1082	; 0x1082 <TIM0_SetValue>
	
	/* Start Timer */
	TIM0_Start(u8_l_prescaler);
     5b0:	81 2f       	mov	r24, r17
     5b2:	0e 94 2b 08 	call	0x1056	; 0x1056 <TIM0_Start>
void (*TIM0_OVFCallbackFn)(void) = NULL;
/*================================= Function Implementation =================================*/

en_HTIMErrorState_t TIM0_SyncDelay(Uint32_t u32_a_delay, en_timeUnits_t Copy_timeUnit)
{
	Uchar8_t u8_l_prescaler, Local_TotalOverFlows, Local_OverFlowCounter=0, u8_l_OverflowFlag, u8_l_TimState;
     5b6:	10 e0       	ldi	r17, 0x00	; 0
	TIM0_SetValue(TIM0_MAX_TICKS-(Local_TotalTicks%TIM0_MAX_TICKS));
	
	/* Start Timer */
	TIM0_Start(u8_l_prescaler);
	
	while(Local_OverFlowCounter <= Local_TotalOverFlows)
     5b8:	11 c0       	rjmp	.+34     	; 0x5dc <TIM0_SyncDelay+0x124>
	{
		/* Wait until the overflow flag is raised */
		do
		{
			TIM0_GetOVF(&u8_l_OverflowFlag);
     5ba:	ce 01       	movw	r24, r28
     5bc:	01 96       	adiw	r24, 0x01	; 1
     5be:	0e 94 43 08 	call	0x1086	; 0x1086 <TIM0_GetOVF>
			TIM0_GetState(&u8_l_TimState);
     5c2:	ce 01       	movw	r24, r28
     5c4:	02 96       	adiw	r24, 0x02	; 2
     5c6:	0e 94 51 08 	call	0x10a2	; 0x10a2 <TIM0_GetState>
		}
		while(!u8_l_OverflowFlag && u8_l_TimState);
     5ca:	89 81       	ldd	r24, Y+1	; 0x01
     5cc:	81 11       	cpse	r24, r1
     5ce:	03 c0       	rjmp	.+6      	; 0x5d6 <TIM0_SyncDelay+0x11e>
     5d0:	8a 81       	ldd	r24, Y+2	; 0x02
     5d2:	81 11       	cpse	r24, r1
     5d4:	f2 cf       	rjmp	.-28     	; 0x5ba <TIM0_SyncDelay+0x102>
		
		/* Clear the overflow flag */
		TIM0_ClearOVF();
     5d6:	0e 94 4d 08 	call	0x109a	; 0x109a <TIM0_ClearOVF>
		
		Local_OverFlowCounter++;
     5da:	1f 5f       	subi	r17, 0xFF	; 255
	TIM0_SetValue(TIM0_MAX_TICKS-(Local_TotalTicks%TIM0_MAX_TICKS));
	
	/* Start Timer */
	TIM0_Start(u8_l_prescaler);
	
	while(Local_OverFlowCounter <= Local_TotalOverFlows)
     5dc:	01 17       	cp	r16, r17
     5de:	68 f7       	brcc	.-38     	; 0x5ba <TIM0_SyncDelay+0x102>
		TIM0_ClearOVF();
		
		Local_OverFlowCounter++;
	}
	
	TIM0_Stop();
     5e0:	0e 94 39 08 	call	0x1072	; 0x1072 <TIM0_Stop>
	
	return TIM_OK;
     5e4:	80 e0       	ldi	r24, 0x00	; 0
     5e6:	01 c0       	rjmp	.+2      	; 0x5ea <TIM0_SyncDelay+0x132>
	
	/* Get Value in micro seconds */
	if(Copy_timeUnit == Seconds)	{u32_a_delay *= SEC_TO_uSEC;}
	else if(Copy_timeUnit == mSeconds)	{u32_a_delay *= mSEC_TO_uSEC;}
	else if(Copy_timeUnit == uSeconds)	{/* Do Nothing */}
	else return TIM_NOK;
     5e8:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	TIM0_Stop();
	
	return TIM_OK;
}
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	df 91       	pop	r29
     5f0:	cf 91       	pop	r28
     5f2:	1f 91       	pop	r17
     5f4:	0f 91       	pop	r16
     5f6:	ff 90       	pop	r15
     5f8:	ef 90       	pop	r14
     5fa:	df 90       	pop	r13
     5fc:	cf 90       	pop	r12
     5fe:	bf 90       	pop	r11
     600:	af 90       	pop	r10
     602:	9f 90       	pop	r9
     604:	8f 90       	pop	r8
     606:	08 95       	ret

00000608 <KEYPAD_init>:
 * 											Function Implementation
 ************************************************************************************************************/
void KEYPAD_init()
{
	// INITIALIZE ROWS AS OUTPUTS
	DIO_s8SETPinDir(R1,OUTPUT);
     608:	61 e0       	ldi	r22, 0x01	; 1
     60a:	82 e1       	ldi	r24, 0x12	; 18
     60c:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(R2,OUTPUT);
     610:	61 e0       	ldi	r22, 0x01	; 1
     612:	83 e1       	ldi	r24, 0x13	; 19
     614:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(R3,OUTPUT);
     618:	61 e0       	ldi	r22, 0x01	; 1
     61a:	84 e1       	ldi	r24, 0x14	; 20
     61c:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
	// INITIALIZE COLUMNS AS INPUTS
	DIO_s8SETPinDir(C1,INPUT);
     620:	60 e0       	ldi	r22, 0x00	; 0
     622:	85 e1       	ldi	r24, 0x15	; 21
     624:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(C2,INPUT);
     628:	60 e0       	ldi	r22, 0x00	; 0
     62a:	86 e1       	ldi	r24, 0x16	; 22
     62c:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
	DIO_s8SETPinDir(C3,INPUT);
     630:	60 e0       	ldi	r22, 0x00	; 0
     632:	87 e1       	ldi	r24, 0x17	; 23
     634:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     638:	08 95       	ret

0000063a <checkR1>:
	
	//KEYPAD_DIR &=~(1<<C1) | (1<<C2) | (1<<C3); // COLUMNS ARE INPUTS
	//KEYPAD_DIR |= (1<<R1) | (1<<R2) | (1<<R3); // ROWS ARE OUTPUTS
}
EN_KEYPAD_BTNS checkR1()
{
     63a:	cf 93       	push	r28
     63c:	df 93       	push	r29
     63e:	1f 92       	push	r1
     640:	cd b7       	in	r28, 0x3d	; 61
     642:	de b7       	in	r29, 0x3e	; 62
	DIO_s8SETPinVal(C1,HIGH);
     644:	61 e0       	ldi	r22, 0x01	; 1
     646:	85 e1       	ldi	r24, 0x15	; 21
     648:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C2,HIGH);
     64c:	61 e0       	ldi	r22, 0x01	; 1
     64e:	86 e1       	ldi	r24, 0x16	; 22
     650:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C3,HIGH);
     654:	61 e0       	ldi	r22, 0x01	; 1
     656:	87 e1       	ldi	r24, 0x17	; 23
     658:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R2,HIGH);
     65c:	61 e0       	ldi	r22, 0x01	; 1
     65e:	83 e1       	ldi	r24, 0x13	; 19
     660:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R3,HIGH);
     664:	61 e0       	ldi	r22, 0x01	; 1
     666:	84 e1       	ldi	r24, 0x14	; 20
     668:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R1,LOW);
     66c:	60 e0       	ldi	r22, 0x00	; 0
     66e:	82 e1       	ldi	r24, 0x12	; 18
     670:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	//KEYPAD_PORT |= (1<<C1) | (1<<C2) |(1<<C3) | (1<<R2) | (1<<R3);
	//KEYPAD_PORT &=~ (1<<R1);
	Uchar8_t val = 1;
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C1,&val);
     678:	be 01       	movw	r22, r28
     67a:	6f 5f       	subi	r22, 0xFF	; 255
     67c:	7f 4f       	sbci	r23, 0xFF	; 255
     67e:	85 e1       	ldi	r24, 0x15	; 21
     680:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     684:	89 81       	ldd	r24, Y+1	; 0x01
     686:	88 23       	and	r24, r24
     688:	39 f0       	breq	.+14     	; 0x698 <checkR1+0x5e>
     68a:	0b c0       	rjmp	.+22     	; 0x6a2 <checkR1+0x68>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C1,&val);
     68c:	be 01       	movw	r22, r28
     68e:	6f 5f       	subi	r22, 0xFF	; 255
     690:	7f 4f       	sbci	r23, 0xFF	; 255
     692:	85 e1       	ldi	r24, 0x15	; 21
     694:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	//KEYPAD_PORT &=~ (1<<R1);
	Uchar8_t val = 1;
	DIO_s8GETPinVal(C1,&val);
	if(val == 0)
	{
		while (val == 0)
     698:	89 81       	ldd	r24, Y+1	; 0x01
     69a:	88 23       	and	r24, r24
     69c:	b9 f3       	breq	.-18     	; 0x68c <checkR1+0x52>
		{
			DIO_s8GETPinVal(C1,&val);
		}
		return KEY_INCREAMENT;
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	2e c0       	rjmp	.+92     	; 0x6fe <checkR1+0xc4>
	}
	val = 1;
     6a2:	81 e0       	ldi	r24, 0x01	; 1
     6a4:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C2,&val);
     6a6:	be 01       	movw	r22, r28
     6a8:	6f 5f       	subi	r22, 0xFF	; 255
     6aa:	7f 4f       	sbci	r23, 0xFF	; 255
     6ac:	86 e1       	ldi	r24, 0x16	; 22
     6ae:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     6b2:	89 81       	ldd	r24, Y+1	; 0x01
     6b4:	88 23       	and	r24, r24
     6b6:	39 f0       	breq	.+14     	; 0x6c6 <checkR1+0x8c>
     6b8:	0b c0       	rjmp	.+22     	; 0x6d0 <checkR1+0x96>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C2,&val);
     6ba:	be 01       	movw	r22, r28
     6bc:	6f 5f       	subi	r22, 0xFF	; 255
     6be:	7f 4f       	sbci	r23, 0xFF	; 255
     6c0:	86 e1       	ldi	r24, 0x16	; 22
     6c2:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C2,&val);
	if(val == 0)
	{
		while (val == 0)
     6c6:	89 81       	ldd	r24, Y+1	; 0x01
     6c8:	88 23       	and	r24, r24
     6ca:	b9 f3       	breq	.-18     	; 0x6ba <checkR1+0x80>
		{
			DIO_s8GETPinVal(C2,&val);
		}
		return KEY_DECREAMENT;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	17 c0       	rjmp	.+46     	; 0x6fe <checkR1+0xc4>
	}
	val = 1;
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C3,&val);
     6d4:	be 01       	movw	r22, r28
     6d6:	6f 5f       	subi	r22, 0xFF	; 255
     6d8:	7f 4f       	sbci	r23, 0xFF	; 255
     6da:	87 e1       	ldi	r24, 0x17	; 23
     6dc:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     6e0:	89 81       	ldd	r24, Y+1	; 0x01
     6e2:	88 23       	and	r24, r24
     6e4:	41 f0       	breq	.+16     	; 0x6f6 <checkR1+0xbc>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_SET;
	}
	return KEY_NOTHING;
     6e6:	89 e0       	ldi	r24, 0x09	; 9
     6e8:	0a c0       	rjmp	.+20     	; 0x6fe <checkR1+0xc4>
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C3,&val);
     6ea:	be 01       	movw	r22, r28
     6ec:	6f 5f       	subi	r22, 0xFF	; 255
     6ee:	7f 4f       	sbci	r23, 0xFF	; 255
     6f0:	87 e1       	ldi	r24, 0x17	; 23
     6f2:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
     6f6:	89 81       	ldd	r24, Y+1	; 0x01
     6f8:	88 23       	and	r24, r24
     6fa:	b9 f3       	breq	.-18     	; 0x6ea <checkR1+0xb0>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_SET;
     6fc:	82 e0       	ldi	r24, 0x02	; 2
	}
	return KEY_NOTHING;
	
}
     6fe:	0f 90       	pop	r0
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	08 95       	ret

00000706 <checkR2>:
EN_KEYPAD_BTNS checkR2()
{
     706:	cf 93       	push	r28
     708:	df 93       	push	r29
     70a:	1f 92       	push	r1
     70c:	cd b7       	in	r28, 0x3d	; 61
     70e:	de b7       	in	r29, 0x3e	; 62
	//KEYPAD_PORT |= (1<<C1) | (1<<C2) |(1<<C3) | (1<<R1) | (1<<R3);
	//KEYPAD_PORT &=~ (1<<R2);
	DIO_s8SETPinVal(C1,HIGH);
     710:	61 e0       	ldi	r22, 0x01	; 1
     712:	85 e1       	ldi	r24, 0x15	; 21
     714:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C2,HIGH);
     718:	61 e0       	ldi	r22, 0x01	; 1
     71a:	86 e1       	ldi	r24, 0x16	; 22
     71c:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C3,HIGH);
     720:	61 e0       	ldi	r22, 0x01	; 1
     722:	87 e1       	ldi	r24, 0x17	; 23
     724:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R1,HIGH);
     728:	61 e0       	ldi	r22, 0x01	; 1
     72a:	82 e1       	ldi	r24, 0x12	; 18
     72c:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R3,HIGH);
     730:	61 e0       	ldi	r22, 0x01	; 1
     732:	84 e1       	ldi	r24, 0x14	; 20
     734:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R2,LOW);
     738:	60 e0       	ldi	r22, 0x00	; 0
     73a:	83 e1       	ldi	r24, 0x13	; 19
     73c:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	
	Uchar8_t val = 1;
     740:	81 e0       	ldi	r24, 0x01	; 1
     742:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C1,&val);
     744:	be 01       	movw	r22, r28
     746:	6f 5f       	subi	r22, 0xFF	; 255
     748:	7f 4f       	sbci	r23, 0xFF	; 255
     74a:	85 e1       	ldi	r24, 0x15	; 21
     74c:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     750:	89 81       	ldd	r24, Y+1	; 0x01
     752:	88 23       	and	r24, r24
     754:	39 f0       	breq	.+14     	; 0x764 <checkR2+0x5e>
     756:	0b c0       	rjmp	.+22     	; 0x76e <checkR2+0x68>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C1,&val);
     758:	be 01       	movw	r22, r28
     75a:	6f 5f       	subi	r22, 0xFF	; 255
     75c:	7f 4f       	sbci	r23, 0xFF	; 255
     75e:	85 e1       	ldi	r24, 0x15	; 21
     760:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	
	Uchar8_t val = 1;
	DIO_s8GETPinVal(C1,&val);
	if(val == 0)
	{
		while (val == 0)
     764:	89 81       	ldd	r24, Y+1	; 0x01
     766:	88 23       	and	r24, r24
     768:	b9 f3       	breq	.-18     	; 0x758 <checkR2+0x52>
		{
			DIO_s8GETPinVal(C1,&val);
		}
		return KEY_ADJUST;
     76a:	83 e0       	ldi	r24, 0x03	; 3
     76c:	2e c0       	rjmp	.+92     	; 0x7ca <checkR2+0xc4>
	}
	val = 1;
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C2,&val);
     772:	be 01       	movw	r22, r28
     774:	6f 5f       	subi	r22, 0xFF	; 255
     776:	7f 4f       	sbci	r23, 0xFF	; 255
     778:	86 e1       	ldi	r24, 0x16	; 22
     77a:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     77e:	89 81       	ldd	r24, Y+1	; 0x01
     780:	88 23       	and	r24, r24
     782:	39 f0       	breq	.+14     	; 0x792 <checkR2+0x8c>
     784:	0b c0       	rjmp	.+22     	; 0x79c <checkR2+0x96>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C2,&val);
     786:	be 01       	movw	r22, r28
     788:	6f 5f       	subi	r22, 0xFF	; 255
     78a:	7f 4f       	sbci	r23, 0xFF	; 255
     78c:	86 e1       	ldi	r24, 0x16	; 22
     78e:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C2,&val);
	if(val == 0)
	{
		while (val == 0)
     792:	89 81       	ldd	r24, Y+1	; 0x01
     794:	88 23       	and	r24, r24
     796:	b9 f3       	breq	.-18     	; 0x786 <checkR2+0x80>
		{
			DIO_s8GETPinVal(C2,&val);
		}
		return KEY_RESET;
     798:	84 e0       	ldi	r24, 0x04	; 4
     79a:	17 c0       	rjmp	.+46     	; 0x7ca <checkR2+0xc4>
	}
	val = 1;
     79c:	81 e0       	ldi	r24, 0x01	; 1
     79e:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C3,&val);
     7a0:	be 01       	movw	r22, r28
     7a2:	6f 5f       	subi	r22, 0xFF	; 255
     7a4:	7f 4f       	sbci	r23, 0xFF	; 255
     7a6:	87 e1       	ldi	r24, 0x17	; 23
     7a8:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     7ac:	89 81       	ldd	r24, Y+1	; 0x01
     7ae:	88 23       	and	r24, r24
     7b0:	41 f0       	breq	.+16     	; 0x7c2 <checkR2+0xbc>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_ADJUST;
	}
	return KEY_NOTHING;
     7b2:	89 e0       	ldi	r24, 0x09	; 9
     7b4:	0a c0       	rjmp	.+20     	; 0x7ca <checkR2+0xc4>
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C3,&val);
     7b6:	be 01       	movw	r22, r28
     7b8:	6f 5f       	subi	r22, 0xFF	; 255
     7ba:	7f 4f       	sbci	r23, 0xFF	; 255
     7bc:	87 e1       	ldi	r24, 0x17	; 23
     7be:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
     7c2:	89 81       	ldd	r24, Y+1	; 0x01
     7c4:	88 23       	and	r24, r24
     7c6:	b9 f3       	breq	.-18     	; 0x7b6 <checkR2+0xb0>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_ADJUST;
     7c8:	83 e0       	ldi	r24, 0x03	; 3
	}
	return KEY_NOTHING;
	
}
     7ca:	0f 90       	pop	r0
     7cc:	df 91       	pop	r29
     7ce:	cf 91       	pop	r28
     7d0:	08 95       	ret

000007d2 <checkR3>:
EN_KEYPAD_BTNS checkR3()
{
     7d2:	cf 93       	push	r28
     7d4:	df 93       	push	r29
     7d6:	1f 92       	push	r1
     7d8:	cd b7       	in	r28, 0x3d	; 61
     7da:	de b7       	in	r29, 0x3e	; 62
	//KEYPAD_PORT |= (1<<C1) | (1<<C2) |(1<<C3) | (1<<R1) | (1<<R2);
	//KEYPAD_PORT &=~ (1<<R3);
	DIO_s8SETPinVal(C1,HIGH);
     7dc:	61 e0       	ldi	r22, 0x01	; 1
     7de:	85 e1       	ldi	r24, 0x15	; 21
     7e0:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C2,HIGH);
     7e4:	61 e0       	ldi	r22, 0x01	; 1
     7e6:	86 e1       	ldi	r24, 0x16	; 22
     7e8:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(C3,HIGH);
     7ec:	61 e0       	ldi	r22, 0x01	; 1
     7ee:	87 e1       	ldi	r24, 0x17	; 23
     7f0:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R1,HIGH);
     7f4:	61 e0       	ldi	r22, 0x01	; 1
     7f6:	82 e1       	ldi	r24, 0x12	; 18
     7f8:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R2,HIGH);
     7fc:	61 e0       	ldi	r22, 0x01	; 1
     7fe:	83 e1       	ldi	r24, 0x13	; 19
     800:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	DIO_s8SETPinVal(R3,LOW);
     804:	60 e0       	ldi	r22, 0x00	; 0
     806:	84 e1       	ldi	r24, 0x14	; 20
     808:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
	
	Uchar8_t val = 1;
     80c:	81 e0       	ldi	r24, 0x01	; 1
     80e:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C1,&val);
     810:	be 01       	movw	r22, r28
     812:	6f 5f       	subi	r22, 0xFF	; 255
     814:	7f 4f       	sbci	r23, 0xFF	; 255
     816:	85 e1       	ldi	r24, 0x15	; 21
     818:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     81c:	89 81       	ldd	r24, Y+1	; 0x01
     81e:	88 23       	and	r24, r24
     820:	39 f0       	breq	.+14     	; 0x830 <__DATA_REGION_LENGTH__+0x30>
     822:	0b c0       	rjmp	.+22     	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C1,&val);
     824:	be 01       	movw	r22, r28
     826:	6f 5f       	subi	r22, 0xFF	; 255
     828:	7f 4f       	sbci	r23, 0xFF	; 255
     82a:	85 e1       	ldi	r24, 0x15	; 21
     82c:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	
	Uchar8_t val = 1;
	DIO_s8GETPinVal(C1,&val);
	if(val == 0)
	{
		while (val == 0)
     830:	89 81       	ldd	r24, Y+1	; 0x01
     832:	88 23       	and	r24, r24
     834:	b9 f3       	breq	.-18     	; 0x824 <__DATA_REGION_LENGTH__+0x24>
		{
			DIO_s8GETPinVal(C1,&val);
		}
		return KEY_7;
     836:	86 e0       	ldi	r24, 0x06	; 6
     838:	2e c0       	rjmp	.+92     	; 0x896 <__stack+0x37>
	}
	val = 1;
     83a:	81 e0       	ldi	r24, 0x01	; 1
     83c:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C2,&val);
     83e:	be 01       	movw	r22, r28
     840:	6f 5f       	subi	r22, 0xFF	; 255
     842:	7f 4f       	sbci	r23, 0xFF	; 255
     844:	86 e1       	ldi	r24, 0x16	; 22
     846:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     84a:	89 81       	ldd	r24, Y+1	; 0x01
     84c:	88 23       	and	r24, r24
     84e:	39 f0       	breq	.+14     	; 0x85e <__DATA_REGION_LENGTH__+0x5e>
     850:	0b c0       	rjmp	.+22     	; 0x868 <__stack+0x9>
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C2,&val);
     852:	be 01       	movw	r22, r28
     854:	6f 5f       	subi	r22, 0xFF	; 255
     856:	7f 4f       	sbci	r23, 0xFF	; 255
     858:	86 e1       	ldi	r24, 0x16	; 22
     85a:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C2,&val);
	if(val == 0)
	{
		while (val == 0)
     85e:	89 81       	ldd	r24, Y+1	; 0x01
     860:	88 23       	and	r24, r24
     862:	b9 f3       	breq	.-18     	; 0x852 <__DATA_REGION_LENGTH__+0x52>
		{
			DIO_s8GETPinVal(C2,&val);
		}
		return KEY_8;
     864:	87 e0       	ldi	r24, 0x07	; 7
     866:	17 c0       	rjmp	.+46     	; 0x896 <__stack+0x37>
	}
	val = 1;
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	89 83       	std	Y+1, r24	; 0x01
	DIO_s8GETPinVal(C3,&val);
     86c:	be 01       	movw	r22, r28
     86e:	6f 5f       	subi	r22, 0xFF	; 255
     870:	7f 4f       	sbci	r23, 0xFF	; 255
     872:	87 e1       	ldi	r24, 0x17	; 23
     874:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	if(val == 0)
     878:	89 81       	ldd	r24, Y+1	; 0x01
     87a:	88 23       	and	r24, r24
     87c:	41 f0       	breq	.+16     	; 0x88e <__stack+0x2f>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_9;
	}
	return KEY_NOTHING;
     87e:	89 e0       	ldi	r24, 0x09	; 9
     880:	0a c0       	rjmp	.+20     	; 0x896 <__stack+0x37>
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
		{
			DIO_s8GETPinVal(C3,&val);
     882:	be 01       	movw	r22, r28
     884:	6f 5f       	subi	r22, 0xFF	; 255
     886:	7f 4f       	sbci	r23, 0xFF	; 255
     888:	87 e1       	ldi	r24, 0x17	; 23
     88a:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <DIO_s8GETPinVal>
	}
	val = 1;
	DIO_s8GETPinVal(C3,&val);
	if(val == 0)
	{
		while (val == 0)
     88e:	89 81       	ldd	r24, Y+1	; 0x01
     890:	88 23       	and	r24, r24
     892:	b9 f3       	breq	.-18     	; 0x882 <__stack+0x23>
		{
			DIO_s8GETPinVal(C3,&val);
		}
		return KEY_9;
     894:	88 e0       	ldi	r24, 0x08	; 8
	}
	return KEY_NOTHING;
}
     896:	0f 90       	pop	r0
     898:	df 91       	pop	r29
     89a:	cf 91       	pop	r28
     89c:	08 95       	ret

0000089e <GetButton>:
EN_KEYPAD_BTNS GetButton()
{
	EN_KEYPAD_BTNS PRESSED = KEY_NOTHING;
	while(PRESSED == KEY_NOTHING)
	{
		PRESSED = checkR1();
     89e:	0e 94 1d 03 	call	0x63a	; 0x63a <checkR1>
		if(PRESSED != KEY_NOTHING) return PRESSED;
     8a2:	89 30       	cpi	r24, 0x09	; 9
     8a4:	31 f4       	brne	.+12     	; 0x8b2 <GetButton+0x14>
		PRESSED = checkR2();
     8a6:	0e 94 83 03 	call	0x706	; 0x706 <checkR2>
		if(PRESSED != KEY_NOTHING) return PRESSED;
     8aa:	89 30       	cpi	r24, 0x09	; 9
     8ac:	11 f4       	brne	.+4      	; 0x8b2 <GetButton+0x14>
		PRESSED = checkR3();
     8ae:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <checkR3>
		if(PRESSED != KEY_NOTHING) return PRESSED;
		return KEY_NOTHING;
	}
	
	return KEY_NOTHING;
}
     8b2:	08 95       	ret

000008b4 <HLCD_vidWritecmd>:
 * */
void HLCD_WriteArabic(Uchar8_t u8ArCharCopy)
{
	HLCD_vidWritecmd(0x04);
	HLCD_vidWriteChar(u8ArCharCopy);
}
     8b4:	1f 93       	push	r17
     8b6:	cf 93       	push	r28
     8b8:	df 93       	push	r29
     8ba:	d8 2f       	mov	r29, r24
     8bc:	60 e0       	ldi	r22, 0x00	; 0
     8be:	82 e0       	ldi	r24, 0x02	; 2
     8c0:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     8c4:	60 e0       	ldi	r22, 0x00	; 0
     8c6:	81 e0       	ldi	r24, 0x01	; 1
     8c8:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     8cc:	1d 2f       	mov	r17, r29
     8ce:	12 95       	swap	r17
     8d0:	1f 70       	andi	r17, 0x0F	; 15
     8d2:	c0 e0       	ldi	r28, 0x00	; 0
     8d4:	11 c0       	rjmp	.+34     	; 0x8f8 <HLCD_vidWritecmd+0x44>
     8d6:	ec 2f       	mov	r30, r28
     8d8:	f0 e0       	ldi	r31, 0x00	; 0
     8da:	61 2f       	mov	r22, r17
     8dc:	70 e0       	ldi	r23, 0x00	; 0
     8de:	0c 2e       	mov	r0, r28
     8e0:	02 c0       	rjmp	.+4      	; 0x8e6 <HLCD_vidWritecmd+0x32>
     8e2:	75 95       	asr	r23
     8e4:	67 95       	ror	r22
     8e6:	0a 94       	dec	r0
     8e8:	e2 f7       	brpl	.-8      	; 0x8e2 <HLCD_vidWritecmd+0x2e>
     8ea:	61 70       	andi	r22, 0x01	; 1
     8ec:	e6 59       	subi	r30, 0x96	; 150
     8ee:	ff 4f       	sbci	r31, 0xFF	; 255
     8f0:	80 81       	ld	r24, Z
     8f2:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     8f6:	cf 5f       	subi	r28, 0xFF	; 255
     8f8:	c4 30       	cpi	r28, 0x04	; 4
     8fa:	68 f3       	brcs	.-38     	; 0x8d6 <HLCD_vidWritecmd+0x22>
     8fc:	61 e0       	ldi	r22, 0x01	; 1
     8fe:	83 e0       	ldi	r24, 0x03	; 3
     900:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     904:	89 ef       	ldi	r24, 0xF9	; 249
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	01 97       	sbiw	r24, 0x01	; 1
     90a:	f1 f7       	brne	.-4      	; 0x908 <HLCD_vidWritecmd+0x54>
     90c:	00 c0       	rjmp	.+0      	; 0x90e <HLCD_vidWritecmd+0x5a>
     90e:	00 00       	nop
     910:	60 e0       	ldi	r22, 0x00	; 0
     912:	83 e0       	ldi	r24, 0x03	; 3
     914:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     918:	92 e4       	ldi	r25, 0x42	; 66
     91a:	9a 95       	dec	r25
     91c:	f1 f7       	brne	.-4      	; 0x91a <HLCD_vidWritecmd+0x66>
     91e:	00 c0       	rjmp	.+0      	; 0x920 <HLCD_vidWritecmd+0x6c>
     920:	df 70       	andi	r29, 0x0F	; 15
     922:	c0 e0       	ldi	r28, 0x00	; 0
     924:	11 c0       	rjmp	.+34     	; 0x948 <HLCD_vidWritecmd+0x94>
     926:	ec 2f       	mov	r30, r28
     928:	f0 e0       	ldi	r31, 0x00	; 0
     92a:	6d 2f       	mov	r22, r29
     92c:	70 e0       	ldi	r23, 0x00	; 0
     92e:	0c 2e       	mov	r0, r28
     930:	02 c0       	rjmp	.+4      	; 0x936 <HLCD_vidWritecmd+0x82>
     932:	75 95       	asr	r23
     934:	67 95       	ror	r22
     936:	0a 94       	dec	r0
     938:	e2 f7       	brpl	.-8      	; 0x932 <HLCD_vidWritecmd+0x7e>
     93a:	61 70       	andi	r22, 0x01	; 1
     93c:	e6 59       	subi	r30, 0x96	; 150
     93e:	ff 4f       	sbci	r31, 0xFF	; 255
     940:	80 81       	ld	r24, Z
     942:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     946:	cf 5f       	subi	r28, 0xFF	; 255
     948:	c4 30       	cpi	r28, 0x04	; 4
     94a:	68 f3       	brcs	.-38     	; 0x926 <HLCD_vidWritecmd+0x72>
     94c:	61 e0       	ldi	r22, 0x01	; 1
     94e:	83 e0       	ldi	r24, 0x03	; 3
     950:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     954:	89 ef       	ldi	r24, 0xF9	; 249
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	01 97       	sbiw	r24, 0x01	; 1
     95a:	f1 f7       	brne	.-4      	; 0x958 <HLCD_vidWritecmd+0xa4>
     95c:	00 c0       	rjmp	.+0      	; 0x95e <HLCD_vidWritecmd+0xaa>
     95e:	00 00       	nop
     960:	60 e0       	ldi	r22, 0x00	; 0
     962:	83 e0       	ldi	r24, 0x03	; 3
     964:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     968:	83 ef       	ldi	r24, 0xF3	; 243
     96a:	91 e0       	ldi	r25, 0x01	; 1
     96c:	01 97       	sbiw	r24, 0x01	; 1
     96e:	f1 f7       	brne	.-4      	; 0x96c <HLCD_vidWritecmd+0xb8>
     970:	00 c0       	rjmp	.+0      	; 0x972 <HLCD_vidWritecmd+0xbe>
     972:	00 00       	nop
     974:	df 91       	pop	r29
     976:	cf 91       	pop	r28
     978:	1f 91       	pop	r17
     97a:	08 95       	ret

0000097c <HLCD_vidInit>:
     97c:	cf 93       	push	r28
     97e:	c0 e0       	ldi	r28, 0x00	; 0
     980:	09 c0       	rjmp	.+18     	; 0x994 <HLCD_vidInit+0x18>
     982:	ec 2f       	mov	r30, r28
     984:	f0 e0       	ldi	r31, 0x00	; 0
     986:	e6 59       	subi	r30, 0x96	; 150
     988:	ff 4f       	sbci	r31, 0xFF	; 255
     98a:	61 e0       	ldi	r22, 0x01	; 1
     98c:	80 81       	ld	r24, Z
     98e:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     992:	cf 5f       	subi	r28, 0xFF	; 255
     994:	c4 30       	cpi	r28, 0x04	; 4
     996:	a8 f3       	brcs	.-22     	; 0x982 <HLCD_vidInit+0x6>
     998:	61 e0       	ldi	r22, 0x01	; 1
     99a:	81 e0       	ldi	r24, 0x01	; 1
     99c:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     9a0:	61 e0       	ldi	r22, 0x01	; 1
     9a2:	82 e0       	ldi	r24, 0x02	; 2
     9a4:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     9a8:	61 e0       	ldi	r22, 0x01	; 1
     9aa:	83 e0       	ldi	r24, 0x03	; 3
     9ac:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     9b0:	8f e0       	ldi	r24, 0x0F	; 15
     9b2:	97 e2       	ldi	r25, 0x27	; 39
     9b4:	01 97       	sbiw	r24, 0x01	; 1
     9b6:	f1 f7       	brne	.-4      	; 0x9b4 <HLCD_vidInit+0x38>
     9b8:	00 c0       	rjmp	.+0      	; 0x9ba <HLCD_vidInit+0x3e>
     9ba:	00 00       	nop
     9bc:	82 e0       	ldi	r24, 0x02	; 2
     9be:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     9c2:	89 ef       	ldi	r24, 0xF9	; 249
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	01 97       	sbiw	r24, 0x01	; 1
     9c8:	f1 f7       	brne	.-4      	; 0x9c6 <HLCD_vidInit+0x4a>
     9ca:	00 c0       	rjmp	.+0      	; 0x9cc <HLCD_vidInit+0x50>
     9cc:	00 00       	nop
     9ce:	88 e2       	ldi	r24, 0x28	; 40
     9d0:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     9d4:	89 ef       	ldi	r24, 0xF9	; 249
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	01 97       	sbiw	r24, 0x01	; 1
     9da:	f1 f7       	brne	.-4      	; 0x9d8 <HLCD_vidInit+0x5c>
     9dc:	00 c0       	rjmp	.+0      	; 0x9de <HLCD_vidInit+0x62>
     9de:	00 00       	nop
     9e0:	81 e0       	ldi	r24, 0x01	; 1
     9e2:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     9e6:	87 ee       	ldi	r24, 0xE7	; 231
     9e8:	93 e0       	ldi	r25, 0x03	; 3
     9ea:	01 97       	sbiw	r24, 0x01	; 1
     9ec:	f1 f7       	brne	.-4      	; 0x9ea <HLCD_vidInit+0x6e>
     9ee:	00 c0       	rjmp	.+0      	; 0x9f0 <HLCD_vidInit+0x74>
     9f0:	00 00       	nop
     9f2:	86 e0       	ldi	r24, 0x06	; 6
     9f4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     9f8:	89 ef       	ldi	r24, 0xF9	; 249
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	01 97       	sbiw	r24, 0x01	; 1
     9fe:	f1 f7       	brne	.-4      	; 0x9fc <HLCD_vidInit+0x80>
     a00:	00 c0       	rjmp	.+0      	; 0xa02 <HLCD_vidInit+0x86>
     a02:	00 00       	nop
     a04:	8e e0       	ldi	r24, 0x0E	; 14
     a06:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     a0a:	89 ef       	ldi	r24, 0xF9	; 249
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	01 97       	sbiw	r24, 0x01	; 1
     a10:	f1 f7       	brne	.-4      	; 0xa0e <HLCD_vidInit+0x92>
     a12:	00 c0       	rjmp	.+0      	; 0xa14 <HLCD_vidInit+0x98>
     a14:	00 00       	nop
     a16:	cf 91       	pop	r28
     a18:	08 95       	ret

00000a1a <HLCD_vidWriteChar>:
     a1a:	1f 93       	push	r17
     a1c:	cf 93       	push	r28
     a1e:	df 93       	push	r29
     a20:	d8 2f       	mov	r29, r24
     a22:	60 e0       	ldi	r22, 0x00	; 0
     a24:	82 e0       	ldi	r24, 0x02	; 2
     a26:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     a2a:	61 e0       	ldi	r22, 0x01	; 1
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     a32:	1d 2f       	mov	r17, r29
     a34:	12 95       	swap	r17
     a36:	1f 70       	andi	r17, 0x0F	; 15
     a38:	c0 e0       	ldi	r28, 0x00	; 0
     a3a:	11 c0       	rjmp	.+34     	; 0xa5e <HLCD_vidWriteChar+0x44>
     a3c:	ec 2f       	mov	r30, r28
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	61 2f       	mov	r22, r17
     a42:	70 e0       	ldi	r23, 0x00	; 0
     a44:	0c 2e       	mov	r0, r28
     a46:	02 c0       	rjmp	.+4      	; 0xa4c <HLCD_vidWriteChar+0x32>
     a48:	75 95       	asr	r23
     a4a:	67 95       	ror	r22
     a4c:	0a 94       	dec	r0
     a4e:	e2 f7       	brpl	.-8      	; 0xa48 <HLCD_vidWriteChar+0x2e>
     a50:	61 70       	andi	r22, 0x01	; 1
     a52:	e6 59       	subi	r30, 0x96	; 150
     a54:	ff 4f       	sbci	r31, 0xFF	; 255
     a56:	80 81       	ld	r24, Z
     a58:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     a5c:	cf 5f       	subi	r28, 0xFF	; 255
     a5e:	c4 30       	cpi	r28, 0x04	; 4
     a60:	68 f3       	brcs	.-38     	; 0xa3c <HLCD_vidWriteChar+0x22>
     a62:	61 e0       	ldi	r22, 0x01	; 1
     a64:	83 e0       	ldi	r24, 0x03	; 3
     a66:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     a6a:	89 ef       	ldi	r24, 0xF9	; 249
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	01 97       	sbiw	r24, 0x01	; 1
     a70:	f1 f7       	brne	.-4      	; 0xa6e <HLCD_vidWriteChar+0x54>
     a72:	00 c0       	rjmp	.+0      	; 0xa74 <HLCD_vidWriteChar+0x5a>
     a74:	00 00       	nop
     a76:	60 e0       	ldi	r22, 0x00	; 0
     a78:	83 e0       	ldi	r24, 0x03	; 3
     a7a:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     a7e:	92 e4       	ldi	r25, 0x42	; 66
     a80:	9a 95       	dec	r25
     a82:	f1 f7       	brne	.-4      	; 0xa80 <HLCD_vidWriteChar+0x66>
     a84:	00 c0       	rjmp	.+0      	; 0xa86 <HLCD_vidWriteChar+0x6c>
     a86:	df 70       	andi	r29, 0x0F	; 15
     a88:	c0 e0       	ldi	r28, 0x00	; 0
     a8a:	11 c0       	rjmp	.+34     	; 0xaae <HLCD_vidWriteChar+0x94>
     a8c:	ec 2f       	mov	r30, r28
     a8e:	f0 e0       	ldi	r31, 0x00	; 0
     a90:	6d 2f       	mov	r22, r29
     a92:	70 e0       	ldi	r23, 0x00	; 0
     a94:	0c 2e       	mov	r0, r28
     a96:	02 c0       	rjmp	.+4      	; 0xa9c <HLCD_vidWriteChar+0x82>
     a98:	75 95       	asr	r23
     a9a:	67 95       	ror	r22
     a9c:	0a 94       	dec	r0
     a9e:	e2 f7       	brpl	.-8      	; 0xa98 <HLCD_vidWriteChar+0x7e>
     aa0:	61 70       	andi	r22, 0x01	; 1
     aa2:	e6 59       	subi	r30, 0x96	; 150
     aa4:	ff 4f       	sbci	r31, 0xFF	; 255
     aa6:	80 81       	ld	r24, Z
     aa8:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     aac:	cf 5f       	subi	r28, 0xFF	; 255
     aae:	c4 30       	cpi	r28, 0x04	; 4
     ab0:	68 f3       	brcs	.-38     	; 0xa8c <HLCD_vidWriteChar+0x72>
     ab2:	61 e0       	ldi	r22, 0x01	; 1
     ab4:	83 e0       	ldi	r24, 0x03	; 3
     ab6:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     aba:	89 ef       	ldi	r24, 0xF9	; 249
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	01 97       	sbiw	r24, 0x01	; 1
     ac0:	f1 f7       	brne	.-4      	; 0xabe <HLCD_vidWriteChar+0xa4>
     ac2:	00 c0       	rjmp	.+0      	; 0xac4 <HLCD_vidWriteChar+0xaa>
     ac4:	00 00       	nop
     ac6:	60 e0       	ldi	r22, 0x00	; 0
     ac8:	83 e0       	ldi	r24, 0x03	; 3
     aca:	0e 94 b3 07 	call	0xf66	; 0xf66 <DIO_s8SETPinVal>
     ace:	83 ef       	ldi	r24, 0xF3	; 243
     ad0:	91 e0       	ldi	r25, 0x01	; 1
     ad2:	01 97       	sbiw	r24, 0x01	; 1
     ad4:	f1 f7       	brne	.-4      	; 0xad2 <HLCD_vidWriteChar+0xb8>
     ad6:	00 c0       	rjmp	.+0      	; 0xad8 <HLCD_vidWriteChar+0xbe>
     ad8:	00 00       	nop
     ada:	df 91       	pop	r29
     adc:	cf 91       	pop	r28
     ade:	1f 91       	pop	r17
     ae0:	08 95       	ret

00000ae2 <HLCD_ClrDisplay>:
     ae2:	81 e0       	ldi	r24, 0x01	; 1
     ae4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     ae8:	87 ee       	ldi	r24, 0xE7	; 231
     aea:	93 e0       	ldi	r25, 0x03	; 3
     aec:	01 97       	sbiw	r24, 0x01	; 1
     aee:	f1 f7       	brne	.-4      	; 0xaec <HLCD_ClrDisplay+0xa>
     af0:	00 c0       	rjmp	.+0      	; 0xaf2 <HLCD_ClrDisplay+0x10>
     af2:	00 00       	nop
     af4:	82 e0       	ldi	r24, 0x02	; 2
     af6:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     afa:	87 ee       	ldi	r24, 0xE7	; 231
     afc:	93 e0       	ldi	r25, 0x03	; 3
     afe:	01 97       	sbiw	r24, 0x01	; 1
     b00:	f1 f7       	brne	.-4      	; 0xafe <HLCD_ClrDisplay+0x1c>
     b02:	00 c0       	rjmp	.+0      	; 0xb04 <HLCD_ClrDisplay+0x22>
     b04:	00 00       	nop
     b06:	08 95       	ret

00000b08 <HLCD_gotoXY>:
     b08:	81 11       	cpse	r24, r1
     b0a:	08 c0       	rjmp	.+16     	; 0xb1c <HLCD_gotoXY+0x14>
     b0c:	60 31       	cpi	r22, 0x10	; 16
     b0e:	30 f4       	brcc	.+12     	; 0xb1c <HLCD_gotoXY+0x14>
     b10:	86 2f       	mov	r24, r22
     b12:	8f 70       	andi	r24, 0x0F	; 15
     b14:	80 68       	ori	r24, 0x80	; 128
     b16:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     b1a:	08 95       	ret
     b1c:	81 30       	cpi	r24, 0x01	; 1
     b1e:	39 f4       	brne	.+14     	; 0xb2e <HLCD_gotoXY+0x26>
     b20:	60 31       	cpi	r22, 0x10	; 16
     b22:	28 f4       	brcc	.+10     	; 0xb2e <HLCD_gotoXY+0x26>
     b24:	86 2f       	mov	r24, r22
     b26:	8f 70       	andi	r24, 0x0F	; 15
     b28:	80 6c       	ori	r24, 0xC0	; 192
     b2a:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
     b2e:	08 95       	ret

00000b30 <HLCD_WriteString>:
     b30:	0f 93       	push	r16
     b32:	1f 93       	push	r17
     b34:	cf 93       	push	r28
     b36:	df 93       	push	r29
     b38:	8c 01       	movw	r16, r24
     b3a:	fc 01       	movw	r30, r24
     b3c:	80 81       	ld	r24, Z
     b3e:	c0 e0       	ldi	r28, 0x00	; 0
     b40:	d0 e0       	ldi	r29, 0x00	; 0
     b42:	07 c0       	rjmp	.+14     	; 0xb52 <HLCD_WriteString+0x22>
     b44:	0e 94 0d 05 	call	0xa1a	; 0xa1a <HLCD_vidWriteChar>
     b48:	21 96       	adiw	r28, 0x01	; 1
     b4a:	f8 01       	movw	r30, r16
     b4c:	ec 0f       	add	r30, r28
     b4e:	fd 1f       	adc	r31, r29
     b50:	80 81       	ld	r24, Z
     b52:	81 11       	cpse	r24, r1
     b54:	f7 cf       	rjmp	.-18     	; 0xb44 <HLCD_WriteString+0x14>
     b56:	df 91       	pop	r29
     b58:	cf 91       	pop	r28
     b5a:	1f 91       	pop	r17
     b5c:	0f 91       	pop	r16
     b5e:	08 95       	ret

00000b60 <HLCD_WriteInt>:
     b60:	cf 93       	push	r28
     b62:	df 93       	push	r29
     b64:	cd b7       	in	r28, 0x3d	; 61
     b66:	de b7       	in	r29, 0x3e	; 62
     b68:	2a 97       	sbiw	r28, 0x0a	; 10
     b6a:	0f b6       	in	r0, 0x3f	; 63
     b6c:	f8 94       	cli
     b6e:	de bf       	out	0x3e, r29	; 62
     b70:	0f be       	out	0x3f, r0	; 63
     b72:	cd bf       	out	0x3d, r28	; 61
     b74:	dc 01       	movw	r26, r24
     b76:	cb 01       	movw	r24, r22
     b78:	4a e0       	ldi	r20, 0x0A	; 10
     b7a:	be 01       	movw	r22, r28
     b7c:	6f 5f       	subi	r22, 0xFF	; 255
     b7e:	7f 4f       	sbci	r23, 0xFF	; 255
     b80:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__itoa_ncheck>
     b84:	ce 01       	movw	r24, r28
     b86:	01 96       	adiw	r24, 0x01	; 1
     b88:	0e 94 98 05 	call	0xb30	; 0xb30 <HLCD_WriteString>
     b8c:	2a 96       	adiw	r28, 0x0a	; 10
     b8e:	0f b6       	in	r0, 0x3f	; 63
     b90:	f8 94       	cli
     b92:	de bf       	out	0x3e, r29	; 62
     b94:	0f be       	out	0x3f, r0	; 63
     b96:	cd bf       	out	0x3d, r28	; 61
     b98:	df 91       	pop	r29
     b9a:	cf 91       	pop	r28
     b9c:	08 95       	ret

00000b9e <HLCD_vidCreatCustomChar>:
 * 				  pu8custom  -> take pointer to array which having LCD Custom Character Generated data ### take only 8 characters
 * 				  u8Location -> determine location on CGRAM [0 ~ 8]
 * return		: void
 * */
void HLCD_vidCreatCustomChar(Uchar8_t* pu8custom, Uchar8_t u8Location)
{
     b9e:	0f 93       	push	r16
     ba0:	1f 93       	push	r17
     ba2:	cf 93       	push	r28
	if (u8Location < 8)  // CGRAM only store 8 characters
     ba4:	68 30       	cpi	r22, 0x08	; 8
     ba6:	d0 f4       	brcc	.+52     	; 0xbdc <HLCD_vidCreatCustomChar+0x3e>
     ba8:	8c 01       	movw	r16, r24
	{
		HLCD_vidWritecmd(LCD_SET_CGRAM_ADDR_CMD + (u8Location*8));
     baa:	86 2f       	mov	r24, r22
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	08 96       	adiw	r24, 0x08	; 8
     bb0:	88 0f       	add	r24, r24
     bb2:	88 0f       	add	r24, r24
     bb4:	88 0f       	add	r24, r24
     bb6:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <HLCD_vidWritecmd>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bba:	89 ef       	ldi	r24, 0xF9	; 249
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	01 97       	sbiw	r24, 0x01	; 1
     bc0:	f1 f7       	brne	.-4      	; 0xbbe <HLCD_vidCreatCustomChar+0x20>
     bc2:	00 c0       	rjmp	.+0      	; 0xbc4 <HLCD_vidCreatCustomChar+0x26>
     bc4:	00 00       	nop
		_delay_ms(1);
		for (Uchar8_t i = 0; i < 8 ; i++)
     bc6:	c0 e0       	ldi	r28, 0x00	; 0
     bc8:	07 c0       	rjmp	.+14     	; 0xbd8 <HLCD_vidCreatCustomChar+0x3a>
		{
			HLCD_vidWriteChar(pu8custom[i]);
     bca:	f8 01       	movw	r30, r16
     bcc:	ec 0f       	add	r30, r28
     bce:	f1 1d       	adc	r31, r1
     bd0:	80 81       	ld	r24, Z
     bd2:	0e 94 0d 05 	call	0xa1a	; 0xa1a <HLCD_vidWriteChar>
{
	if (u8Location < 8)  // CGRAM only store 8 characters
	{
		HLCD_vidWritecmd(LCD_SET_CGRAM_ADDR_CMD + (u8Location*8));
		_delay_ms(1);
		for (Uchar8_t i = 0; i < 8 ; i++)
     bd6:	cf 5f       	subi	r28, 0xFF	; 255
     bd8:	c8 30       	cpi	r28, 0x08	; 8
     bda:	b8 f3       	brcs	.-18     	; 0xbca <HLCD_vidCreatCustomChar+0x2c>
		{
			HLCD_vidWriteChar(pu8custom[i]);
		}
	}
}
     bdc:	cf 91       	pop	r28
     bde:	1f 91       	pop	r17
     be0:	0f 91       	pop	r16
     be2:	08 95       	ret

00000be4 <TSENSOR_Init>:
*
* \return void
*/
void TSENSOR_Init(st_TempSensor_t* pst_a_sensor)
{
	DIO_s8SETPinDir(pst_a_sensor->Pin, INPUT);
     be4:	60 e0       	ldi	r22, 0x00	; 0
     be6:	fc 01       	movw	r30, r24
     be8:	80 81       	ld	r24, Z
     bea:	0e 94 73 07 	call	0xee6	; 0xee6 <DIO_s8SETPinDir>
     bee:	08 95       	ret

00000bf0 <TSENSOR_ReadValue>:
}


en_SensorError_t TSENSOR_ReadValue(st_TempSensor_t *pst_a_Sensor, float32_t *f32_a_Value)
{
     bf0:	0f 93       	push	r16
     bf2:	1f 93       	push	r17
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
     bf8:	00 d0       	rcall	.+0      	; 0xbfa <TSENSOR_ReadValue+0xa>
     bfa:	cd b7       	in	r28, 0x3d	; 61
     bfc:	de b7       	in	r29, 0x3e	; 62
	Uint16_t u16_l_digialValue;
	
	if(pst_a_Sensor != NULL && f32_a_Value != NULL)
     bfe:	89 2b       	or	r24, r25
     c00:	09 f4       	brne	.+2      	; 0xc04 <TSENSOR_ReadValue+0x14>
     c02:	49 c0       	rjmp	.+146    	; 0xc96 <TSENSOR_ReadValue+0xa6>
     c04:	61 15       	cp	r22, r1
     c06:	71 05       	cpc	r23, r1
     c08:	09 f4       	brne	.+2      	; 0xc0c <TSENSOR_ReadValue+0x1c>
     c0a:	47 c0       	rjmp	.+142    	; 0xc9a <TSENSOR_ReadValue+0xaa>
     c0c:	8b 01       	movw	r16, r22
	{
		ADC_Conversion(&st_g_ADC_Config, &u16_l_digialValue, TEMP_SENSOR_CHANNEL);
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	be 01       	movw	r22, r28
     c12:	6f 5f       	subi	r22, 0xFF	; 255
     c14:	7f 4f       	sbci	r23, 0xFF	; 255
     c16:	8e e6       	ldi	r24, 0x6E	; 110
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	0e 94 4e 07 	call	0xe9c	; 0xe9c <ADC_Conversion>
		
		if(st_g_ADC_Config.referenceSource == AVCC_EXTERNAL_CAPACITOR)
     c1e:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <st_g_ADC_Config+0x2>
     c22:	81 30       	cpi	r24, 0x01	; 1
     c24:	69 f4       	brne	.+26     	; 0xc40 <TSENSOR_ReadValue+0x50>
		{
			f32_g_StepSize = 5.0/1024;
     c26:	80 e0       	ldi	r24, 0x00	; 0
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 ea       	ldi	r26, 0xA0	; 160
     c2c:	bb e3       	ldi	r27, 0x3B	; 59
     c2e:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <f32_g_StepSize>
     c32:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <f32_g_StepSize+0x1>
     c36:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <f32_g_StepSize+0x2>
     c3a:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <f32_g_StepSize+0x3>
     c3e:	0e c0       	rjmp	.+28     	; 0xc5c <TSENSOR_ReadValue+0x6c>
		}
		else if(st_g_ADC_Config.referenceSource == INTERNAL_VOLTAGE_EXTERNAL_CAPACITOR)
     c40:	83 30       	cpi	r24, 0x03	; 3
     c42:	61 f4       	brne	.+24     	; 0xc5c <TSENSOR_ReadValue+0x6c>
		{
			f32_g_StepSize = 2.56/1024;
     c44:	8a e0       	ldi	r24, 0x0A	; 10
     c46:	97 ed       	ldi	r25, 0xD7	; 215
     c48:	a3 e2       	ldi	r26, 0x23	; 35
     c4a:	bb e3       	ldi	r27, 0x3B	; 59
     c4c:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <f32_g_StepSize>
     c50:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <f32_g_StepSize+0x1>
     c54:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <f32_g_StepSize+0x2>
     c58:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <f32_g_StepSize+0x3>
		}
		
		/* get value in degrees (V_Sensor = 10 mv/C  T)*/
		*f32_a_Value = u16_l_digialValue *100 * f32_g_StepSize;
     c5c:	89 81       	ldd	r24, Y+1	; 0x01
     c5e:	9a 81       	ldd	r25, Y+2	; 0x02
     c60:	24 e6       	ldi	r18, 0x64	; 100
     c62:	28 9f       	mul	r18, r24
     c64:	b0 01       	movw	r22, r0
     c66:	29 9f       	mul	r18, r25
     c68:	70 0d       	add	r23, r0
     c6a:	11 24       	eor	r1, r1
     c6c:	80 e0       	ldi	r24, 0x00	; 0
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__floatunsisf>
     c74:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <f32_g_StepSize>
     c78:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <f32_g_StepSize+0x1>
     c7c:	40 91 16 01 	lds	r20, 0x0116	; 0x800116 <f32_g_StepSize+0x2>
     c80:	50 91 17 01 	lds	r21, 0x0117	; 0x800117 <f32_g_StepSize+0x3>
     c84:	0e 94 2f 0a 	call	0x145e	; 0x145e <__mulsf3>
     c88:	f8 01       	movw	r30, r16
     c8a:	60 83       	st	Z, r22
     c8c:	71 83       	std	Z+1, r23	; 0x01
     c8e:	82 83       	std	Z+2, r24	; 0x02
     c90:	93 83       	std	Z+3, r25	; 0x03
	else
	{
		return SENSOR_NOK;
	}
	
	return SENSOR_OK;
     c92:	80 e0       	ldi	r24, 0x00	; 0
     c94:	03 c0       	rjmp	.+6      	; 0xc9c <TSENSOR_ReadValue+0xac>
		/* get value in degrees (V_Sensor = 10 mv/C  T)*/
		*f32_a_Value = u16_l_digialValue *100 * f32_g_StepSize;
	}
	else
	{
		return SENSOR_NOK;
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	01 c0       	rjmp	.+2      	; 0xc9c <TSENSOR_ReadValue+0xac>
     c9a:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return SENSOR_OK;
}
     c9c:	0f 90       	pop	r0
     c9e:	0f 90       	pop	r0
     ca0:	df 91       	pop	r29
     ca2:	cf 91       	pop	r28
     ca4:	1f 91       	pop	r17
     ca6:	0f 91       	pop	r16
     ca8:	08 95       	ret

00000caa <main>:
#define F_CPU 16000000UL

void main(void)
{

	APP_Init();
     caa:	0e 94 86 00 	call	0x10c	; 0x10c <APP_Init>
	
	while(1)
	{
		
		APP_Start();
     cae:	0e 94 cd 00 	call	0x19a	; 0x19a <APP_Start>
     cb2:	fd cf       	rjmp	.-6      	; 0xcae <main+0x4>

00000cb4 <ADC_Init>:
		ADC_INTERRUPT_DISABLE();
		ret = E_OK;
	}

	return ret;
}
     cb4:	dc 01       	movw	r26, r24
     cb6:	89 2b       	or	r24, r25
     cb8:	09 f4       	brne	.+2      	; 0xcbc <ADC_Init+0x8>
     cba:	6a c0       	rjmp	.+212    	; 0xd90 <ADC_Init+0xdc>
     cbc:	86 b1       	in	r24, 0x06	; 6
     cbe:	8f 77       	andi	r24, 0x7F	; 127
     cc0:	86 b9       	out	0x06, r24	; 6
     cc2:	12 96       	adiw	r26, 0x02	; 2
     cc4:	8c 91       	ld	r24, X
     cc6:	12 97       	sbiw	r26, 0x02	; 2
     cc8:	81 30       	cpi	r24, 0x01	; 1
     cca:	41 f0       	breq	.+16     	; 0xcdc <ADC_Init+0x28>
     ccc:	18 f0       	brcs	.+6      	; 0xcd4 <ADC_Init+0x20>
     cce:	83 30       	cpi	r24, 0x03	; 3
     cd0:	51 f0       	breq	.+20     	; 0xce6 <ADC_Init+0x32>
     cd2:	0c c0       	rjmp	.+24     	; 0xcec <ADC_Init+0x38>
     cd4:	87 b1       	in	r24, 0x07	; 7
     cd6:	8f 73       	andi	r24, 0x3F	; 63
     cd8:	87 b9       	out	0x07, r24	; 7
     cda:	08 c0       	rjmp	.+16     	; 0xcec <ADC_Init+0x38>
     cdc:	87 b1       	in	r24, 0x07	; 7
     cde:	80 64       	ori	r24, 0x40	; 64
     ce0:	8f 77       	andi	r24, 0x7F	; 127
     ce2:	87 b9       	out	0x07, r24	; 7
     ce4:	03 c0       	rjmp	.+6      	; 0xcec <ADC_Init+0x38>
     ce6:	87 b1       	in	r24, 0x07	; 7
     ce8:	80 6c       	ori	r24, 0xC0	; 192
     cea:	87 b9       	out	0x07, r24	; 7
     cec:	14 96       	adiw	r26, 0x04	; 4
     cee:	ec 91       	ld	r30, X
     cf0:	14 97       	sbiw	r26, 0x04	; 4
     cf2:	4e 2f       	mov	r20, r30
     cf4:	50 e0       	ldi	r21, 0x00	; 0
     cf6:	47 30       	cpi	r20, 0x07	; 7
     cf8:	51 05       	cpc	r21, r1
     cfa:	40 f5       	brcc	.+80     	; 0xd4c <ADC_Init+0x98>
     cfc:	fa 01       	movw	r30, r20
     cfe:	e6 5d       	subi	r30, 0xD6	; 214
     d00:	ff 4f       	sbci	r31, 0xFF	; 255
     d02:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__tablejump2__>
     d06:	86 b1       	in	r24, 0x06	; 6
     d08:	81 60       	ori	r24, 0x01	; 1
     d0a:	89 7f       	andi	r24, 0xF9	; 249
     d0c:	86 b9       	out	0x06, r24	; 6
     d0e:	1e c0       	rjmp	.+60     	; 0xd4c <ADC_Init+0x98>
     d10:	86 b1       	in	r24, 0x06	; 6
     d12:	8e 7f       	andi	r24, 0xFE	; 254
     d14:	82 60       	ori	r24, 0x02	; 2
     d16:	8b 7f       	andi	r24, 0xFB	; 251
     d18:	86 b9       	out	0x06, r24	; 6
     d1a:	18 c0       	rjmp	.+48     	; 0xd4c <ADC_Init+0x98>
     d1c:	86 b1       	in	r24, 0x06	; 6
     d1e:	83 60       	ori	r24, 0x03	; 3
     d20:	8b 7f       	andi	r24, 0xFB	; 251
     d22:	86 b9       	out	0x06, r24	; 6
     d24:	13 c0       	rjmp	.+38     	; 0xd4c <ADC_Init+0x98>
     d26:	86 b1       	in	r24, 0x06	; 6
     d28:	8c 7f       	andi	r24, 0xFC	; 252
     d2a:	84 60       	ori	r24, 0x04	; 4
     d2c:	86 b9       	out	0x06, r24	; 6
     d2e:	0e c0       	rjmp	.+28     	; 0xd4c <ADC_Init+0x98>
     d30:	86 b1       	in	r24, 0x06	; 6
     d32:	81 60       	ori	r24, 0x01	; 1
     d34:	8d 7f       	andi	r24, 0xFD	; 253
     d36:	84 60       	ori	r24, 0x04	; 4
     d38:	86 b9       	out	0x06, r24	; 6
     d3a:	08 c0       	rjmp	.+16     	; 0xd4c <ADC_Init+0x98>
     d3c:	86 b1       	in	r24, 0x06	; 6
     d3e:	8e 7f       	andi	r24, 0xFE	; 254
     d40:	86 60       	ori	r24, 0x06	; 6
     d42:	86 b9       	out	0x06, r24	; 6
     d44:	03 c0       	rjmp	.+6      	; 0xd4c <ADC_Init+0x98>
     d46:	86 b1       	in	r24, 0x06	; 6
     d48:	87 60       	ori	r24, 0x07	; 7
     d4a:	86 b9       	out	0x06, r24	; 6
     d4c:	13 96       	adiw	r26, 0x03	; 3
     d4e:	8c 91       	ld	r24, X
     d50:	13 97       	sbiw	r26, 0x03	; 3
     d52:	88 23       	and	r24, r24
     d54:	19 f0       	breq	.+6      	; 0xd5c <ADC_Init+0xa8>
     d56:	81 30       	cpi	r24, 0x01	; 1
     d58:	29 f0       	breq	.+10     	; 0xd64 <ADC_Init+0xb0>
     d5a:	07 c0       	rjmp	.+14     	; 0xd6a <ADC_Init+0xb6>
     d5c:	87 b1       	in	r24, 0x07	; 7
     d5e:	8f 7d       	andi	r24, 0xDF	; 223
     d60:	87 b9       	out	0x07, r24	; 7
     d62:	03 c0       	rjmp	.+6      	; 0xd6a <ADC_Init+0xb6>
     d64:	87 b1       	in	r24, 0x07	; 7
     d66:	80 62       	ori	r24, 0x20	; 32
     d68:	87 b9       	out	0x07, r24	; 7
     d6a:	15 96       	adiw	r26, 0x05	; 5
     d6c:	8c 91       	ld	r24, X
     d6e:	88 23       	and	r24, r24
     d70:	19 f0       	breq	.+6      	; 0xd78 <ADC_Init+0xc4>
     d72:	81 30       	cpi	r24, 0x01	; 1
     d74:	29 f0       	breq	.+10     	; 0xd80 <ADC_Init+0xcc>
     d76:	07 c0       	rjmp	.+14     	; 0xd86 <ADC_Init+0xd2>
     d78:	86 b1       	in	r24, 0x06	; 6
     d7a:	88 60       	ori	r24, 0x08	; 8
     d7c:	86 b9       	out	0x06, r24	; 6
     d7e:	03 c0       	rjmp	.+6      	; 0xd86 <ADC_Init+0xd2>
     d80:	86 b1       	in	r24, 0x06	; 6
     d82:	87 7f       	andi	r24, 0xF7	; 247
     d84:	86 b9       	out	0x06, r24	; 6
     d86:	86 b1       	in	r24, 0x06	; 6
     d88:	80 68       	ori	r24, 0x80	; 128
     d8a:	86 b9       	out	0x06, r24	; 6
     d8c:	81 e0       	ldi	r24, 0x01	; 1
     d8e:	08 95       	ret
     d90:	80 e0       	ldi	r24, 0x00	; 0
     d92:	08 95       	ret

00000d94 <ADC_SetChannel>:
Std_ReturnType ADC_SetChannel(const ST_ADC_CFG_t *_adc , EN_ADC_CHANNEL_SELECTION_t _channel)
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
     d94:	89 2b       	or	r24, r25
     d96:	f1 f1       	breq	.+124    	; 0xe14 <ADC_SetChannel+0x80>
	{
		ret = E_NOT_OK;
	}
	else
	{
		switch(_channel)
     d98:	86 2f       	mov	r24, r22
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	88 30       	cpi	r24, 0x08	; 8
     d9e:	91 05       	cpc	r25, r1
     da0:	d8 f5       	brcc	.+118    	; 0xe18 <ADC_SetChannel+0x84>
     da2:	fc 01       	movw	r30, r24
     da4:	ef 5c       	subi	r30, 0xCF	; 207
     da6:	ff 4f       	sbci	r31, 0xFF	; 255
     da8:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__tablejump2__>
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
     dac:	87 b1       	in	r24, 0x07	; 7
     dae:	80 7f       	andi	r24, 0xF0	; 240
     db0:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     db2:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
     db4:	08 95       	ret
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
     db6:	87 b1       	in	r24, 0x07	; 7
     db8:	81 60       	ori	r24, 0x01	; 1
     dba:	81 7f       	andi	r24, 0xF1	; 241
     dbc:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     dbe:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
     dc0:	08 95       	ret
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
     dc2:	87 b1       	in	r24, 0x07	; 7
     dc4:	8e 7f       	andi	r24, 0xFE	; 254
     dc6:	82 60       	ori	r24, 0x02	; 2
     dc8:	83 7f       	andi	r24, 0xF3	; 243
     dca:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     dcc:	81 e0       	ldi	r24, 0x01	; 1
	{
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
     dce:	08 95       	ret
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
     dd0:	87 b1       	in	r24, 0x07	; 7
     dd2:	83 60       	ori	r24, 0x03	; 3
     dd4:	83 7f       	andi	r24, 0xF3	; 243
     dd6:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     dd8:	81 e0       	ldi	r24, 0x01	; 1
		switch(_channel)
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
     dda:	08 95       	ret
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
     ddc:	87 b1       	in	r24, 0x07	; 7
     dde:	8c 7f       	andi	r24, 0xFC	; 252
     de0:	84 60       	ori	r24, 0x04	; 4
     de2:	87 7f       	andi	r24, 0xF7	; 247
     de4:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     de6:	81 e0       	ldi	r24, 0x01	; 1
		{
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
     de8:	08 95       	ret
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
     dea:	87 b1       	in	r24, 0x07	; 7
     dec:	81 60       	ori	r24, 0x01	; 1
     dee:	8d 7f       	andi	r24, 0xFD	; 253
     df0:	84 60       	ori	r24, 0x04	; 4
     df2:	87 7f       	andi	r24, 0xF7	; 247
     df4:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     df6:	81 e0       	ldi	r24, 0x01	; 1
			case ADC_CHANNEL_ZERO: ADC_CHANNEL_ZERO(); break;
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
     df8:	08 95       	ret
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
     dfa:	87 b1       	in	r24, 0x07	; 7
     dfc:	8e 7f       	andi	r24, 0xFE	; 254
     dfe:	86 60       	ori	r24, 0x06	; 6
     e00:	87 7f       	andi	r24, 0xF7	; 247
     e02:	87 b9       	out	0x07, r24	; 7
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     e04:	81 e0       	ldi	r24, 0x01	; 1
			case ADC_CHANNEL_ONE: ADC_CHANNEL_ONE(); break;
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
     e06:	08 95       	ret
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
     e08:	87 b1       	in	r24, 0x07	; 7
     e0a:	87 60       	ori	r24, 0x07	; 7
     e0c:	87 7f       	andi	r24, 0xF7	; 247
     e0e:	87 b9       	out	0x07, r24	; 7
		}
		ret = E_OK;
     e10:	81 e0       	ldi	r24, 0x01	; 1
			case ADC_CHANNEL_TWO: ADC_CHANNEL_TWO(); break;
			case ADC_CHANNEL_THREE: ADC_CHANNEL_THREE(); break;
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
     e12:	08 95       	ret
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
	{
		ret = E_NOT_OK;
     e14:	80 e0       	ldi	r24, 0x00	; 0
     e16:	08 95       	ret
			case ADC_CHANNEL_FOUR: ADC_CHANNEL_FOUR(); break;
			case ADC_CHANNEL_FIVE: ADC_CHANNEL_FIVE(); break;
			case ADC_CHANNEL_SIX: ADC_CHANNEL_SIX(); break;
			case ADC_CHANNEL_SEVEN: ADC_CHANNEL_SEVEN(); break;
		}
		ret = E_OK;
     e18:	81 e0       	ldi	r24, 0x01	; 1
	}

	return ret;
}
     e1a:	08 95       	ret

00000e1c <ADC_StartConversion>:
Std_ReturnType ADC_StartConversion(const ST_ADC_CFG_t *_adc)
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
     e1c:	89 2b       	or	r24, r25
     e1e:	29 f0       	breq	.+10     	; 0xe2a <ADC_StartConversion+0xe>
		ret = E_NOT_OK;
	}
	else
	{

		ADC_START_CONVERSION();
     e20:	86 b1       	in	r24, 0x06	; 6
     e22:	80 64       	ori	r24, 0x40	; 64
     e24:	86 b9       	out	0x06, r24	; 6
		ret = E_OK;
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	08 95       	ret
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc)
	{
		ret = E_NOT_OK;
     e2a:	80 e0       	ldi	r24, 0x00	; 0
		ADC_START_CONVERSION();
		ret = E_OK;
	}

	return ret;
}
     e2c:	08 95       	ret

00000e2e <ADC_GetConversionResult>:
Std_ReturnType ADC_GetConversionResult(const ST_ADC_CFG_t *_adc , Uint16_t *_ConversionResult)
{
     e2e:	fc 01       	movw	r30, r24
	Std_ReturnType ret = E_NOT_OK;
	volatile Uint16_t temp;

	if(NULL == _adc || NULL == _ConversionResult)
     e30:	89 2b       	or	r24, r25
     e32:	71 f1       	breq	.+92     	; 0xe90 <ADC_GetConversionResult+0x62>
     e34:	61 15       	cp	r22, r1
     e36:	71 05       	cpc	r23, r1
     e38:	69 f1       	breq	.+90     	; 0xe94 <ADC_GetConversionResult+0x66>
		ret = E_NOT_OK;
	}
	else
	{
		
		while(GET_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT) == 0)
     e3a:	96 b1       	in	r25, 0x06	; 6
     e3c:	94 ff       	sbrs	r25, 4
     e3e:	fd cf       	rjmp	.-6      	; 0xe3a <ADC_GetConversionResult+0xc>
			//temp = ADCL_REG + (ADCH_REG << 8);
			//if (temp)
			 //*_ConversionResult = temp;
		}

		CLEAR_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT);
     e40:	9f 7e       	andi	r25, 0xEF	; 239
     e42:	96 b9       	out	0x06, r25	; 6

		switch(_adc->resultAdjust)
     e44:	83 81       	ldd	r24, Z+3	; 0x03
     e46:	88 23       	and	r24, r24
     e48:	19 f0       	breq	.+6      	; 0xe50 <ADC_GetConversionResult+0x22>
     e4a:	81 30       	cpi	r24, 0x01	; 1
     e4c:	69 f0       	breq	.+26     	; 0xe68 <ADC_GetConversionResult+0x3a>
     e4e:	24 c0       	rjmp	.+72     	; 0xe98 <ADC_GetConversionResult+0x6a>
		{
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
     e50:	24 b1       	in	r18, 0x04	; 4
     e52:	85 b1       	in	r24, 0x05	; 5
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	98 2f       	mov	r25, r24
     e58:	88 27       	eor	r24, r24
     e5a:	82 0f       	add	r24, r18
     e5c:	91 1d       	adc	r25, r1
     e5e:	fb 01       	movw	r30, r22
     e60:	91 83       	std	Z+1, r25	; 0x01
     e62:	80 83       	st	Z, r24
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
		}


		ret = E_OK;
     e64:	81 e0       	ldi	r24, 0x01	; 1

		CLEAR_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT);

		switch(_adc->resultAdjust)
		{
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
     e66:	08 95       	ret
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
     e68:	24 b1       	in	r18, 0x04	; 4
     e6a:	85 b1       	in	r24, 0x05	; 5
     e6c:	90 e0       	ldi	r25, 0x00	; 0
     e6e:	98 2f       	mov	r25, r24
     e70:	88 27       	eor	r24, r24
     e72:	82 0f       	add	r24, r18
     e74:	91 1d       	adc	r25, r1
     e76:	08 2e       	mov	r0, r24
     e78:	89 2f       	mov	r24, r25
     e7a:	00 0c       	add	r0, r0
     e7c:	88 1f       	adc	r24, r24
     e7e:	99 0b       	sbc	r25, r25
     e80:	00 0c       	add	r0, r0
     e82:	88 1f       	adc	r24, r24
     e84:	99 1f       	adc	r25, r25
     e86:	fb 01       	movw	r30, r22
     e88:	91 83       	std	Z+1, r25	; 0x01
     e8a:	80 83       	st	Z, r24
		}


		ret = E_OK;
     e8c:	81 e0       	ldi	r24, 0x01	; 1
		CLEAR_BIT(ADCSRA_REG,ADCSRA_REG_ADIF_BIT);

		switch(_adc->resultAdjust)
		{
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
     e8e:	08 95       	ret
	Std_ReturnType ret = E_NOT_OK;
	volatile Uint16_t temp;

	if(NULL == _adc || NULL == _ConversionResult)
	{
		ret = E_NOT_OK;
     e90:	80 e0       	ldi	r24, 0x00	; 0
     e92:	08 95       	ret
     e94:	80 e0       	ldi	r24, 0x00	; 0
     e96:	08 95       	ret
			case ADC_RIGHT_ADJUST_RESULT : *_ConversionResult = ADCL_REG + (ADCH_REG << 8); break;
			case ADC_LEFT_ADJUST_RESULT :  *_ConversionResult = (Uint16_t)((ADCL_REG + (ADCH_REG << 8))>>6); break;
		}


		ret = E_OK;
     e98:	81 e0       	ldi	r24, 0x01	; 1
	}

	return ret;
}
     e9a:	08 95       	ret

00000e9c <ADC_Conversion>:
Std_ReturnType ADC_Conversion(const ST_ADC_CFG_t *_adc , Uint16_t *_ConversionResult , EN_ADC_CHANNEL_SELECTION_t _channel)
{
     e9c:	ff 92       	push	r15
     e9e:	0f 93       	push	r16
     ea0:	1f 93       	push	r17
     ea2:	cf 93       	push	r28
     ea4:	df 93       	push	r29
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc || NULL == _ConversionResult)
     ea6:	00 97       	sbiw	r24, 0x00	; 0
     ea8:	a9 f0       	breq	.+42     	; 0xed4 <ADC_Conversion+0x38>
     eaa:	61 15       	cp	r22, r1
     eac:	71 05       	cpc	r23, r1
     eae:	a1 f0       	breq	.+40     	; 0xed8 <ADC_Conversion+0x3c>
     eb0:	f4 2e       	mov	r15, r20
     eb2:	8b 01       	movw	r16, r22
     eb4:	ec 01       	movw	r28, r24
		ret = E_NOT_OK;
	}
	else
	{

		ADC_Init(_adc);
     eb6:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <ADC_Init>
		ADC_SetChannel(_adc,_channel);
     eba:	6f 2d       	mov	r22, r15
     ebc:	ce 01       	movw	r24, r28
     ebe:	0e 94 ca 06 	call	0xd94	; 0xd94 <ADC_SetChannel>
		ADC_StartConversion(_adc);
     ec2:	ce 01       	movw	r24, r28
     ec4:	0e 94 0e 07 	call	0xe1c	; 0xe1c <ADC_StartConversion>
		ADC_GetConversionResult(_adc,_ConversionResult);
     ec8:	b8 01       	movw	r22, r16
     eca:	ce 01       	movw	r24, r28
     ecc:	0e 94 17 07 	call	0xe2e	; 0xe2e <ADC_GetConversionResult>

		ret = E_OK;
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	03 c0       	rjmp	.+6      	; 0xeda <ADC_Conversion+0x3e>
{
	Std_ReturnType ret = E_NOT_OK;

	if(NULL == _adc || NULL == _ConversionResult)
	{
		ret = E_NOT_OK;
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	01 c0       	rjmp	.+2      	; 0xeda <ADC_Conversion+0x3e>
     ed8:	80 e0       	ldi	r24, 0x00	; 0

		ret = E_OK;
	}

	return ret;
}
     eda:	df 91       	pop	r29
     edc:	cf 91       	pop	r28
     ede:	1f 91       	pop	r17
     ee0:	0f 91       	pop	r16
     ee2:	ff 90       	pop	r15
     ee4:	08 95       	ret

00000ee6 <DIO_s8SETPinDir>:
	{
		errStatus = E_NOK;
	}
	return errStatus;

}
     ee6:	80 32       	cpi	r24, 0x20	; 32
     ee8:	c0 f5       	brcc	.+112    	; 0xf5a <DIO_s8SETPinDir+0x74>
     eea:	62 30       	cpi	r22, 0x02	; 2
     eec:	c0 f5       	brcc	.+112    	; 0xf5e <DIO_s8SETPinDir+0x78>
     eee:	e8 2f       	mov	r30, r24
     ef0:	e6 95       	lsr	r30
     ef2:	e6 95       	lsr	r30
     ef4:	e6 95       	lsr	r30
     ef6:	87 70       	andi	r24, 0x07	; 7
     ef8:	61 11       	cpse	r22, r1
     efa:	17 c0       	rjmp	.+46     	; 0xf2a <DIO_s8SETPinDir+0x44>
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	ee 0f       	add	r30, r30
     f00:	ff 1f       	adc	r31, r31
     f02:	e4 58       	subi	r30, 0x84	; 132
     f04:	ff 4f       	sbci	r31, 0xFF	; 255
     f06:	01 90       	ld	r0, Z+
     f08:	f0 81       	ld	r31, Z
     f0a:	e0 2d       	mov	r30, r0
     f0c:	40 81       	ld	r20, Z
     f0e:	21 e0       	ldi	r18, 0x01	; 1
     f10:	30 e0       	ldi	r19, 0x00	; 0
     f12:	b9 01       	movw	r22, r18
     f14:	02 c0       	rjmp	.+4      	; 0xf1a <DIO_s8SETPinDir+0x34>
     f16:	66 0f       	add	r22, r22
     f18:	77 1f       	adc	r23, r23
     f1a:	8a 95       	dec	r24
     f1c:	e2 f7       	brpl	.-8      	; 0xf16 <DIO_s8SETPinDir+0x30>
     f1e:	cb 01       	movw	r24, r22
     f20:	80 95       	com	r24
     f22:	84 23       	and	r24, r20
     f24:	80 83       	st	Z, r24
     f26:	80 e0       	ldi	r24, 0x00	; 0
     f28:	08 95       	ret
     f2a:	61 30       	cpi	r22, 0x01	; 1
     f2c:	d1 f4       	brne	.+52     	; 0xf62 <DIO_s8SETPinDir+0x7c>
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	ee 0f       	add	r30, r30
     f32:	ff 1f       	adc	r31, r31
     f34:	e4 58       	subi	r30, 0x84	; 132
     f36:	ff 4f       	sbci	r31, 0xFF	; 255
     f38:	01 90       	ld	r0, Z+
     f3a:	f0 81       	ld	r31, Z
     f3c:	e0 2d       	mov	r30, r0
     f3e:	40 81       	ld	r20, Z
     f40:	21 e0       	ldi	r18, 0x01	; 1
     f42:	30 e0       	ldi	r19, 0x00	; 0
     f44:	b9 01       	movw	r22, r18
     f46:	02 c0       	rjmp	.+4      	; 0xf4c <DIO_s8SETPinDir+0x66>
     f48:	66 0f       	add	r22, r22
     f4a:	77 1f       	adc	r23, r23
     f4c:	8a 95       	dec	r24
     f4e:	e2 f7       	brpl	.-8      	; 0xf48 <DIO_s8SETPinDir+0x62>
     f50:	cb 01       	movw	r24, r22
     f52:	84 2b       	or	r24, r20
     f54:	80 83       	st	Z, r24
     f56:	80 e0       	ldi	r24, 0x00	; 0
     f58:	08 95       	ret
     f5a:	8f ef       	ldi	r24, 0xFF	; 255
     f5c:	08 95       	ret
     f5e:	8f ef       	ldi	r24, 0xFF	; 255
     f60:	08 95       	ret
     f62:	80 e0       	ldi	r24, 0x00	; 0
     f64:	08 95       	ret

00000f66 <DIO_s8SETPinVal>:
     f66:	80 32       	cpi	r24, 0x20	; 32
     f68:	c0 f5       	brcc	.+112    	; 0xfda <DIO_s8SETPinVal+0x74>
     f6a:	62 30       	cpi	r22, 0x02	; 2
     f6c:	c0 f5       	brcc	.+112    	; 0xfde <DIO_s8SETPinVal+0x78>
     f6e:	e8 2f       	mov	r30, r24
     f70:	e6 95       	lsr	r30
     f72:	e6 95       	lsr	r30
     f74:	e6 95       	lsr	r30
     f76:	87 70       	andi	r24, 0x07	; 7
     f78:	61 11       	cpse	r22, r1
     f7a:	17 c0       	rjmp	.+46     	; 0xfaa <DIO_s8SETPinVal+0x44>
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	ee 0f       	add	r30, r30
     f80:	ff 1f       	adc	r31, r31
     f82:	ec 57       	subi	r30, 0x7C	; 124
     f84:	ff 4f       	sbci	r31, 0xFF	; 255
     f86:	01 90       	ld	r0, Z+
     f88:	f0 81       	ld	r31, Z
     f8a:	e0 2d       	mov	r30, r0
     f8c:	40 81       	ld	r20, Z
     f8e:	21 e0       	ldi	r18, 0x01	; 1
     f90:	30 e0       	ldi	r19, 0x00	; 0
     f92:	b9 01       	movw	r22, r18
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <DIO_s8SETPinVal+0x34>
     f96:	66 0f       	add	r22, r22
     f98:	77 1f       	adc	r23, r23
     f9a:	8a 95       	dec	r24
     f9c:	e2 f7       	brpl	.-8      	; 0xf96 <DIO_s8SETPinVal+0x30>
     f9e:	cb 01       	movw	r24, r22
     fa0:	80 95       	com	r24
     fa2:	84 23       	and	r24, r20
     fa4:	80 83       	st	Z, r24
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	08 95       	ret
     faa:	61 30       	cpi	r22, 0x01	; 1
     fac:	d1 f4       	brne	.+52     	; 0xfe2 <DIO_s8SETPinVal+0x7c>
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	ee 0f       	add	r30, r30
     fb2:	ff 1f       	adc	r31, r31
     fb4:	ec 57       	subi	r30, 0x7C	; 124
     fb6:	ff 4f       	sbci	r31, 0xFF	; 255
     fb8:	01 90       	ld	r0, Z+
     fba:	f0 81       	ld	r31, Z
     fbc:	e0 2d       	mov	r30, r0
     fbe:	40 81       	ld	r20, Z
     fc0:	21 e0       	ldi	r18, 0x01	; 1
     fc2:	30 e0       	ldi	r19, 0x00	; 0
     fc4:	b9 01       	movw	r22, r18
     fc6:	02 c0       	rjmp	.+4      	; 0xfcc <DIO_s8SETPinVal+0x66>
     fc8:	66 0f       	add	r22, r22
     fca:	77 1f       	adc	r23, r23
     fcc:	8a 95       	dec	r24
     fce:	e2 f7       	brpl	.-8      	; 0xfc8 <DIO_s8SETPinVal+0x62>
     fd0:	cb 01       	movw	r24, r22
     fd2:	84 2b       	or	r24, r20
     fd4:	80 83       	st	Z, r24
     fd6:	80 e0       	ldi	r24, 0x00	; 0
     fd8:	08 95       	ret
     fda:	8f ef       	ldi	r24, 0xFF	; 255
     fdc:	08 95       	ret
     fde:	8f ef       	ldi	r24, 0xFF	; 255
     fe0:	08 95       	ret
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	08 95       	ret

00000fe6 <DIO_s8GETPinVal>:
Uchar8_t DIO_s8GETPinVal (enu_pin enPinCopy, Uchar8_t* pu8Val)
{
	Uchar8_t errStatus = E_OK;
	Uchar8_t portID;
	Uchar8_t pinID;
	if (enPinCopy < PIN_INVALID)
     fe6:	80 32       	cpi	r24, 0x20	; 32
     fe8:	d8 f4       	brcc	.+54     	; 0x1020 <DIO_s8GETPinVal+0x3a>
	{
		portID = enPinCopy/8;
     fea:	e8 2f       	mov	r30, r24
     fec:	e6 95       	lsr	r30
     fee:	e6 95       	lsr	r30
     ff0:	e6 95       	lsr	r30
		pinID  = enPinCopy%8;
     ff2:	87 70       	andi	r24, 0x07	; 7

		*pu8Val = GET_BIT(*pinReg[portID], pinID);
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	ee 0f       	add	r30, r30
     ff8:	ff 1f       	adc	r31, r31
     ffa:	ec 58       	subi	r30, 0x8C	; 140
     ffc:	ff 4f       	sbci	r31, 0xFF	; 255
     ffe:	01 90       	ld	r0, Z+
    1000:	f0 81       	ld	r31, Z
    1002:	e0 2d       	mov	r30, r0
    1004:	20 81       	ld	r18, Z
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	a9 01       	movw	r20, r18
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <DIO_s8GETPinVal+0x2a>
    100c:	55 95       	asr	r21
    100e:	47 95       	ror	r20
    1010:	8a 95       	dec	r24
    1012:	e2 f7       	brpl	.-8      	; 0x100c <DIO_s8GETPinVal+0x26>
    1014:	ca 01       	movw	r24, r20
    1016:	81 70       	andi	r24, 0x01	; 1
    1018:	fb 01       	movw	r30, r22
    101a:	80 83       	st	Z, r24

}

Uchar8_t DIO_s8GETPinVal (enu_pin enPinCopy, Uchar8_t* pu8Val)
{
	Uchar8_t errStatus = E_OK;
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	08 95       	ret
		*pu8Val = GET_BIT(*pinReg[portID], pinID);

	}
	else
	{
		errStatus = E_NOK;
    1020:	8f ef       	ldi	r24, 0xFF	; 255
	}
	return errStatus;
    1022:	08 95       	ret

00001024 <TIM0_voidInit>:
}


void TIM0_EnableInterrupt(void)
{
	SET_BIT(TIMSK, TIMSK_TOIE0);
    1024:	81 30       	cpi	r24, 0x01	; 1
    1026:	61 f0       	breq	.+24     	; 0x1040 <TIM0_voidInit+0x1c>
    1028:	28 f0       	brcs	.+10     	; 0x1034 <TIM0_voidInit+0x10>
    102a:	82 30       	cpi	r24, 0x02	; 2
    102c:	29 f0       	breq	.+10     	; 0x1038 <TIM0_voidInit+0x14>
    102e:	83 30       	cpi	r24, 0x03	; 3
    1030:	29 f0       	breq	.+10     	; 0x103c <TIM0_voidInit+0x18>
    1032:	0f c0       	rjmp	.+30     	; 0x1052 <TIM0_voidInit+0x2e>
    1034:	20 e0       	ldi	r18, 0x00	; 0
    1036:	05 c0       	rjmp	.+10     	; 0x1042 <TIM0_voidInit+0x1e>
    1038:	28 e0       	ldi	r18, 0x08	; 8
    103a:	03 c0       	rjmp	.+6      	; 0x1042 <TIM0_voidInit+0x1e>
    103c:	28 e4       	ldi	r18, 0x48	; 72
    103e:	01 c0       	rjmp	.+2      	; 0x1042 <TIM0_voidInit+0x1e>
    1040:	20 e4       	ldi	r18, 0x40	; 64
    1042:	93 b7       	in	r25, 0x33	; 51
    1044:	97 7b       	andi	r25, 0xB7	; 183
    1046:	93 bf       	out	0x33, r25	; 51
    1048:	83 b7       	in	r24, 0x33	; 51
    104a:	82 2b       	or	r24, r18
    104c:	83 bf       	out	0x33, r24	; 51
    104e:	80 e0       	ldi	r24, 0x00	; 0
    1050:	08 95       	ret
    1052:	81 e0       	ldi	r24, 0x01	; 1
    1054:	08 95       	ret

00001056 <TIM0_Start>:
    1056:	9f ef       	ldi	r25, 0xFF	; 255
    1058:	98 0f       	add	r25, r24
    105a:	97 30       	cpi	r25, 0x07	; 7
    105c:	40 f4       	brcc	.+16     	; 0x106e <TIM0_Start+0x18>
    105e:	93 b7       	in	r25, 0x33	; 51
    1060:	98 7f       	andi	r25, 0xF8	; 248
    1062:	93 bf       	out	0x33, r25	; 51
    1064:	93 b7       	in	r25, 0x33	; 51
    1066:	89 2b       	or	r24, r25
    1068:	83 bf       	out	0x33, r24	; 51
    106a:	80 e0       	ldi	r24, 0x00	; 0
    106c:	08 95       	ret
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	08 95       	ret

00001072 <TIM0_Stop>:
    1072:	83 b7       	in	r24, 0x33	; 51
    1074:	88 7f       	andi	r24, 0xF8	; 248
    1076:	83 bf       	out	0x33, r24	; 51
    1078:	12 be       	out	0x32, r1	; 50
    107a:	88 b7       	in	r24, 0x38	; 56
    107c:	8e 7f       	andi	r24, 0xFE	; 254
    107e:	88 bf       	out	0x38, r24	; 56
    1080:	08 95       	ret

00001082 <TIM0_SetValue>:
    1082:	82 bf       	out	0x32, r24	; 50
    1084:	08 95       	ret

00001086 <TIM0_GetOVF>:
    1086:	fc 01       	movw	r30, r24
    1088:	89 2b       	or	r24, r25
    108a:	29 f0       	breq	.+10     	; 0x1096 <TIM0_GetOVF+0x10>
    108c:	98 b7       	in	r25, 0x38	; 56
    108e:	91 70       	andi	r25, 0x01	; 1
    1090:	90 83       	st	Z, r25
    1092:	80 e0       	ldi	r24, 0x00	; 0
    1094:	08 95       	ret
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	08 95       	ret

0000109a <TIM0_ClearOVF>:
    109a:	88 b7       	in	r24, 0x38	; 56
    109c:	81 60       	ori	r24, 0x01	; 1
    109e:	88 bf       	out	0x38, r24	; 56
    10a0:	08 95       	ret

000010a2 <TIM0_GetState>:
    10a2:	00 97       	sbiw	r24, 0x00	; 0
    10a4:	61 f0       	breq	.+24     	; 0x10be <TIM0_GetState+0x1c>
    10a6:	03 b6       	in	r0, 0x33	; 51
    10a8:	00 fe       	sbrs	r0, 0
    10aa:	05 c0       	rjmp	.+10     	; 0x10b6 <TIM0_GetState+0x14>
    10ac:	21 e0       	ldi	r18, 0x01	; 1
    10ae:	fc 01       	movw	r30, r24
    10b0:	20 83       	st	Z, r18
    10b2:	80 e0       	ldi	r24, 0x00	; 0
    10b4:	08 95       	ret
    10b6:	fc 01       	movw	r30, r24
    10b8:	10 82       	st	Z, r1
    10ba:	80 e0       	ldi	r24, 0x00	; 0
    10bc:	08 95       	ret
    10be:	81 e0       	ldi	r24, 0x01	; 1
    10c0:	08 95       	ret

000010c2 <TIM0_DisableInterrupt>:
}

void TIM0_DisableInterrupt(void)
{
	CLEAR_BIT(TIMSK, TIMSK_TOIE0);
    10c2:	89 b7       	in	r24, 0x39	; 57
    10c4:	8e 7f       	andi	r24, 0xFE	; 254
    10c6:	89 bf       	out	0x39, r24	; 57
    10c8:	08 95       	ret

000010ca <__subsf3>:
    10ca:	50 58       	subi	r21, 0x80	; 128

000010cc <__addsf3>:
    10cc:	bb 27       	eor	r27, r27
    10ce:	aa 27       	eor	r26, r26
    10d0:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__addsf3x>
    10d4:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__fp_round>
    10d8:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fp_pscA>
    10dc:	38 f0       	brcs	.+14     	; 0x10ec <__addsf3+0x20>
    10de:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <__fp_pscB>
    10e2:	20 f0       	brcs	.+8      	; 0x10ec <__addsf3+0x20>
    10e4:	39 f4       	brne	.+14     	; 0x10f4 <__addsf3+0x28>
    10e6:	9f 3f       	cpi	r25, 0xFF	; 255
    10e8:	19 f4       	brne	.+6      	; 0x10f0 <__addsf3+0x24>
    10ea:	26 f4       	brtc	.+8      	; 0x10f4 <__addsf3+0x28>
    10ec:	0c 94 df 09 	jmp	0x13be	; 0x13be <__fp_nan>
    10f0:	0e f4       	brtc	.+2      	; 0x10f4 <__addsf3+0x28>
    10f2:	e0 95       	com	r30
    10f4:	e7 fb       	bst	r30, 7
    10f6:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__fp_inf>

000010fa <__addsf3x>:
    10fa:	e9 2f       	mov	r30, r25
    10fc:	0e 94 01 0a 	call	0x1402	; 0x1402 <__fp_split3>
    1100:	58 f3       	brcs	.-42     	; 0x10d8 <__addsf3+0xc>
    1102:	ba 17       	cp	r27, r26
    1104:	62 07       	cpc	r22, r18
    1106:	73 07       	cpc	r23, r19
    1108:	84 07       	cpc	r24, r20
    110a:	95 07       	cpc	r25, r21
    110c:	20 f0       	brcs	.+8      	; 0x1116 <__addsf3x+0x1c>
    110e:	79 f4       	brne	.+30     	; 0x112e <__addsf3x+0x34>
    1110:	a6 f5       	brtc	.+104    	; 0x117a <__addsf3x+0x80>
    1112:	0c 94 23 0a 	jmp	0x1446	; 0x1446 <__fp_zero>
    1116:	0e f4       	brtc	.+2      	; 0x111a <__addsf3x+0x20>
    1118:	e0 95       	com	r30
    111a:	0b 2e       	mov	r0, r27
    111c:	ba 2f       	mov	r27, r26
    111e:	a0 2d       	mov	r26, r0
    1120:	0b 01       	movw	r0, r22
    1122:	b9 01       	movw	r22, r18
    1124:	90 01       	movw	r18, r0
    1126:	0c 01       	movw	r0, r24
    1128:	ca 01       	movw	r24, r20
    112a:	a0 01       	movw	r20, r0
    112c:	11 24       	eor	r1, r1
    112e:	ff 27       	eor	r31, r31
    1130:	59 1b       	sub	r21, r25
    1132:	99 f0       	breq	.+38     	; 0x115a <__addsf3x+0x60>
    1134:	59 3f       	cpi	r21, 0xF9	; 249
    1136:	50 f4       	brcc	.+20     	; 0x114c <__addsf3x+0x52>
    1138:	50 3e       	cpi	r21, 0xE0	; 224
    113a:	68 f1       	brcs	.+90     	; 0x1196 <__addsf3x+0x9c>
    113c:	1a 16       	cp	r1, r26
    113e:	f0 40       	sbci	r31, 0x00	; 0
    1140:	a2 2f       	mov	r26, r18
    1142:	23 2f       	mov	r18, r19
    1144:	34 2f       	mov	r19, r20
    1146:	44 27       	eor	r20, r20
    1148:	58 5f       	subi	r21, 0xF8	; 248
    114a:	f3 cf       	rjmp	.-26     	; 0x1132 <__addsf3x+0x38>
    114c:	46 95       	lsr	r20
    114e:	37 95       	ror	r19
    1150:	27 95       	ror	r18
    1152:	a7 95       	ror	r26
    1154:	f0 40       	sbci	r31, 0x00	; 0
    1156:	53 95       	inc	r21
    1158:	c9 f7       	brne	.-14     	; 0x114c <__addsf3x+0x52>
    115a:	7e f4       	brtc	.+30     	; 0x117a <__addsf3x+0x80>
    115c:	1f 16       	cp	r1, r31
    115e:	ba 0b       	sbc	r27, r26
    1160:	62 0b       	sbc	r22, r18
    1162:	73 0b       	sbc	r23, r19
    1164:	84 0b       	sbc	r24, r20
    1166:	ba f0       	brmi	.+46     	; 0x1196 <__addsf3x+0x9c>
    1168:	91 50       	subi	r25, 0x01	; 1
    116a:	a1 f0       	breq	.+40     	; 0x1194 <__addsf3x+0x9a>
    116c:	ff 0f       	add	r31, r31
    116e:	bb 1f       	adc	r27, r27
    1170:	66 1f       	adc	r22, r22
    1172:	77 1f       	adc	r23, r23
    1174:	88 1f       	adc	r24, r24
    1176:	c2 f7       	brpl	.-16     	; 0x1168 <__addsf3x+0x6e>
    1178:	0e c0       	rjmp	.+28     	; 0x1196 <__addsf3x+0x9c>
    117a:	ba 0f       	add	r27, r26
    117c:	62 1f       	adc	r22, r18
    117e:	73 1f       	adc	r23, r19
    1180:	84 1f       	adc	r24, r20
    1182:	48 f4       	brcc	.+18     	; 0x1196 <__addsf3x+0x9c>
    1184:	87 95       	ror	r24
    1186:	77 95       	ror	r23
    1188:	67 95       	ror	r22
    118a:	b7 95       	ror	r27
    118c:	f7 95       	ror	r31
    118e:	9e 3f       	cpi	r25, 0xFE	; 254
    1190:	08 f0       	brcs	.+2      	; 0x1194 <__addsf3x+0x9a>
    1192:	b0 cf       	rjmp	.-160    	; 0x10f4 <__addsf3+0x28>
    1194:	93 95       	inc	r25
    1196:	88 0f       	add	r24, r24
    1198:	08 f0       	brcs	.+2      	; 0x119c <__addsf3x+0xa2>
    119a:	99 27       	eor	r25, r25
    119c:	ee 0f       	add	r30, r30
    119e:	97 95       	ror	r25
    11a0:	87 95       	ror	r24
    11a2:	08 95       	ret

000011a4 <__cmpsf2>:
    11a4:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_cmp>
    11a8:	08 f4       	brcc	.+2      	; 0x11ac <__cmpsf2+0x8>
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	08 95       	ret

000011ae <__divsf3>:
    11ae:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <__divsf3x>
    11b2:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__fp_round>
    11b6:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <__fp_pscB>
    11ba:	58 f0       	brcs	.+22     	; 0x11d2 <__divsf3+0x24>
    11bc:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fp_pscA>
    11c0:	40 f0       	brcs	.+16     	; 0x11d2 <__divsf3+0x24>
    11c2:	29 f4       	brne	.+10     	; 0x11ce <__divsf3+0x20>
    11c4:	5f 3f       	cpi	r21, 0xFF	; 255
    11c6:	29 f0       	breq	.+10     	; 0x11d2 <__divsf3+0x24>
    11c8:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__fp_inf>
    11cc:	51 11       	cpse	r21, r1
    11ce:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <__fp_szero>
    11d2:	0c 94 df 09 	jmp	0x13be	; 0x13be <__fp_nan>

000011d6 <__divsf3x>:
    11d6:	0e 94 01 0a 	call	0x1402	; 0x1402 <__fp_split3>
    11da:	68 f3       	brcs	.-38     	; 0x11b6 <__divsf3+0x8>

000011dc <__divsf3_pse>:
    11dc:	99 23       	and	r25, r25
    11de:	b1 f3       	breq	.-20     	; 0x11cc <__divsf3+0x1e>
    11e0:	55 23       	and	r21, r21
    11e2:	91 f3       	breq	.-28     	; 0x11c8 <__divsf3+0x1a>
    11e4:	95 1b       	sub	r25, r21
    11e6:	55 0b       	sbc	r21, r21
    11e8:	bb 27       	eor	r27, r27
    11ea:	aa 27       	eor	r26, r26
    11ec:	62 17       	cp	r22, r18
    11ee:	73 07       	cpc	r23, r19
    11f0:	84 07       	cpc	r24, r20
    11f2:	38 f0       	brcs	.+14     	; 0x1202 <__divsf3_pse+0x26>
    11f4:	9f 5f       	subi	r25, 0xFF	; 255
    11f6:	5f 4f       	sbci	r21, 0xFF	; 255
    11f8:	22 0f       	add	r18, r18
    11fa:	33 1f       	adc	r19, r19
    11fc:	44 1f       	adc	r20, r20
    11fe:	aa 1f       	adc	r26, r26
    1200:	a9 f3       	breq	.-22     	; 0x11ec <__divsf3_pse+0x10>
    1202:	35 d0       	rcall	.+106    	; 0x126e <__divsf3_pse+0x92>
    1204:	0e 2e       	mov	r0, r30
    1206:	3a f0       	brmi	.+14     	; 0x1216 <__divsf3_pse+0x3a>
    1208:	e0 e8       	ldi	r30, 0x80	; 128
    120a:	32 d0       	rcall	.+100    	; 0x1270 <__divsf3_pse+0x94>
    120c:	91 50       	subi	r25, 0x01	; 1
    120e:	50 40       	sbci	r21, 0x00	; 0
    1210:	e6 95       	lsr	r30
    1212:	00 1c       	adc	r0, r0
    1214:	ca f7       	brpl	.-14     	; 0x1208 <__divsf3_pse+0x2c>
    1216:	2b d0       	rcall	.+86     	; 0x126e <__divsf3_pse+0x92>
    1218:	fe 2f       	mov	r31, r30
    121a:	29 d0       	rcall	.+82     	; 0x126e <__divsf3_pse+0x92>
    121c:	66 0f       	add	r22, r22
    121e:	77 1f       	adc	r23, r23
    1220:	88 1f       	adc	r24, r24
    1222:	bb 1f       	adc	r27, r27
    1224:	26 17       	cp	r18, r22
    1226:	37 07       	cpc	r19, r23
    1228:	48 07       	cpc	r20, r24
    122a:	ab 07       	cpc	r26, r27
    122c:	b0 e8       	ldi	r27, 0x80	; 128
    122e:	09 f0       	breq	.+2      	; 0x1232 <__divsf3_pse+0x56>
    1230:	bb 0b       	sbc	r27, r27
    1232:	80 2d       	mov	r24, r0
    1234:	bf 01       	movw	r22, r30
    1236:	ff 27       	eor	r31, r31
    1238:	93 58       	subi	r25, 0x83	; 131
    123a:	5f 4f       	sbci	r21, 0xFF	; 255
    123c:	3a f0       	brmi	.+14     	; 0x124c <__divsf3_pse+0x70>
    123e:	9e 3f       	cpi	r25, 0xFE	; 254
    1240:	51 05       	cpc	r21, r1
    1242:	78 f0       	brcs	.+30     	; 0x1262 <__divsf3_pse+0x86>
    1244:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__fp_inf>
    1248:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <__fp_szero>
    124c:	5f 3f       	cpi	r21, 0xFF	; 255
    124e:	e4 f3       	brlt	.-8      	; 0x1248 <__divsf3_pse+0x6c>
    1250:	98 3e       	cpi	r25, 0xE8	; 232
    1252:	d4 f3       	brlt	.-12     	; 0x1248 <__divsf3_pse+0x6c>
    1254:	86 95       	lsr	r24
    1256:	77 95       	ror	r23
    1258:	67 95       	ror	r22
    125a:	b7 95       	ror	r27
    125c:	f7 95       	ror	r31
    125e:	9f 5f       	subi	r25, 0xFF	; 255
    1260:	c9 f7       	brne	.-14     	; 0x1254 <__divsf3_pse+0x78>
    1262:	88 0f       	add	r24, r24
    1264:	91 1d       	adc	r25, r1
    1266:	96 95       	lsr	r25
    1268:	87 95       	ror	r24
    126a:	97 f9       	bld	r25, 7
    126c:	08 95       	ret
    126e:	e1 e0       	ldi	r30, 0x01	; 1
    1270:	66 0f       	add	r22, r22
    1272:	77 1f       	adc	r23, r23
    1274:	88 1f       	adc	r24, r24
    1276:	bb 1f       	adc	r27, r27
    1278:	62 17       	cp	r22, r18
    127a:	73 07       	cpc	r23, r19
    127c:	84 07       	cpc	r24, r20
    127e:	ba 07       	cpc	r27, r26
    1280:	20 f0       	brcs	.+8      	; 0x128a <__divsf3_pse+0xae>
    1282:	62 1b       	sub	r22, r18
    1284:	73 0b       	sbc	r23, r19
    1286:	84 0b       	sbc	r24, r20
    1288:	ba 0b       	sbc	r27, r26
    128a:	ee 1f       	adc	r30, r30
    128c:	88 f7       	brcc	.-30     	; 0x1270 <__divsf3_pse+0x94>
    128e:	e0 95       	com	r30
    1290:	08 95       	ret

00001292 <__fixunssfsi>:
    1292:	0e 94 09 0a 	call	0x1412	; 0x1412 <__fp_splitA>
    1296:	88 f0       	brcs	.+34     	; 0x12ba <__fixunssfsi+0x28>
    1298:	9f 57       	subi	r25, 0x7F	; 127
    129a:	98 f0       	brcs	.+38     	; 0x12c2 <__fixunssfsi+0x30>
    129c:	b9 2f       	mov	r27, r25
    129e:	99 27       	eor	r25, r25
    12a0:	b7 51       	subi	r27, 0x17	; 23
    12a2:	b0 f0       	brcs	.+44     	; 0x12d0 <__fixunssfsi+0x3e>
    12a4:	e1 f0       	breq	.+56     	; 0x12de <__fixunssfsi+0x4c>
    12a6:	66 0f       	add	r22, r22
    12a8:	77 1f       	adc	r23, r23
    12aa:	88 1f       	adc	r24, r24
    12ac:	99 1f       	adc	r25, r25
    12ae:	1a f0       	brmi	.+6      	; 0x12b6 <__fixunssfsi+0x24>
    12b0:	ba 95       	dec	r27
    12b2:	c9 f7       	brne	.-14     	; 0x12a6 <__fixunssfsi+0x14>
    12b4:	14 c0       	rjmp	.+40     	; 0x12de <__fixunssfsi+0x4c>
    12b6:	b1 30       	cpi	r27, 0x01	; 1
    12b8:	91 f0       	breq	.+36     	; 0x12de <__fixunssfsi+0x4c>
    12ba:	0e 94 23 0a 	call	0x1446	; 0x1446 <__fp_zero>
    12be:	b1 e0       	ldi	r27, 0x01	; 1
    12c0:	08 95       	ret
    12c2:	0c 94 23 0a 	jmp	0x1446	; 0x1446 <__fp_zero>
    12c6:	67 2f       	mov	r22, r23
    12c8:	78 2f       	mov	r23, r24
    12ca:	88 27       	eor	r24, r24
    12cc:	b8 5f       	subi	r27, 0xF8	; 248
    12ce:	39 f0       	breq	.+14     	; 0x12de <__fixunssfsi+0x4c>
    12d0:	b9 3f       	cpi	r27, 0xF9	; 249
    12d2:	cc f3       	brlt	.-14     	; 0x12c6 <__fixunssfsi+0x34>
    12d4:	86 95       	lsr	r24
    12d6:	77 95       	ror	r23
    12d8:	67 95       	ror	r22
    12da:	b3 95       	inc	r27
    12dc:	d9 f7       	brne	.-10     	; 0x12d4 <__fixunssfsi+0x42>
    12de:	3e f4       	brtc	.+14     	; 0x12ee <__fixunssfsi+0x5c>
    12e0:	90 95       	com	r25
    12e2:	80 95       	com	r24
    12e4:	70 95       	com	r23
    12e6:	61 95       	neg	r22
    12e8:	7f 4f       	sbci	r23, 0xFF	; 255
    12ea:	8f 4f       	sbci	r24, 0xFF	; 255
    12ec:	9f 4f       	sbci	r25, 0xFF	; 255
    12ee:	08 95       	ret

000012f0 <__floatunsisf>:
    12f0:	e8 94       	clt
    12f2:	09 c0       	rjmp	.+18     	; 0x1306 <__floatsisf+0x12>

000012f4 <__floatsisf>:
    12f4:	97 fb       	bst	r25, 7
    12f6:	3e f4       	brtc	.+14     	; 0x1306 <__floatsisf+0x12>
    12f8:	90 95       	com	r25
    12fa:	80 95       	com	r24
    12fc:	70 95       	com	r23
    12fe:	61 95       	neg	r22
    1300:	7f 4f       	sbci	r23, 0xFF	; 255
    1302:	8f 4f       	sbci	r24, 0xFF	; 255
    1304:	9f 4f       	sbci	r25, 0xFF	; 255
    1306:	99 23       	and	r25, r25
    1308:	a9 f0       	breq	.+42     	; 0x1334 <__floatsisf+0x40>
    130a:	f9 2f       	mov	r31, r25
    130c:	96 e9       	ldi	r25, 0x96	; 150
    130e:	bb 27       	eor	r27, r27
    1310:	93 95       	inc	r25
    1312:	f6 95       	lsr	r31
    1314:	87 95       	ror	r24
    1316:	77 95       	ror	r23
    1318:	67 95       	ror	r22
    131a:	b7 95       	ror	r27
    131c:	f1 11       	cpse	r31, r1
    131e:	f8 cf       	rjmp	.-16     	; 0x1310 <__floatsisf+0x1c>
    1320:	fa f4       	brpl	.+62     	; 0x1360 <__floatsisf+0x6c>
    1322:	bb 0f       	add	r27, r27
    1324:	11 f4       	brne	.+4      	; 0x132a <__floatsisf+0x36>
    1326:	60 ff       	sbrs	r22, 0
    1328:	1b c0       	rjmp	.+54     	; 0x1360 <__floatsisf+0x6c>
    132a:	6f 5f       	subi	r22, 0xFF	; 255
    132c:	7f 4f       	sbci	r23, 0xFF	; 255
    132e:	8f 4f       	sbci	r24, 0xFF	; 255
    1330:	9f 4f       	sbci	r25, 0xFF	; 255
    1332:	16 c0       	rjmp	.+44     	; 0x1360 <__floatsisf+0x6c>
    1334:	88 23       	and	r24, r24
    1336:	11 f0       	breq	.+4      	; 0x133c <__floatsisf+0x48>
    1338:	96 e9       	ldi	r25, 0x96	; 150
    133a:	11 c0       	rjmp	.+34     	; 0x135e <__floatsisf+0x6a>
    133c:	77 23       	and	r23, r23
    133e:	21 f0       	breq	.+8      	; 0x1348 <__floatsisf+0x54>
    1340:	9e e8       	ldi	r25, 0x8E	; 142
    1342:	87 2f       	mov	r24, r23
    1344:	76 2f       	mov	r23, r22
    1346:	05 c0       	rjmp	.+10     	; 0x1352 <__floatsisf+0x5e>
    1348:	66 23       	and	r22, r22
    134a:	71 f0       	breq	.+28     	; 0x1368 <__floatsisf+0x74>
    134c:	96 e8       	ldi	r25, 0x86	; 134
    134e:	86 2f       	mov	r24, r22
    1350:	70 e0       	ldi	r23, 0x00	; 0
    1352:	60 e0       	ldi	r22, 0x00	; 0
    1354:	2a f0       	brmi	.+10     	; 0x1360 <__floatsisf+0x6c>
    1356:	9a 95       	dec	r25
    1358:	66 0f       	add	r22, r22
    135a:	77 1f       	adc	r23, r23
    135c:	88 1f       	adc	r24, r24
    135e:	da f7       	brpl	.-10     	; 0x1356 <__floatsisf+0x62>
    1360:	88 0f       	add	r24, r24
    1362:	96 95       	lsr	r25
    1364:	87 95       	ror	r24
    1366:	97 f9       	bld	r25, 7
    1368:	08 95       	ret

0000136a <__fp_cmp>:
    136a:	99 0f       	add	r25, r25
    136c:	00 08       	sbc	r0, r0
    136e:	55 0f       	add	r21, r21
    1370:	aa 0b       	sbc	r26, r26
    1372:	e0 e8       	ldi	r30, 0x80	; 128
    1374:	fe ef       	ldi	r31, 0xFE	; 254
    1376:	16 16       	cp	r1, r22
    1378:	17 06       	cpc	r1, r23
    137a:	e8 07       	cpc	r30, r24
    137c:	f9 07       	cpc	r31, r25
    137e:	c0 f0       	brcs	.+48     	; 0x13b0 <__fp_cmp+0x46>
    1380:	12 16       	cp	r1, r18
    1382:	13 06       	cpc	r1, r19
    1384:	e4 07       	cpc	r30, r20
    1386:	f5 07       	cpc	r31, r21
    1388:	98 f0       	brcs	.+38     	; 0x13b0 <__fp_cmp+0x46>
    138a:	62 1b       	sub	r22, r18
    138c:	73 0b       	sbc	r23, r19
    138e:	84 0b       	sbc	r24, r20
    1390:	95 0b       	sbc	r25, r21
    1392:	39 f4       	brne	.+14     	; 0x13a2 <__fp_cmp+0x38>
    1394:	0a 26       	eor	r0, r26
    1396:	61 f0       	breq	.+24     	; 0x13b0 <__fp_cmp+0x46>
    1398:	23 2b       	or	r18, r19
    139a:	24 2b       	or	r18, r20
    139c:	25 2b       	or	r18, r21
    139e:	21 f4       	brne	.+8      	; 0x13a8 <__fp_cmp+0x3e>
    13a0:	08 95       	ret
    13a2:	0a 26       	eor	r0, r26
    13a4:	09 f4       	brne	.+2      	; 0x13a8 <__fp_cmp+0x3e>
    13a6:	a1 40       	sbci	r26, 0x01	; 1
    13a8:	a6 95       	lsr	r26
    13aa:	8f ef       	ldi	r24, 0xFF	; 255
    13ac:	81 1d       	adc	r24, r1
    13ae:	81 1d       	adc	r24, r1
    13b0:	08 95       	ret

000013b2 <__fp_inf>:
    13b2:	97 f9       	bld	r25, 7
    13b4:	9f 67       	ori	r25, 0x7F	; 127
    13b6:	80 e8       	ldi	r24, 0x80	; 128
    13b8:	70 e0       	ldi	r23, 0x00	; 0
    13ba:	60 e0       	ldi	r22, 0x00	; 0
    13bc:	08 95       	ret

000013be <__fp_nan>:
    13be:	9f ef       	ldi	r25, 0xFF	; 255
    13c0:	80 ec       	ldi	r24, 0xC0	; 192
    13c2:	08 95       	ret

000013c4 <__fp_pscA>:
    13c4:	00 24       	eor	r0, r0
    13c6:	0a 94       	dec	r0
    13c8:	16 16       	cp	r1, r22
    13ca:	17 06       	cpc	r1, r23
    13cc:	18 06       	cpc	r1, r24
    13ce:	09 06       	cpc	r0, r25
    13d0:	08 95       	ret

000013d2 <__fp_pscB>:
    13d2:	00 24       	eor	r0, r0
    13d4:	0a 94       	dec	r0
    13d6:	12 16       	cp	r1, r18
    13d8:	13 06       	cpc	r1, r19
    13da:	14 06       	cpc	r1, r20
    13dc:	05 06       	cpc	r0, r21
    13de:	08 95       	ret

000013e0 <__fp_round>:
    13e0:	09 2e       	mov	r0, r25
    13e2:	03 94       	inc	r0
    13e4:	00 0c       	add	r0, r0
    13e6:	11 f4       	brne	.+4      	; 0x13ec <__fp_round+0xc>
    13e8:	88 23       	and	r24, r24
    13ea:	52 f0       	brmi	.+20     	; 0x1400 <__fp_round+0x20>
    13ec:	bb 0f       	add	r27, r27
    13ee:	40 f4       	brcc	.+16     	; 0x1400 <__fp_round+0x20>
    13f0:	bf 2b       	or	r27, r31
    13f2:	11 f4       	brne	.+4      	; 0x13f8 <__fp_round+0x18>
    13f4:	60 ff       	sbrs	r22, 0
    13f6:	04 c0       	rjmp	.+8      	; 0x1400 <__fp_round+0x20>
    13f8:	6f 5f       	subi	r22, 0xFF	; 255
    13fa:	7f 4f       	sbci	r23, 0xFF	; 255
    13fc:	8f 4f       	sbci	r24, 0xFF	; 255
    13fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1400:	08 95       	ret

00001402 <__fp_split3>:
    1402:	57 fd       	sbrc	r21, 7
    1404:	90 58       	subi	r25, 0x80	; 128
    1406:	44 0f       	add	r20, r20
    1408:	55 1f       	adc	r21, r21
    140a:	59 f0       	breq	.+22     	; 0x1422 <__fp_splitA+0x10>
    140c:	5f 3f       	cpi	r21, 0xFF	; 255
    140e:	71 f0       	breq	.+28     	; 0x142c <__fp_splitA+0x1a>
    1410:	47 95       	ror	r20

00001412 <__fp_splitA>:
    1412:	88 0f       	add	r24, r24
    1414:	97 fb       	bst	r25, 7
    1416:	99 1f       	adc	r25, r25
    1418:	61 f0       	breq	.+24     	; 0x1432 <__fp_splitA+0x20>
    141a:	9f 3f       	cpi	r25, 0xFF	; 255
    141c:	79 f0       	breq	.+30     	; 0x143c <__fp_splitA+0x2a>
    141e:	87 95       	ror	r24
    1420:	08 95       	ret
    1422:	12 16       	cp	r1, r18
    1424:	13 06       	cpc	r1, r19
    1426:	14 06       	cpc	r1, r20
    1428:	55 1f       	adc	r21, r21
    142a:	f2 cf       	rjmp	.-28     	; 0x1410 <__fp_split3+0xe>
    142c:	46 95       	lsr	r20
    142e:	f1 df       	rcall	.-30     	; 0x1412 <__fp_splitA>
    1430:	08 c0       	rjmp	.+16     	; 0x1442 <__fp_splitA+0x30>
    1432:	16 16       	cp	r1, r22
    1434:	17 06       	cpc	r1, r23
    1436:	18 06       	cpc	r1, r24
    1438:	99 1f       	adc	r25, r25
    143a:	f1 cf       	rjmp	.-30     	; 0x141e <__fp_splitA+0xc>
    143c:	86 95       	lsr	r24
    143e:	71 05       	cpc	r23, r1
    1440:	61 05       	cpc	r22, r1
    1442:	08 94       	sec
    1444:	08 95       	ret

00001446 <__fp_zero>:
    1446:	e8 94       	clt

00001448 <__fp_szero>:
    1448:	bb 27       	eor	r27, r27
    144a:	66 27       	eor	r22, r22
    144c:	77 27       	eor	r23, r23
    144e:	cb 01       	movw	r24, r22
    1450:	97 f9       	bld	r25, 7
    1452:	08 95       	ret

00001454 <__gesf2>:
    1454:	0e 94 b5 09 	call	0x136a	; 0x136a <__fp_cmp>
    1458:	08 f4       	brcc	.+2      	; 0x145c <__gesf2+0x8>
    145a:	8f ef       	ldi	r24, 0xFF	; 255
    145c:	08 95       	ret

0000145e <__mulsf3>:
    145e:	0e 94 42 0a 	call	0x1484	; 0x1484 <__mulsf3x>
    1462:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__fp_round>
    1466:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fp_pscA>
    146a:	38 f0       	brcs	.+14     	; 0x147a <__mulsf3+0x1c>
    146c:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <__fp_pscB>
    1470:	20 f0       	brcs	.+8      	; 0x147a <__mulsf3+0x1c>
    1472:	95 23       	and	r25, r21
    1474:	11 f0       	breq	.+4      	; 0x147a <__mulsf3+0x1c>
    1476:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__fp_inf>
    147a:	0c 94 df 09 	jmp	0x13be	; 0x13be <__fp_nan>
    147e:	11 24       	eor	r1, r1
    1480:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <__fp_szero>

00001484 <__mulsf3x>:
    1484:	0e 94 01 0a 	call	0x1402	; 0x1402 <__fp_split3>
    1488:	70 f3       	brcs	.-36     	; 0x1466 <__mulsf3+0x8>

0000148a <__mulsf3_pse>:
    148a:	95 9f       	mul	r25, r21
    148c:	c1 f3       	breq	.-16     	; 0x147e <__mulsf3+0x20>
    148e:	95 0f       	add	r25, r21
    1490:	50 e0       	ldi	r21, 0x00	; 0
    1492:	55 1f       	adc	r21, r21
    1494:	62 9f       	mul	r22, r18
    1496:	f0 01       	movw	r30, r0
    1498:	72 9f       	mul	r23, r18
    149a:	bb 27       	eor	r27, r27
    149c:	f0 0d       	add	r31, r0
    149e:	b1 1d       	adc	r27, r1
    14a0:	63 9f       	mul	r22, r19
    14a2:	aa 27       	eor	r26, r26
    14a4:	f0 0d       	add	r31, r0
    14a6:	b1 1d       	adc	r27, r1
    14a8:	aa 1f       	adc	r26, r26
    14aa:	64 9f       	mul	r22, r20
    14ac:	66 27       	eor	r22, r22
    14ae:	b0 0d       	add	r27, r0
    14b0:	a1 1d       	adc	r26, r1
    14b2:	66 1f       	adc	r22, r22
    14b4:	82 9f       	mul	r24, r18
    14b6:	22 27       	eor	r18, r18
    14b8:	b0 0d       	add	r27, r0
    14ba:	a1 1d       	adc	r26, r1
    14bc:	62 1f       	adc	r22, r18
    14be:	73 9f       	mul	r23, r19
    14c0:	b0 0d       	add	r27, r0
    14c2:	a1 1d       	adc	r26, r1
    14c4:	62 1f       	adc	r22, r18
    14c6:	83 9f       	mul	r24, r19
    14c8:	a0 0d       	add	r26, r0
    14ca:	61 1d       	adc	r22, r1
    14cc:	22 1f       	adc	r18, r18
    14ce:	74 9f       	mul	r23, r20
    14d0:	33 27       	eor	r19, r19
    14d2:	a0 0d       	add	r26, r0
    14d4:	61 1d       	adc	r22, r1
    14d6:	23 1f       	adc	r18, r19
    14d8:	84 9f       	mul	r24, r20
    14da:	60 0d       	add	r22, r0
    14dc:	21 1d       	adc	r18, r1
    14de:	82 2f       	mov	r24, r18
    14e0:	76 2f       	mov	r23, r22
    14e2:	6a 2f       	mov	r22, r26
    14e4:	11 24       	eor	r1, r1
    14e6:	9f 57       	subi	r25, 0x7F	; 127
    14e8:	50 40       	sbci	r21, 0x00	; 0
    14ea:	9a f0       	brmi	.+38     	; 0x1512 <__mulsf3_pse+0x88>
    14ec:	f1 f0       	breq	.+60     	; 0x152a <__mulsf3_pse+0xa0>
    14ee:	88 23       	and	r24, r24
    14f0:	4a f0       	brmi	.+18     	; 0x1504 <__mulsf3_pse+0x7a>
    14f2:	ee 0f       	add	r30, r30
    14f4:	ff 1f       	adc	r31, r31
    14f6:	bb 1f       	adc	r27, r27
    14f8:	66 1f       	adc	r22, r22
    14fa:	77 1f       	adc	r23, r23
    14fc:	88 1f       	adc	r24, r24
    14fe:	91 50       	subi	r25, 0x01	; 1
    1500:	50 40       	sbci	r21, 0x00	; 0
    1502:	a9 f7       	brne	.-22     	; 0x14ee <__mulsf3_pse+0x64>
    1504:	9e 3f       	cpi	r25, 0xFE	; 254
    1506:	51 05       	cpc	r21, r1
    1508:	80 f0       	brcs	.+32     	; 0x152a <__mulsf3_pse+0xa0>
    150a:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__fp_inf>
    150e:	0c 94 24 0a 	jmp	0x1448	; 0x1448 <__fp_szero>
    1512:	5f 3f       	cpi	r21, 0xFF	; 255
    1514:	e4 f3       	brlt	.-8      	; 0x150e <__mulsf3_pse+0x84>
    1516:	98 3e       	cpi	r25, 0xE8	; 232
    1518:	d4 f3       	brlt	.-12     	; 0x150e <__mulsf3_pse+0x84>
    151a:	86 95       	lsr	r24
    151c:	77 95       	ror	r23
    151e:	67 95       	ror	r22
    1520:	b7 95       	ror	r27
    1522:	f7 95       	ror	r31
    1524:	e7 95       	ror	r30
    1526:	9f 5f       	subi	r25, 0xFF	; 255
    1528:	c1 f7       	brne	.-16     	; 0x151a <__mulsf3_pse+0x90>
    152a:	fe 2b       	or	r31, r30
    152c:	88 0f       	add	r24, r24
    152e:	91 1d       	adc	r25, r1
    1530:	96 95       	lsr	r25
    1532:	87 95       	ror	r24
    1534:	97 f9       	bld	r25, 7
    1536:	08 95       	ret

00001538 <__mulsi3>:
    1538:	db 01       	movw	r26, r22
    153a:	8f 93       	push	r24
    153c:	9f 93       	push	r25
    153e:	0e 94 b2 0a 	call	0x1564	; 0x1564 <__muluhisi3>
    1542:	bf 91       	pop	r27
    1544:	af 91       	pop	r26
    1546:	a2 9f       	mul	r26, r18
    1548:	80 0d       	add	r24, r0
    154a:	91 1d       	adc	r25, r1
    154c:	a3 9f       	mul	r26, r19
    154e:	90 0d       	add	r25, r0
    1550:	b2 9f       	mul	r27, r18
    1552:	90 0d       	add	r25, r0
    1554:	11 24       	eor	r1, r1
    1556:	08 95       	ret

00001558 <__tablejump2__>:
    1558:	ee 0f       	add	r30, r30
    155a:	ff 1f       	adc	r31, r31
    155c:	05 90       	lpm	r0, Z+
    155e:	f4 91       	lpm	r31, Z
    1560:	e0 2d       	mov	r30, r0
    1562:	09 94       	ijmp

00001564 <__muluhisi3>:
    1564:	0e 94 bd 0a 	call	0x157a	; 0x157a <__umulhisi3>
    1568:	a5 9f       	mul	r26, r21
    156a:	90 0d       	add	r25, r0
    156c:	b4 9f       	mul	r27, r20
    156e:	90 0d       	add	r25, r0
    1570:	a4 9f       	mul	r26, r20
    1572:	80 0d       	add	r24, r0
    1574:	91 1d       	adc	r25, r1
    1576:	11 24       	eor	r1, r1
    1578:	08 95       	ret

0000157a <__umulhisi3>:
    157a:	a2 9f       	mul	r26, r18
    157c:	b0 01       	movw	r22, r0
    157e:	b3 9f       	mul	r27, r19
    1580:	c0 01       	movw	r24, r0
    1582:	a3 9f       	mul	r26, r19
    1584:	70 0d       	add	r23, r0
    1586:	81 1d       	adc	r24, r1
    1588:	11 24       	eor	r1, r1
    158a:	91 1d       	adc	r25, r1
    158c:	b2 9f       	mul	r27, r18
    158e:	70 0d       	add	r23, r0
    1590:	81 1d       	adc	r24, r1
    1592:	11 24       	eor	r1, r1
    1594:	91 1d       	adc	r25, r1
    1596:	08 95       	ret

00001598 <__itoa_ncheck>:
    1598:	bb 27       	eor	r27, r27
    159a:	4a 30       	cpi	r20, 0x0A	; 10
    159c:	31 f4       	brne	.+12     	; 0x15aa <__itoa_ncheck+0x12>
    159e:	99 23       	and	r25, r25
    15a0:	22 f4       	brpl	.+8      	; 0x15aa <__itoa_ncheck+0x12>
    15a2:	bd e2       	ldi	r27, 0x2D	; 45
    15a4:	90 95       	com	r25
    15a6:	81 95       	neg	r24
    15a8:	9f 4f       	sbci	r25, 0xFF	; 255
    15aa:	0c 94 d8 0a 	jmp	0x15b0	; 0x15b0 <__utoa_common>

000015ae <__utoa_ncheck>:
    15ae:	bb 27       	eor	r27, r27

000015b0 <__utoa_common>:
    15b0:	fb 01       	movw	r30, r22
    15b2:	55 27       	eor	r21, r21
    15b4:	aa 27       	eor	r26, r26
    15b6:	88 0f       	add	r24, r24
    15b8:	99 1f       	adc	r25, r25
    15ba:	aa 1f       	adc	r26, r26
    15bc:	a4 17       	cp	r26, r20
    15be:	10 f0       	brcs	.+4      	; 0x15c4 <__utoa_common+0x14>
    15c0:	a4 1b       	sub	r26, r20
    15c2:	83 95       	inc	r24
    15c4:	50 51       	subi	r21, 0x10	; 16
    15c6:	b9 f7       	brne	.-18     	; 0x15b6 <__utoa_common+0x6>
    15c8:	a0 5d       	subi	r26, 0xD0	; 208
    15ca:	aa 33       	cpi	r26, 0x3A	; 58
    15cc:	08 f0       	brcs	.+2      	; 0x15d0 <__utoa_common+0x20>
    15ce:	a9 5d       	subi	r26, 0xD9	; 217
    15d0:	a1 93       	st	Z+, r26
    15d2:	00 97       	sbiw	r24, 0x00	; 0
    15d4:	79 f7       	brne	.-34     	; 0x15b4 <__utoa_common+0x4>
    15d6:	b1 11       	cpse	r27, r1
    15d8:	b1 93       	st	Z+, r27
    15da:	11 92       	st	Z+, r1
    15dc:	cb 01       	movw	r24, r22
    15de:	0c 94 f1 0a 	jmp	0x15e2	; 0x15e2 <strrev>

000015e2 <strrev>:
    15e2:	dc 01       	movw	r26, r24
    15e4:	fc 01       	movw	r30, r24
    15e6:	67 2f       	mov	r22, r23
    15e8:	71 91       	ld	r23, Z+
    15ea:	77 23       	and	r23, r23
    15ec:	e1 f7       	brne	.-8      	; 0x15e6 <strrev+0x4>
    15ee:	32 97       	sbiw	r30, 0x02	; 2
    15f0:	04 c0       	rjmp	.+8      	; 0x15fa <strrev+0x18>
    15f2:	7c 91       	ld	r23, X
    15f4:	6d 93       	st	X+, r22
    15f6:	70 83       	st	Z, r23
    15f8:	62 91       	ld	r22, -Z
    15fa:	ae 17       	cp	r26, r30
    15fc:	bf 07       	cpc	r27, r31
    15fe:	c8 f3       	brcs	.-14     	; 0x15f2 <strrev+0x10>
    1600:	08 95       	ret

00001602 <_exit>:
    1602:	f8 94       	cli

00001604 <__stop_program>:
    1604:	ff cf       	rjmp	.-2      	; 0x1604 <__stop_program>
