catch {setup_design -addio=true}
catch {setup_design -addio_unused=false}
catch {setup_design -vhdl=false}
catch {setup_design -verilog=false}
catch {setup_design -vqm=false}
catch {setup_design -edif=true}
catch {setup_design -vendor_constraint_file=true}
catch {setup_design -precision_lab_file=true}
catch {setup_design -transformations=true}
catch {setup_design -black_box_flow=false}
catch {setup_design -bottom_up_flow=false}
catch {setup_design -white_box_flow=true}
catch {setup_design -retain_inouts=true}
catch {setup_design -clearbox=false}
catch {setup_design -edif_bus_extraction_style=%s(%d:%d)}
catch {setup_design -retiming=false}
catch {setup_design -altera_dsp_retiming=false}
catch {setup_design -pa_io_pin_location=true}
catch {setup_design -preserve_user_encoding=false}
catch {setup_design -advanced_fsm_optimization=true}
catch {setup_design -safe_fsm_type=none}
catch {setup_design -encoding=auto}
catch {setup_design -compile_for_area=false}
catch {setup_design -compile_initial_values=false}
catch {setup_design -compile_for_timing=false}
catch {setup_design -resource_sharing=true}
catch {setup_design -array_bounds_check=false}
catch {setup_design -transform_tristates=all}
catch {setup_design -frequency=100}
catch {setup_design -radhardmethod=none}
catch {setup_design -redundancy_mode=none}
catch {setup_design -tmr_dc_portname=}
catch {setup_design -tmr_dc_logic=none}
catch {setup_design -tmr_use_shiftregs=true}
catch {setup_design -tmr_use_distram=false}
catch {setup_design -tmr_vote_only_fault_retention_paths=false}
catch {setup_design -tmr_remove_halflatch=false}
catch {setup_design -tmr_input=converged}
catch {setup_design -tmr_output=converged}
catch {setup_design -tmr_block=false}
catch {setup_design -infer_ecc_ram=false}
catch {setup_design -input_delay=}
catch {setup_design -output_delay=}
catch {setup_design -partition_size=80000}
catch {setup_design -boundary_opt=true}
catch {setup_design -global_clock_limit=}
catch {setup_design -search_path=}
catch {setup_design -libext=}
catch {setup_design -y=}
catch {setup_design -mem_init_path=}
catch {setup_design -altera_mangle_prefix=_MGC}
catch {setup_design -frontend_2004=true}
catch {setup_design -enable_synthoff_regions=false}
catch {setup_design -overrides=}
catch {setup_design -hdl={ verilog systemverilog vhdl_2002 }}
catch {setup_design -defines=}
catch {setup_design -automap_work=false}
catch {setup_design -error_design_contention=false}
catch {setup_design -all_file_cunit_scope=false}
catch {setup_design -sv31acompat=false}
catch {setup_design -vcs_compat=false}
catch {setup_design -compile_udps=false}
catch {setup_design -relaxed_compile=false}
catch {setup_design -vendor_override_lib=xilinx}
catch {setup_design -max_loop_count=5000}
catch {setup_design -ignore_ram_rw_collision=false}
catch {setup_design -infer_ram=true}
catch {setup_design -infer_rom=true}
catch {setup_design -altera_netlist_opt=false}
catch {setup_design -sta_time_resolution=-12}
catch {setup_design -gated_clock=1}
catch {setup_design -auto_save_placement=true}
catch {setup_design -infer_gsr=true}
catch {setup_design -infer_muxed_arith_operators=true}
catch {setup_design -auto_resource_allocation_ram=false}
catch {setup_design -enable_incr_synth=false}
catch {setup_design -enable_incr_synth_gui=false}
catch {setup_design -enable_incr_pnr=false}
catch {setup_design -dsp_across_hier=true}
catch {setup_design -extensive_dsp_drc=true}
catch {setup_design -relax_dsp_drc=false}
catch {setup_design -flatten_small_rtl_modules=false}
catch {setup_design -timequest_sdc=true}
catch {setup_design -attributes_annotations_file=}
catch {setup_design -reencode_fsm_outputs=true}
catch {setup_design -dont_pass_synthesis_define=false}
catch {setup_design -max_fanout=10000}
catch {setup_design -pa_max_fanout=10000}
catch {setup_design -max_fanout_strategy=AUTO}
catch {setup_design -block_ram_cutoff=0}
catch {setup_design -block_rom_cutoff=0}
catch {setup_design -control_set_optimize=true}
catch {setup_design -control_set_threshold=6}
catch {setup_design -modgen=auto}
catch {setup_design -modgen_mode=auto}
catch {setup_design -process_tristates=false}
catch {setup_design -optimize_power_effort=off}
catch {setup_design -lut_combine=1}
catch {setup_design -lut_combine_threshold=-1}
catch {setup_design -xilinx_qor=false}
catch {setup_design -sdc_version=2.000000}
catch {setup_design -fv_flow=none}
catch {setup_design -enable_force_distributed_ram=false}
catch {setup_design -enable_merge_equal_op_b4_modgen_resolve=true}
catch {setup_design -gate_level_opt=false}
catch {setup_design -assured_synthesis=false}
catch {setup_design -flatten_small_blocks=false}
catch {setup_design -power_on_init_retiming=false}
catch {setup_design -compatibility_mode=none}
catch {setup_design -preserve_instantiated_cells=2}
catch {setup_design -retarget_lib=2}
catch {setup_design -full_case=false}
catch {setup_design -parallel_case=false}
catch {setup_design -write_verilog_escape_names=true}
catch {setup_design -use_dffenable=true}
catch {setup_design -ignore_utilization=false}
catch {setup_design -vivado=true}
catch {setup_design -quicklogic_map_fanin_limit=4}
catch {setup_design -dont_retime_dsp_flops=false}
catch {setup_design -prioritize_out_flop_over_pipeline=false}
catch {setup_design -new_dsp_retiming=false}
catch {setup_design -propagate_keep_hierarchy=true}
catch {setup_design -fast_synthesis=0}
catch {setup_design -operator_cutoff=}
catch {setup_design -var list_design_object_separator=.}
catch {setup_design -var device=}
catch {setup_design -var user speed=1}
catch {setup_design -var bubble_tristates=1}
catch {setup_design -var transformations=1}
catch {setup_design -var opt_auto_mode=0}
catch {setup_design -var run_block_flow=0}
catch {setup_design -var new_block_flow=0}
catch {setup_design -var new_simple_flow=1}
catch {setup_design -var design_needs_timing_opt=1}
catch {setup_design -var opt_mode=AREA}
catch {setup_design -var wire_table=}
catch {setup_design -var operating_condition=}
catch {setup_design -var do_retiming=0}
catch {setup_design -var array_bounds_check=0}
catch {setup_design -var encoding=auto}
catch {setup_design -var lower_enum_break=5}
catch {setup_design -var upper_enum_break=800}
catch {setup_design -var vhdl_write_component_package=1}
catch {setup_design -var vhdl_write_configuration=1}
catch {setup_design -var dont_preoptimize_in_optimize=1}
catch {setup_design -var preserve_operator_hierarchy=1}
catch {setup_design -var resource_sharing=1}
catch {setup_design -var max_fanout_load=0.000000}
catch {setup_design -var hier_td_post_processing=0}
catch {setup_design -var new_constraint_manager=0}
catch {setup_design -var old_cluster_id=0}
catch {setup_design -var new_cluster_id=1}
catch {setup_design -var optimize_fsm=1}
catch {setup_design -var xdb_read_session=-1}
catch {setup_design -var formalv_ram_support=0}
catch {setup_design -var safe_fsm=none}
catch {setup_design -var tristate_xform=2}
catch {setup_design -var hot_thru_ff_gen=0}
catch {setup_design -var new_incr=0}
catch {setup_design -var new_incr_options=}
catch {setup_design -var touch_module=4306}
catch {setup_design -var new_bool_packing=0}
catch {setup_design -var extract_adder_tree_with_retiming=0}
catch {setup_design -var partitioned_edif=0}
catch {setup_design -var merge_common_insts_skip_io=1}
catch {setup_design -var explorer_script=0}
catch {setup_design -var multi_driver_net_resolving_4_elss=1}
catch {setup_design -var dump_verilog_attribute=1}
catch {setup_design -var pa_io_pin_location=1}
catch {setup_design -var new_timing_arcs_matching=1}
catch {setup_design -var altera_dsp_retiming=0}
catch {setup_design -var preopt_op_dissolve=0}
catch {setup_design -var altera_cost_based_ti=0}
catch {setup_design -var altera_mffc_postproc=0}
catch {setup_design -var altera_level_map=0}
catch {setup_design -var reg_smart_merge=1}
catch {setup_design -var reg_quick_merge=1}
catch {setup_design -var flatten_small_modules=0}
catch {setup_design -var supress_dissolved_object_warning=0}
catch {setup_design -var verilog_write_escaped_names=1}
catch {setup_design -var new_cfa_flow=0}
catch {setup_design -var new_opt_for_achronix=0}
catch {setup_design -var vlog_writer_enhancement=1}
catch {setup_design -var allowed_daemons=12}
catch {setup_design -var optimize_asymmetric_ram_glue_logic=1}
catch {setup_design -var use_generic_register_names=0}
