Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 17 21:45:09 2019
| Host         : laptopJBO running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_ps_pl_wrapper_timing_summary_routed.rpt -pb design_ps_pl_wrapper_timing_summary_routed.pb -rpx design_ps_pl_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ps_pl_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.075     -239.790                     19                15908        0.008        0.000                      0                15908        3.020        0.000                       0                  5837  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.441        0.000                      0                15493        0.008        0.000                      0                15493        3.750        0.000                       0                  5626  
sys_clk_pin       -13.075     -239.790                     19                  415        0.146        0.000                      0                  415        3.020        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 1.133ns (15.595%)  route 6.132ns (84.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.640     2.934    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X36Y80         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.478     3.412 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.421     8.833    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/SS[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I4_O)        0.323     9.156 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset[3]_i_7__3/O
                         net (fo=4, routed)           0.711     9.867    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset_reg[3]_3
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.332    10.199 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset[3]_i_2__2/O
                         net (fo=1, routed)           0.000    10.199    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo_n_14
    SLICE_X52Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.458    12.637    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X52Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[3]/C
                         clock pessimism              0.129    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X52Y82         FDRE (Setup_fdre_C_D)        0.029    12.641    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 1.133ns (15.978%)  route 5.958ns (84.022%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.640     2.934    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X36Y80         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.478     3.412 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.421     8.833    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/SS[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I4_O)        0.323     9.156 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset[3]_i_7__3/O
                         net (fo=4, routed)           0.537     9.693    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset_reg[3]_3
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.332    10.025 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.025    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo_n_17
    SLICE_X53Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.458    12.637    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X53Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[0]/C
                         clock pessimism              0.129    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)        0.031    12.643    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.836ns (27.070%)  route 4.946ns (72.930%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.831     3.125    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X52Y106        FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.456     3.581 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.260     4.841    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X54Y105        SRL16E (Prop_srl16e_A0_Q)    0.124     4.965 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][2]_srl16/Q
                         net (fo=4, routed)           0.976     5.941    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[2]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.065 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.664     6.729    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.853 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.853    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.427 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.432     7.859    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X54Y107        LUT4 (Prop_lut4_I2_O)        0.310     8.169 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.687     8.856    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.927     9.907    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.711    12.890    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.429    12.554    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.836ns (27.070%)  route 4.946ns (72.930%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.831     3.125    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X52Y106        FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.456     3.581 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.260     4.841    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X54Y105        SRL16E (Prop_srl16e_A0_Q)    0.124     4.965 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][2]_srl16/Q
                         net (fo=4, routed)           0.976     5.941    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[2]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.065 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.664     6.729    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.853 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.853    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.427 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.432     7.859    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X54Y107        LUT4 (Prop_lut4_I2_O)        0.310     8.169 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.687     8.856    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.927     9.907    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.711    12.890    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.429    12.554    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.836ns (27.070%)  route 4.946ns (72.930%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.831     3.125    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X52Y106        FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.456     3.581 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.260     4.841    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X54Y105        SRL16E (Prop_srl16e_A0_Q)    0.124     4.965 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][2]_srl16/Q
                         net (fo=4, routed)           0.976     5.941    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[2]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.065 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.664     6.729    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.853 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.853    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.427 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.432     7.859    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X54Y107        LUT4 (Prop_lut4_I2_O)        0.310     8.169 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.687     8.856    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.927     9.907    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.711    12.890    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.429    12.554    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.836ns (27.070%)  route 4.946ns (72.930%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.831     3.125    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X52Y106        FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.456     3.581 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.260     4.841    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X54Y105        SRL16E (Prop_srl16e_A0_Q)    0.124     4.965 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][2]_srl16/Q
                         net (fo=4, routed)           0.976     5.941    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[2]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.065 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.664     6.729    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.853 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.853    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.427 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.432     7.859    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X54Y107        LUT4 (Prop_lut4_I2_O)        0.310     8.169 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.687     8.856    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.927     9.907    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.711    12.890    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.429    12.554    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.836ns (27.070%)  route 4.946ns (72.930%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.831     3.125    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X52Y106        FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.456     3.581 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.260     4.841    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X54Y105        SRL16E (Prop_srl16e_A0_Q)    0.124     4.965 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][2]_srl16/Q
                         net (fo=4, routed)           0.976     5.941    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[2]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.065 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.664     6.729    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.853 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.853    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.427 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.432     7.859    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X54Y107        LUT4 (Prop_lut4_I2_O)        0.310     8.169 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.687     8.856    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.927     9.907    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.711    12.890    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.429    12.554    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.836ns (27.070%)  route 4.946ns (72.930%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.831     3.125    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X52Y106        FDSE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDSE (Prop_fdse_C_Q)         0.456     3.581 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=22, routed)          1.260     4.841    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]
    SLICE_X54Y105        SRL16E (Prop_srl16e_A0_Q)    0.124     4.965 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][2]_srl16/Q
                         net (fo=4, routed)           0.976     5.941    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[2]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.065 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.664     6.729    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X54Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.853 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.853    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_9
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.427 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.432     7.859    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[0]_0[0]
    SLICE_X54Y107        LUT4 (Prop_lut4_I2_O)        0.310     8.169 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.687     8.856    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.124     8.980 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.927     9.907    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.711    12.890    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X56Y105        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X56Y105        FDRE (Setup_fdre_C_R)       -0.429    12.554    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.897ns (12.844%)  route 6.087ns (87.156%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.640     2.934    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X36Y80         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.478     3.412 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.421     8.833    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/SS[0]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.295     9.128 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset[3]_i_5__1/O
                         net (fo=2, routed)           0.666     9.794    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset_reg[3]_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.918 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.918    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo_n_15
    SLICE_X53Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.458    12.637    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X53Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[2]/C
                         clock pessimism              0.129    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)        0.031    12.643    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.133ns (16.312%)  route 5.813ns (83.688%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.640     2.934    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X36Y80         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.478     3.412 f  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=396, routed)         5.421     8.833    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/SS[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I4_O)        0.323     9.156 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset[3]_i_7__3/O
                         net (fo=4, routed)           0.392     9.548    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset_reg[3]_3
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.880 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.880    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo_n_16
    SLICE_X53Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        1.458    12.637    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X53Y82         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[1]/C
                         clock pessimism              0.129    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)        0.029    12.641    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/read_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1049]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.556     0.892    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y97         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1049]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1049]/Q
                         net (fo=1, routed)           0.157     1.176    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[24]
    SLICE_X51Y96         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.820     1.186    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.017     1.168    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.364%)  route 0.184ns (56.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.661     0.997    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X64Y103        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1063]/Q
                         net (fo=1, routed)           0.184     1.322    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X62Y98         SRL16E                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.849     1.215    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y98         SRL16E                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][4]_srl16/CLK
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.297    design_ps_pl_i/PS_BRAM/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMD32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.472%)  route 0.338ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.639     0.975    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y100        FDRE                                         r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=38, routed)          0.338     1.441    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X42Y96         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ps_pl_i/PS_BRAM/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5626, routed)        0.824     1.190    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X42Y96         RAMS32                                       r  design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y96         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     1.410    design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ps_pl_i/PS_BRAM/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       design_ps_pl_i/PS_BRAM/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_ps_pl_i/PS_BRAM/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y99    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y99    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y99    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y96    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y95    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y96    design_ps_pl_i/PS_BRAM/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y105   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104   design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y83    design_ps_pl_i/PS_BRAM/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y100   design_ps_pl_i/PS_BRAM/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack      -13.075ns,  Total Violation     -239.790ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.075ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.078ns  (logic 10.302ns (48.875%)  route 10.776ns (51.125%))
  Logic Levels:           34  (CARRY4=20 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.905 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.905    design_ps_pl_i/PID_0/U0/i_reg[12]_i_2_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.022 r  design_ps_pl_i/PID_0/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.022    design_ps_pl_i/PID_0/U0/i_reg[16]_i_2_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.179 f  design_ps_pl_i/PID_0/U0/i_reg[31]_i_4/CO[1]
                         net (fo=1, routed)           0.554    26.733    design_ps_pl_i/PID_0/U0/i_reg[31]_i_4_n_2
    SLICE_X61Y119        LUT2 (Prop_lut2_I1_O)        0.325    27.058 r  design_ps_pl_i/PID_0/U0/i[31]_i_2/O
                         net (fo=1, routed)           0.000    27.058    design_ps_pl_i/PID_0/U0/p_1_in[31]
    SLICE_X61Y119        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.703    13.468    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y119        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[31]/C
                         clock pessimism              0.476    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X61Y119        FDRE (Setup_fdre_C_D)        0.075    13.983    design_ps_pl_i/PID_0/U0/i_reg[31]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -27.058    
  -------------------------------------------------------------------
                         slack                                -13.075    

Slack (VIOLATED) :        -12.883ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.843ns  (logic 10.332ns (49.570%)  route 10.511ns (50.430%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.905 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.905    design_ps_pl_i/PID_0/U0/i_reg[12]_i_2_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.228 r  design_ps_pl_i/PID_0/U0/i_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.289    26.517    design_ps_pl_i/PID_0/U0/i1[14]
    SLICE_X61Y120        LUT5 (Prop_lut5_I0_O)        0.306    26.823 r  design_ps_pl_i/PID_0/U0/i[14]_i_1/O
                         net (fo=1, routed)           0.000    26.823    design_ps_pl_i/PID_0/U0/p_1_in[14]
    SLICE_X61Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.703    13.468    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[14]/C
                         clock pessimism              0.476    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.031    13.939    design_ps_pl_i/PID_0/U0/i_reg[14]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -26.823    
  -------------------------------------------------------------------
                         slack                                -12.883    

Slack (VIOLATED) :        -12.883ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.842ns  (logic 10.334ns (49.584%)  route 10.508ns (50.416%))
  Logic Levels:           34  (CARRY4=20 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.905 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.905    design_ps_pl_i/PID_0/U0/i_reg[12]_i_2_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.022 r  design_ps_pl_i/PID_0/U0/i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.022    design_ps_pl_i/PID_0/U0/i_reg[16]_i_2_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.241 r  design_ps_pl_i/PID_0/U0/i_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.286    26.526    design_ps_pl_i/PID_0/U0/i1[17]
    SLICE_X61Y121        LUT5 (Prop_lut5_I0_O)        0.295    26.821 r  design_ps_pl_i/PID_0/U0/i[17]_i_1/O
                         net (fo=1, routed)           0.000    26.821    design_ps_pl_i/PID_0/U0/p_1_in[17]
    SLICE_X61Y121        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.702    13.467    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y121        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[17]/C
                         clock pessimism              0.476    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.031    13.938    design_ps_pl_i/PID_0/U0/i_reg[17]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -26.821    
  -------------------------------------------------------------------
                         slack                                -12.883    

Slack (VIOLATED) :        -12.883ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.842ns  (logic 10.325ns (49.539%)  route 10.517ns (50.461%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.905 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.905    design_ps_pl_i/PID_0/U0/i_reg[12]_i_2_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.220 r  design_ps_pl_i/PID_0/U0/i_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.295    26.515    design_ps_pl_i/PID_0/U0/i1[16]
    SLICE_X60Y120        LUT5 (Prop_lut5_I0_O)        0.307    26.822 r  design_ps_pl_i/PID_0/U0/i[16]_i_1/O
                         net (fo=1, routed)           0.000    26.822    design_ps_pl_i/PID_0/U0/p_1_in[16]
    SLICE_X60Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.703    13.468    design_ps_pl_i/PID_0/U0/clk
    SLICE_X60Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[16]/C
                         clock pessimism              0.476    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X60Y120        FDRE (Setup_fdre_C_D)        0.031    13.939    design_ps_pl_i/PID_0/U0/i_reg[16]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -26.822    
  -------------------------------------------------------------------
                         slack                                -12.883    

Slack (VIOLATED) :        -12.801ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 10.126ns (48.777%)  route 10.634ns (51.223%))
  Logic Levels:           32  (CARRY4=18 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.027 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.412    26.438    design_ps_pl_i/PID_0/U0/i1[11]
    SLICE_X61Y118        LUT5 (Prop_lut5_I0_O)        0.301    26.739 r  design_ps_pl_i/PID_0/U0/i[11]_i_1/O
                         net (fo=1, routed)           0.000    26.739    design_ps_pl_i/PID_0/U0/p_1_in[11]
    SLICE_X61Y118        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704    13.469    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y118        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[11]/C
                         clock pessimism              0.476    13.945    
                         clock uncertainty           -0.035    13.909    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.029    13.938    design_ps_pl_i/PID_0/U0/i_reg[11]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -26.739    
  -------------------------------------------------------------------
                         slack                                -12.801    

Slack (VIOLATED) :        -12.792ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.752ns  (logic 10.243ns (49.360%)  route 10.509ns (50.640%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.905 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.905    design_ps_pl_i/PID_0/U0/i_reg[12]_i_2_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.144 r  design_ps_pl_i/PID_0/U0/i_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.287    26.430    design_ps_pl_i/PID_0/U0/i1[15]
    SLICE_X61Y120        LUT5 (Prop_lut5_I0_O)        0.301    26.731 r  design_ps_pl_i/PID_0/U0/i[15]_i_1/O
                         net (fo=1, routed)           0.000    26.731    design_ps_pl_i/PID_0/U0/p_1_in[15]
    SLICE_X61Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.703    13.468    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[15]/C
                         clock pessimism              0.476    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.031    13.939    design_ps_pl_i/PID_0/U0/i_reg[15]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -26.731    
  -------------------------------------------------------------------
                         slack                                -12.792    

Slack (VIOLATED) :        -12.791ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.753ns  (logic 10.091ns (48.624%)  route 10.662ns (51.376%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.986 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.440    26.426    design_ps_pl_i/PID_0/U0/i1[8]
    SLICE_X61Y118        LUT5 (Prop_lut5_I0_O)        0.307    26.733 r  design_ps_pl_i/PID_0/U0/i[8]_i_1/O
                         net (fo=1, routed)           0.000    26.733    design_ps_pl_i/PID_0/U0/p_1_in[8]
    SLICE_X61Y118        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704    13.469    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y118        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[8]/C
                         clock pessimism              0.476    13.945    
                         clock uncertainty           -0.035    13.909    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.032    13.941    design_ps_pl_i/PID_0/U0/i_reg[8]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -26.733    
  -------------------------------------------------------------------
                         slack                                -12.791    

Slack (VIOLATED) :        -12.788ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.749ns  (logic 10.098ns (48.667%)  route 10.651ns (51.333%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.994 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.429    26.423    design_ps_pl_i/PID_0/U0/i1[6]
    SLICE_X61Y118        LUT5 (Prop_lut5_I0_O)        0.306    26.729 r  design_ps_pl_i/PID_0/U0/i[6]_i_1/O
                         net (fo=1, routed)           0.000    26.729    design_ps_pl_i/PID_0/U0/p_1_in[6]
    SLICE_X61Y118        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.704    13.469    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y118        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[6]/C
                         clock pessimism              0.476    13.945    
                         clock uncertainty           -0.035    13.909    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.031    13.940    design_ps_pl_i/PID_0/U0/i_reg[6]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -26.729    
  -------------------------------------------------------------------
                         slack                                -12.788    

Slack (VIOLATED) :        -12.772ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 10.215ns (49.271%)  route 10.517ns (50.729%))
  Logic Levels:           32  (CARRY4=18 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.111 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.295    26.406    design_ps_pl_i/PID_0/U0/i1[10]
    SLICE_X63Y119        LUT5 (Prop_lut5_I0_O)        0.306    26.712 r  design_ps_pl_i/PID_0/U0/i[10]_i_1/O
                         net (fo=1, routed)           0.000    26.712    design_ps_pl_i/PID_0/U0/p_1_in[10]
    SLICE_X63Y119        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.703    13.468    design_ps_pl_i/PID_0/U0/clk
    SLICE_X63Y119        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[10]/C
                         clock pessimism              0.476    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X63Y119        FDRE (Setup_fdre_C_D)        0.031    13.939    design_ps_pl_i/PID_0/U0/i_reg[10]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -26.712    
  -------------------------------------------------------------------
                         slack                                -12.772    

Slack (VIOLATED) :        -12.769ns  (required time - arrival time)
  Source:                 design_ps_pl_i/PID_0/U0/integral_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.730ns  (logic 10.217ns (49.287%)  route 10.513ns (50.713%))
  Logic Levels:           33  (CARRY4=19 LUT1=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.980ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.906     5.980    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y104        FDRE                                         r  design_ps_pl_i/PID_0/U0/integral_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456     6.436 r  design_ps_pl_i/PID_0/U0/integral_reg[0]/Q
                         net (fo=22, routed)          0.448     6.883    design_ps_pl_i/PID_0/U0/integral_reg[0]
    SLICE_X63Y104        LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  design_ps_pl_i/PID_0/U0/i[0]_i_211/O
                         net (fo=1, routed)           0.000     7.007    design_ps_pl_i/PID_0/U0/i[0]_i_211_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.557 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_ps_pl_i/PID_0/U0/i_reg[0]_i_154_n_0
    SLICE_X63Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 f  design_ps_pl_i/PID_0/U0/i_reg[0]_i_107/O[1]
                         net (fo=15, routed)          0.556     8.448    design_ps_pl_i/PID_0/U0/i_reg[0]_i_107_n_6
    SLICE_X62Y107        LUT1 (Prop_lut1_I0_O)        0.303     8.751 r  design_ps_pl_i/PID_0/U0/i[0]_i_174/O
                         net (fo=1, routed)           0.000     8.751    design_ps_pl_i/PID_0/U0/i[0]_i_174_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.394 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_106/O[3]
                         net (fo=7, routed)           0.639    10.033    design_ps_pl_i/PID_0/U0/i3[9]
    SLICE_X64Y107        LUT3 (Prop_lut3_I0_O)        0.307    10.340 r  design_ps_pl_i/PID_0/U0/i[0]_i_42/O
                         net (fo=20, routed)          0.968    11.308    design_ps_pl_i/PID_0/U0/i[0]_i_42_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.432 r  design_ps_pl_i/PID_0/U0/i[0]_i_155/O
                         net (fo=1, routed)           0.505    11.937    design_ps_pl_i/PID_0/U0/i[0]_i_155_n_0
    SLICE_X64Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.322 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.322    design_ps_pl_i/PID_0/U0/i_reg[0]_i_90_n_0
    SLICE_X64Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.656 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_44/O[1]
                         net (fo=3, routed)           0.979    13.634    design_ps_pl_i/PID_0/U0/i_reg[0]_i_44_n_6
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.303    13.937 r  design_ps_pl_i/PID_0/U0/i[0]_i_89/O
                         net (fo=2, routed)           0.313    14.251    design_ps_pl_i/PID_0/U0/i[0]_i_89_n_0
    SLICE_X57Y109        LUT5 (Prop_lut5_I4_O)        0.124    14.375 r  design_ps_pl_i/PID_0/U0/i[0]_i_33/O
                         net (fo=2, routed)           0.824    15.198    design_ps_pl_i/PID_0/U0/i[0]_i_33_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.322 r  design_ps_pl_i/PID_0/U0/i[0]_i_37/O
                         net (fo=1, routed)           0.000    15.322    design_ps_pl_i/PID_0/U0/i[0]_i_37_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.723 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.723    design_ps_pl_i/PID_0/U0/i_reg[0]_i_12_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.837 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.837    design_ps_pl_i/PID_0/U0/i_reg[0]_i_3_n_0
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.951 r  design_ps_pl_i/PID_0/U0/i_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.951    design_ps_pl_i/PID_0/U0/i_reg[0]_i_2_n_0
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.190 f  design_ps_pl_i/PID_0/U0/i_reg[4]_i_3/O[2]
                         net (fo=16, routed)          0.830    17.020    design_ps_pl_i/PID_0/U0_n_12
    SLICE_X58Y114        LUT3 (Prop_lut3_I2_O)        0.302    17.322 r  design_ps_pl_i/PID_0/i[17]_i_167/O
                         net (fo=1, routed)           0.495    17.817    design_ps_pl_i/PID_0/i[17]_i_167_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.343 r  design_ps_pl_i/PID_0/i_reg[17]_i_139/CO[3]
                         net (fo=1, routed)           0.000    18.343    design_ps_pl_i/PID_0/i_reg[17]_i_139_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  design_ps_pl_i/PID_0/i_reg[17]_i_117/O[3]
                         net (fo=2, routed)           0.866    19.522    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_0[3]
    SLICE_X58Y118        LUT3 (Prop_lut3_I1_O)        0.335    19.857 r  design_ps_pl_i/PID_0/U0/i[17]_i_84/O
                         net (fo=2, routed)           0.674    20.532    design_ps_pl_i/PID_0/U0/i[17]_i_84_n_0
    SLICE_X58Y118        LUT4 (Prop_lut4_I3_O)        0.331    20.863 r  design_ps_pl_i/PID_0/U0/i[17]_i_88/O
                         net (fo=1, routed)           0.000    20.863    design_ps_pl_i/PID_0/U0/i[17]_i_88_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.239 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_63/CO[3]
                         net (fo=1, routed)           0.000    21.239    design_ps_pl_i/PID_0/U0/i_reg[17]_i_63_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.554 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_40/O[3]
                         net (fo=3, routed)           0.475    22.028    design_ps_pl_i/PID_0/U0/i_reg[17]_i_40_n_4
    SLICE_X59Y118        LUT4 (Prop_lut4_I0_O)        0.307    22.335 r  design_ps_pl_i/PID_0/U0/i[17]_i_53/O
                         net (fo=1, routed)           0.510    22.845    design_ps_pl_i/PID_0/U0/i[17]_i_53_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.352 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.352    design_ps_pl_i/PID_0/U0/i_reg[17]_i_19_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.580 r  design_ps_pl_i/PID_0/U0/i_reg[17]_i_8/CO[2]
                         net (fo=1, routed)           0.445    24.025    design_ps_pl_i/PID_0/U0/i_reg[17]_i_8_n_1
    SLICE_X60Y116        LUT5 (Prop_lut5_I4_O)        0.313    24.338 r  design_ps_pl_i/PID_0/U0/i[17]_i_3/O
                         net (fo=36, routed)          0.695    25.034    design_ps_pl_i/PID_0/U0/i[17]_i_3_n_0
    SLICE_X62Y117        LUT3 (Prop_lut3_I1_O)        0.124    25.158 r  design_ps_pl_i/PID_0/U0/i[4]_i_8/O
                         net (fo=1, routed)           0.000    25.158    design_ps_pl_i/PID_0/U0/i[4]_i_8_n_0
    SLICE_X62Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.671 r  design_ps_pl_i/PID_0/U0/i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.671    design_ps_pl_i/PID_0/U0/i_reg[4]_i_2_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.788 r  design_ps_pl_i/PID_0/U0/i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.788    design_ps_pl_i/PID_0/U0/i_reg[8]_i_2_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.905 r  design_ps_pl_i/PID_0/U0/i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.905    design_ps_pl_i/PID_0/U0/i_reg[12]_i_2_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.124 r  design_ps_pl_i/PID_0/U0/i_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.291    26.414    design_ps_pl_i/PID_0/U0/i1[13]
    SLICE_X61Y120        LUT5 (Prop_lut5_I0_O)        0.295    26.709 r  design_ps_pl_i/PID_0/U0/i[13]_i_1/O
                         net (fo=1, routed)           0.000    26.709    design_ps_pl_i/PID_0/U0/p_1_in[13]
    SLICE_X61Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.703    13.468    design_ps_pl_i/PID_0/U0/clk
    SLICE_X61Y120        FDRE                                         r  design_ps_pl_i/PID_0/U0/i_reg[13]/C
                         clock pessimism              0.476    13.944    
                         clock uncertainty           -0.035    13.908    
    SLICE_X61Y120        FDRE (Setup_fdre_C_D)        0.032    13.940    design_ps_pl_i/PID_0/U0/i_reg[13]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                         -26.709    
  -------------------------------------------------------------------
                         slack                                -12.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/sp_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.658     1.745    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X57Y108        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     1.886 r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[6]/Q
                         net (fo=1, routed)           0.117     2.003    design_ps_pl_i/PID_0/U0/sp[6]
    SLICE_X55Y108        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.930     2.272    design_ps_pl_i/PID_0/U0/clk
    SLICE_X55Y108        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[6]/C
                         clock pessimism             -0.494     1.779    
    SLICE_X55Y108        FDRE (Hold_fdre_C_D)         0.078     1.857    design_ps_pl_i/PID_0/U0/sp_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.671%)  route 0.455ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y107        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_addr_reg[3]/Q
                         net (fo=2, routed)           0.455     2.315    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y19         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.887     2.230    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.969    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.152    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/sp_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.659     1.746    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X65Y111        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[1]/Q
                         net (fo=1, routed)           0.112     1.999    design_ps_pl_i/PID_0/U0/sp[1]
    SLICE_X65Y110        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.932     2.274    design_ps_pl_i/PID_0/U0/clk
    SLICE_X65Y110        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[1]/C
                         clock pessimism             -0.513     1.762    
    SLICE_X65Y110        FDRE (Hold_fdre_C_D)         0.070     1.832    design_ps_pl_i/PID_0/U0/sp_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/sp_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y108        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[10]/Q
                         net (fo=1, routed)           0.116     1.976    design_ps_pl_i/PID_0/U0/sp[10]
    SLICE_X53Y109        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.905     2.247    design_ps_pl_i/PID_0/U0/clk
    SLICE_X53Y109        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[10]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.070     1.806    design_ps_pl_i/PID_0/U0/sp_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.555     1.641    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X45Y92         FDRE                                         r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.164     1.946    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X46Y92         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.823     2.165    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X46Y92         SRL16E                                       r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.508     1.657    
    SLICE_X46Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.774    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_din_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.280%)  route 0.465ns (76.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y107        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_din_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_din_reg[10]/Q
                         net (fo=8, routed)           0.465     2.325    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X3Y19         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.887     2.230    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.969    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.152    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/sp_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y108        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[4]/Q
                         net (fo=1, routed)           0.119     1.980    design_ps_pl_i/PID_0/U0/sp[4]
    SLICE_X53Y108        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.905     2.247    design_ps_pl_i/PID_0/U0/clk
    SLICE_X53Y108        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[4]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.070     1.803    design_ps_pl_i/PID_0/U0/sp_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_din_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.516%)  route 0.581ns (80.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y107        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_din_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_din_reg[10]/Q
                         net (fo=8, routed)           0.581     2.442    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X3Y18         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.886     2.229    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.968    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     2.264    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PID_0/U0/sp_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y108        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/set_current_sig_reg[2]/Q
                         net (fo=1, routed)           0.119     1.980    design_ps_pl_i/PID_0/U0/sp[2]
    SLICE_X53Y108        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.905     2.247    design_ps_pl_i/PID_0/U0/clk
    SLICE_X53Y108        FDRE                                         r  design_ps_pl_i/PID_0/U0/sp_int_reg[2]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.066     1.799    design_ps_pl_i/PID_0/U0/sp_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.449%)  route 0.487ns (77.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.633     1.720    design_ps_pl_i/PL_BRAM_read/U0/clk_125MHz
    SLICE_X52Y107        FDRE                                         r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  design_ps_pl_i/PL_BRAM_read/U0/BRAM_PORTB_0_addr_reg[2]/Q
                         net (fo=2, routed)           0.487     2.348    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.887     2.230    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.969    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.152    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y19    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y18    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y107   design_ps_pl_i/PID_0/U0/error_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X55Y107   design_ps_pl_i/PID_0/U0/error_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X61Y116   design_ps_pl_i/PID_0/U0/i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X60Y114   design_ps_pl_i/PID_0/U0/i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X45Y92    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y92    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y92    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X60Y114   design_ps_pl_i/PID_0/U0/i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y110   design_ps_pl_i/PID_0/U0/error_reg[24]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y117   design_ps_pl_i/PID_0/U0/i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y118   design_ps_pl_i/PID_0/U0/i_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y92    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X46Y92    design_ps_pl_i/PS_BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y107   design_ps_pl_i/PID_0/U0/error_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y107   design_ps_pl_i/PID_0/U0/error_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y109   design_ps_pl_i/PID_0/U0/error_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y107   design_ps_pl_i/PID_0/U0/error_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X55Y107   design_ps_pl_i/PID_0/U0/error_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y116   design_ps_pl_i/PID_0/U0/i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X60Y114   design_ps_pl_i/PID_0/U0/i_reg[4]/C



