Date Mon Dec GMT Server NCSA Content type text html CSE SummaryCSE Principles Digital Systems DesignCarl Ebeling Fall Catalog Data Principles logic design combinational and sequential circuits structured design methods digital system components clocking methodologies arithmetic circuits memories hardware description languages logic and sequential synthesis synthesis and simulation tools implementation alternative VLSI processor architecture application specific computation Prerequisites working knowledge Boolean algebra and finite state machines Familiarity with the department computing environment Unix Course Goals provide depth understanding digital systems and their design including specification synthesis and implementation Facilities You will making extensive use computer aided design CAD tools for designing and implementing digital circuits These tools are installed the Sun workstations the Northwest Laboratory for Integrated Systems LIS These are mostly located Sieg but are accessible from any terminal You may find advantageous work where you can take advantage manuals reference texts and the knowledge other students CAD Tools CAD tools allow design and implement substantial hardware projects reasonable amount time They also provide hands experience with state the art design tools that incorporate the synthesis algorithms covered class These tools are introduced during the first half the course basic concepts are covered and then used heavily for the design project Verilog Verilog text based hardware description language which allows both structural and behavioral descriptions This course concentrates structural design but introduces behavioral descriptions and synthesis Cadence tools are used simulate the Verilog descriptions Synopsys The Synopsys synthesis tools are used synthesize implementations from the Verilog descriptions This course uses Synopsys investigate the synthesis process well turn key synthesis for implementing the final project Assignments There will weekly assignments and labs during the first half the quarter They will give you experience with the concepts you will using the second half the quarter for the design project and introduce you the CAD tools Project substantial part the course revolves around the team design large hardware systems project Each team will design complete project using schematics and Verilog for specification Verilog for simulation the Synopsys tools for synthesis and Xilinx FPGAs for implementation Design projects the past have included Tetris player Ethernet interface cache monitor and DNA sequence matching This quarter will designing hardware implement image processing algorithm haven decided which algorithm yet but examples include compression filtering edge detection etc will using prototyping board containing several FPGAs and RAM that plugs into Alpha workstation via PCI bus image will downloaded into the board RAM transformed the hardware into compressed filtered image and then uploaded the Alpha The project will well defined but students will able explore different options based performance cost well other possibilities such color images video Collaborative Learning well known that students can learn lot from each other given the chance During the second week will assign everyone into teams three and four students You will work together the homework assignments and the project Each member the team will responsible for the performance all other team members that the entire team must understand the solution and contribute part will talk about how this works more detail later Quizzes and Exams There will short but challenging quiz every Friday the end class which will cover all material covered through that Wednesday compensation there will mid term exam The final exam will two hour comprehensive examination given the regularly scheduled final exam time Quizzes and the final exam will open book and open notes Grading The course grade will roughly determined follows Assignments homework and laboratory Quizzes Project Final Exam Participation and intangibles ebeling washington edu 