module if_id_reg(
    input clk,
    input rst,
    input stall,

    input [31:0] pc_in,
    input [31:0] instr_in,

    output reg [31:0] pc_out,
    output reg [31:0] instr_out
);

always @(posedge clk) begin
    if (rst) begin
        pc_out    <= 32'b0;
        instr_out <= 32'b0;
    end
    else if (!stall) begin

    pc_out <= pc_in;
    instr_out <= instr_in;

end
end

endmodule