{"vcs1":{"timestamp_begin":1731122495.179018728, "rt":1.50, "ut":0.42, "st":0.21}}
{"vcselab":{"timestamp_begin":1731122496.755873782, "rt":1.24, "ut":0.28, "st":0.14}}
{"link":{"timestamp_begin":1731122498.069696236, "rt":0.37, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731122494.595599341}
{"VCS_COMP_START_TIME": 1731122494.595599341}
{"VCS_COMP_END_TIME": 1731122499.919304779}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231540}}
