// Seed: 1467440990
module module_0 ();
  wire id_1;
  logic [7:0] id_2;
  assign id_2[-1] = (-1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout reg id_7;
  output reg id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic id_11 = -1;
  always_comb @(id_1) id_6 = id_2 + 1;
  uwire id_12 = 1;
  always @(id_7 or negedge 1 - -1'd0) id_7 <= "";
endmodule
