# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.ip_user_files/ipstatic" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/cal" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gthe4_channel_wrapper.v" \
"../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gtwizard_gthe4.v" \
"../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1_gtwizard_top.v" \
"../../../../project_1.gen/sources_1/ip/gtwizard_ultrascale_1/sim/gtwizard_ultrascale_1.v" \
"../../../../project_1.gen/sources_1/ip/vio_0/sim/vio_0.v" \
"../../../../project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../project_1.srcs/sources_1/new/gth_prbs8b10b_test.v" \
"../../../../project_1.srcs/sources_1/new/gth_top.v" \
"../../../../project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v" \
"../../../../project_1.srcs/sources_1/new/gtwizard_ultrascale_1_example_checking_8b10b.v" \
"../../../../project_1.srcs/sources_1/new/gtwizard_ultrascale_1_example_stimulus_8b10b.v" \
"../../../../project_1.srcs/sim_1/new/gth_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
