Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:01:28	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	720	13	1	false	0	0		0	
2019-04-12 16:01:32	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2216	199	1	false	0	0		0	
2019-04-12 16:01:37	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	540	9	3	false	0	0		0	
2019-04-12 16:01:41	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1894	229	0	false	0	0		0	
2019-04-12 16:01:45	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	818	9	1	false	0	0		0	
2019-04-12 16:01:49	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2106	90	1	false	0	0		0	
2019-04-12 16:01:53	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3592	145	0	false	0	0		0	
2019-04-12 16:01:57	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	672	13	1	false	0	0		0	
2019-04-12 16:02:01	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3530	271	6	false	0	0		0	
2019-04-12 16:02:06	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3458	230	6	false	0	0		0	
2019-04-12 16:02:10	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2634	56	1	false	0	0		0	
2019-04-12 16:02:14	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2708	60	1	false	0	0		0	
2019-04-12 16:02:19	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3572	296	1	false	0	0		0	
2019-04-12 16:02:23	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2232	224	0	false	0	0		0	
2019-04-12 16:02:27	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	4060	295	0	false	0	0		0	
2019-04-12 16:02:32	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2156	234	0	false	0	0		0	
2019-04-12 16:02:36	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3490	293	0	false	0	0		0	
2019-04-12 16:02:40	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2248	230	0	false	0	0		0	
2019-04-12 16:02:45	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	6352	120	1	false	0	0		0	
2019-04-12 16:02:49	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1156	10	0	false	0	0		0	
2019-04-12 16:02:53	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2080	93	0	false	0	0		0	
2019-04-12 16:03:00	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	720	13	1	false	0	0		0	
2019-04-12 16:03:04	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2216	199	1	false	0	0		0	
2019-04-12 16:03:09	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	540	9	3	false	0	0		0	
2019-04-12 16:03:13	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1894	229	0	false	0	0		0	
2019-04-12 16:03:18	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	818	9	1	false	0	0		0	
2019-04-12 16:03:22	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2106	90	1	false	0	0		0	
2019-04-12 16:03:27	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3592	145	0	false	0	0		0	
2019-04-12 16:03:31	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	672	13	1	false	0	0		0	
2019-04-12 16:03:36	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3530	271	6	false	0	0		0	
2019-04-12 16:03:41	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3458	230	6	false	0	0		0	
2019-04-12 16:03:45	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2634	56	1	false	0	0		0	
2019-04-12 16:03:50	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2708	60	1	false	0	0		0	
2019-04-12 16:03:55	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3572	296	1	false	0	0		0	
2019-04-12 16:04:00	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2232	224	0	false	0	0		0	
2019-04-12 16:04:04	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	4060	295	0	false	0	0		0	
2019-04-12 16:04:09	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2156	234	0	false	0	0		0	
2019-04-12 16:04:14	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3490	293	0	false	0	0		0	
2019-04-12 16:04:19	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2248	230	0	false	0	0		0	
2019-04-12 16:04:23	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	6352	120	1	false	0	0		0	
2019-04-12 16:04:28	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1156	10	0	false	0	0		0	
2019-04-12 16:04:32	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2080	93	0	false	0	0		0	
2019-04-12 16:04:40	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	720	13	1	false	0	0		0	
2019-04-12 16:04:45	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2150	199	1	false	0	0		0	
2019-04-12 16:04:49	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	536	9	3	false	0	0		0	
2019-04-12 16:04:54	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1842	229	0	false	0	0		0	
2019-04-12 16:04:58	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	812	9	1	false	0	0		0	
2019-04-12 16:05:03	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2046	90	1	false	0	0		0	
2019-04-12 16:05:08	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3514	145	0	false	0	0		0	
2019-04-12 16:05:12	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	674	13	1	false	0	0		0	
2019-04-12 16:05:17	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3466	271	6	false	0	0		0	
2019-04-12 16:05:22	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3394	230	6	false	0	0		0	
2019-04-12 16:05:26	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2624	56	1	false	0	0		0	
2019-04-12 16:05:31	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2696	60	1	false	0	0		0	
2019-04-12 16:05:36	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3520	296	1	false	0	0		0	
2019-04-12 16:05:41	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2232	218	0	false	0	0		0	
2019-04-12 16:05:45	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	4010	295	0	false	0	0		0	
2019-04-12 16:05:50	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2160	228	0	false	0	0		0	
2019-04-12 16:05:55	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3450	293	0	false	0	0		0	
2019-04-12 16:06:00	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2248	224	0	false	0	0		0	
2019-04-12 16:06:05	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	6280	120	1	false	0	0		0	
2019-04-12 16:06:09	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1156	10	0	false	0	0		0	
2019-04-12 16:06:14	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2022	93	0	false	0	0		0	
2019-04-12 16:06:19	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	720	13	1	false	0	0		0	
2019-04-12 16:06:23	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2144	193	1	false	0	0		0	
2019-04-12 16:06:26	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	536	9	3	false	0	0		0	
2019-04-12 16:06:29	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1836	223	0	false	0	0		0	
2019-04-12 16:06:32	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	812	9	1	false	0	0		0	
2019-04-12 16:06:35	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2040	84	1	false	0	0		0	
2019-04-12 16:06:38	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3508	139	0	false	0	0		0	
2019-04-12 16:06:41	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	674	13	1	false	0	0		0	
2019-04-12 16:06:44	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3460	265	6	false	0	0		0	
2019-04-12 16:06:47	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3388	224	6	false	0	0		0	
2019-04-12 16:06:50	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2620	52	1	false	0	0		0	
2019-04-12 16:06:54	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2692	56	1	false	0	0		0	
2019-04-12 16:06:57	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3514	290	1	false	0	0		0	
2019-04-12 16:07:00	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2232	218	0	false	0	0		0	
2019-04-12 16:07:03	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	4004	289	0	false	0	0		0	
2019-04-12 16:07:07	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2160	228	0	false	0	0		0	
2019-04-12 16:07:10	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3444	287	0	false	0	0		0	
2019-04-12 16:07:13	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2248	224	0	false	0	0		0	
2019-04-12 16:07:16	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	6280	120	1	false	0	0		0	
2019-04-12 16:07:19	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1156	10	0	false	0	0		0	
2019-04-12 16:07:22	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2016	87	0	false	0	0		0	
2019-04-12 16:07:28	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	720	13	1	false	0	0		0	
2019-04-12 16:07:31	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2128	193	1	false	0	0		0	
2019-04-12 16:07:34	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	524	9	3	false	0	0		0	
2019-04-12 16:07:36	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1796	223	0	false	0	0		0	
2019-04-12 16:07:39	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	800	9	1	false	0	0		0	
2019-04-12 16:07:42	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2024	84	1	false	0	0		0	
2019-04-12 16:07:45	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3502	139	0	false	0	0		0	
2019-04-12 16:07:48	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	674	13	1	false	0	0		0	
2019-04-12 16:07:50	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3426	265	6	false	0	0		0	
2019-04-12 16:07:53	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3354	224	6	false	0	0		0	
2019-04-12 16:07:56	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2400	52	1	false	0	0		0	
2019-04-12 16:07:59	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2472	56	1	false	0	0		0	
2019-04-12 16:08:02	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3492	290	1	false	0	0		0	
2019-04-12 16:08:05	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2212	218	0	false	0	0		0	
2019-04-12 16:08:08	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3970	289	0	false	0	0		0	
2019-04-12 16:08:11	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2138	228	0	false	0	0		0	
2019-04-12 16:08:14	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3408	287	0	false	0	0		0	
2019-04-12 16:08:17	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2214	224	0	false	0	0		0	
2019-04-12 16:08:20	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	6218	120	1	false	0	0		0	
2019-04-12 16:08:23	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1144	10	0	false	0	0		0	
2019-04-12 16:08:26	44	44.50	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304817	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx8:LTO=disable,chip=88,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2002	87	0	false	0	0		0	
