
---------- Begin Simulation Statistics ----------
final_tick                               186613343500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 540259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700448                       # Number of bytes of host memory used
host_op_rate                                   854180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   185.10                       # Real time elapsed on the host
host_tick_rate                             1008195226                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     158105592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.186613                       # Number of seconds simulated
sim_ticks                                186613343500                       # Number of ticks simulated
system.cpu.Branches                           8068245                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     158105592                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        373226687                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  373226687                       # Number of busy cycles
system.cpu.num_cc_register_reads             26309364                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50490369                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4194429                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               33007950                       # Number of float alu accesses
system.cpu.num_fp_insts                      33007950                       # number of float instructions
system.cpu.num_fp_register_reads             36021489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28984633                       # number of times the floating registers were written
system.cpu.num_func_calls                      911313                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             137710574                       # Number of integer alu accesses
system.cpu.num_int_insts                    137710574                       # number of integer instructions
system.cpu.num_int_register_reads           303623416                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116067071                       # number of times the integer registers were written
system.cpu.num_load_insts                    42950395                       # Number of load instructions
system.cpu.num_mem_refs                      50914575                       # number of memory refs
system.cpu.num_store_insts                    7964180                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                737110      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                  83725076     52.96%     53.42% # Class of executed instruction
system.cpu.op_class::IntMult                  3991004      2.52%     55.95% # Class of executed instruction
system.cpu.op_class::IntDiv                     35934      0.02%     55.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                 7424559      4.70%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1104      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6594      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2217297      1.40%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13550      0.01%     62.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1026602      0.65%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    341      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             3435965      2.17%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              516159      0.33%     65.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              103976      0.07%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            3955815      2.50%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                256      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::MemRead                 33643170     21.28%     89.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 4944921      3.13%     92.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9307225      5.89%     98.09% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3019259      1.91%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  158105917                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        19366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7993                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50904855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50904855                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50904855                       # number of overall hits
system.cpu.dcache.overall_hits::total        50904855                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9471                       # number of overall misses
system.cpu.dcache.overall_misses::total          9471                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    772098500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    772098500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    772098500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    772098500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50914326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50914326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50914326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50914326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81522.384120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81522.384120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81522.384120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81522.384120                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1912                       # number of writebacks
system.cpu.dcache.writebacks::total              1912                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         9471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9471                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    762627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    762627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    762627500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    762627500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000186                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80522.384120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80522.384120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80522.384120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80522.384120                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8447                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42942431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42942431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    663206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    663206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42950184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42950184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85541.854766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85541.854766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    655453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    655453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84541.854766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84541.854766                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7962424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7962424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    108892500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    108892500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7964142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7964142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63383.294529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63383.294529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62383.294529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62383.294529                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.920596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50914326                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5375.813114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.920596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1023                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101838123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101838123                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42950403                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7964180                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1292                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134836432                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134836432                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134836432                       # number of overall hits
system.cpu.icache.overall_hits::total       134836432                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1131                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1131                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1131                       # number of overall misses
system.cpu.icache.overall_misses::total          1131                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     98289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     98289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98289000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134837563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134837563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134837563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134837563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86904.509284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86904.509284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86904.509284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86904.509284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1131                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97158000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85904.509284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85904.509284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85904.509284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85904.509284                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134836432                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134836432                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1131                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1131                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     98289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86904.509284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86904.509284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85904.509284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85904.509284                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           805.252287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134837563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          119219.772767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   805.252287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.786379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          814                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269676257                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269676257                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   134837674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 186613343500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1246                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1253                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                1246                       # number of overall hits
system.l2.overall_hits::total                    1253                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8225                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1124                       # number of overall misses
system.l2.overall_misses::.cpu.data              8225                       # number of overall misses
system.l2.overall_misses::total                  9349                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    735312000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        830698000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95386000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    735312000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       830698000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10602                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10602                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.868441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881815                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.868441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881815                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84862.989324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89399.635258                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88854.209006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84862.989324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89399.635258                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88854.209006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 930                       # number of writebacks
system.l2.writebacks::total                       930                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9349                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    653062000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    737208000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    653062000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    737208000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.868441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.868441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881815                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74862.989324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79399.635258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78854.209006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74862.989324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79399.635258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78854.209006                       # average overall mshr miss latency
system.l2.replacements                           9846                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1912                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1912                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              317                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          317                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5414                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5414                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   532                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     99003000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99003000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.690338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83476.391231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83476.391231                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     87143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     87143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.690338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73476.391231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73476.391231                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84862.989324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84862.989324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74862.989324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74862.989324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    636309000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    636309000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.907907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.907907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90397.641710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90397.641710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    565919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    565919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.907907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.907907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80397.641710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80397.641710                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.274159                       # Cycle average of tags in use
system.l2.tags.total_refs                       13952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.283533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     204.933311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       216.780167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       601.560681                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.200130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.211699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.587462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999291                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1024                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     49602                       # Number of tag accesses
system.l2.tags.data_accesses                    49602                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001200833750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          104                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          104                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1737                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        930                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18698                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1860                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18698                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1860                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.701923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    136.694045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    245.886503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            49     47.12%     47.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           42     40.38%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            9      8.65%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      2.88%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           104                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.634615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.614718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.825065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     18.27%     18.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.85%     22.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               77     74.04%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           104                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1196672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               119040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5300906500                       # Total gap between requests
system.mem_ctrls.avgGap                     515702.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       143872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1048640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       117376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 770963.090321566444                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 5619319.499519068748                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 628979.674221420311                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2248                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        16450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1860                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     70787000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    591394750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 106796404000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31488.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35951.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  57417421.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       143872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1052800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1196672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       143872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       143872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       119040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       119040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1124                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8225                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9349                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       770963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      5641612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6412575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       770963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       770963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       637897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          637897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       637897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       770963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      5641612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         7050471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                18633                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1834                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               312813000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              93165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          662181750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16788.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35538.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13230                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1386                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   223.874210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   178.084314                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   206.537463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           62      1.06%      1.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4014     68.60%     69.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          893     15.26%     84.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          352      6.02%     90.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          134      2.29%     93.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           87      1.49%     94.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      0.87%     95.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      0.60%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          223      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1192512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             117376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.390283                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.628980                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        21255780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        11297715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       69415080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       4896360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14731076880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4305391260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  68033931360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87177264435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.154507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 176832814500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6231420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3549109000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        20520360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        10906830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       63624540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4677120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14731076880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4382691240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  67968836640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87182333610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.181671                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176663297000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6231420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3718626500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8163                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          930                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6337                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1186                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        25965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        25965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  25965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1315712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1315712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1315712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9349                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            24070000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88130000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              8884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1131                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7753                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27389                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 29968                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       185344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1457024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1642368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            9846                       # Total snoops (count)
system.tol2bus.snoopTraffic                    119040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            20448                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.390894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12455     60.91%     60.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7993     39.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20448                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 186613343500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           14141000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2827500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23677500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
