
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000060                       # Number of seconds simulated
sim_ticks                                    60490500                       # Number of ticks simulated
final_tick                                   60490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195173                       # Simulator instruction rate (inst/s)
host_op_rate                                   195169                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73357812                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745812                       # Number of bytes of host memory used
host_seconds                                     0.82                       # Real time elapsed on the host
sim_insts                                      160932                       # Number of instructions simulated
sim_ops                                        160932                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           24192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        24192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 591                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          399930568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          225357701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625288268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     399930568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399930568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         399930568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         225357701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            625288268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  37888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      60471500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.409524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.460097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.020969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     20.00%     53.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     14.29%     67.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      9.52%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      1.90%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      4.76%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.90%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.90%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13     12.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          105                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      4482250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                15582250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7571.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26321.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       626.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    626.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102147.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       20842000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF         1820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT        36088500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    625288268                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 505                       # Transaction distribution
system.membus.trans_dist::ReadResp                504                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               87                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1183                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               37824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  37824                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              706500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3544748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1996000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                   22172                       # Number of BP lookups
system.cpu.branchPred.condPredicted             14850                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               929                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                12735                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   10810                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.884177                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2254                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 74                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        43440                       # DTB read hits
system.cpu.dtb.read_misses                         31                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    43471                       # DTB read accesses
system.cpu.dtb.write_hits                       17905                       # DTB write hits
system.cpu.dtb.write_misses                         8                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   17913                       # DTB write accesses
system.cpu.dtb.data_hits                        61345                       # DTB hits
system.cpu.dtb.data_misses                         39                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    61384                       # DTB accesses
system.cpu.itb.fetch_hits                       21500                       # ITB hits
system.cpu.itb.fetch_misses                        32                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   21532                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  109                       # Number of system calls
system.cpu.numCycles                           120982                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         186305                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       22172                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13064                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         34544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3833                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  33607                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           554                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     21500                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   537                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             100705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.850007                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.018518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    66161     65.70%     65.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4792      4.76%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2796      2.78%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3086      3.06%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3118      3.10%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2397      2.38%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1726      1.71%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1182      1.17%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    15447     15.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               100705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183267                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.539940                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    35454                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 28213                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     31840                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2427                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2771                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2860                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   104                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 183985                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   276                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2771                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    38096                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    8809                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6047                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     31620                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 13362                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 182650                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   7662                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  4438                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              143573                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                254599                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           253657                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               941                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                126281                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17292                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                229                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            117                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     28038                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                46879                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               19185                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40198                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17560                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     178565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 124                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    167087                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                75                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        100705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.659173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.582987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27215     27.02%     27.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               31793     31.57%     58.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13647     13.55%     72.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               12271     12.19%     84.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10838     10.76%     95.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2504      2.49%     97.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1747      1.73%     99.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 687      0.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          100705                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     443     12.18%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2798     76.91%     89.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   397     10.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               103      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                103948     62.21%     62.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1393      0.83%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                43655     26.13%     89.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               17986     10.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 167087                       # Type of FU issued
system.cpu.iq.rate                           1.381090                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3638                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021773                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             436778                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            195010                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       164842                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1814                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                977                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          907                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 169715                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     907                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4774                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4739                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1477                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           99                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2771                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     723                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   141                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              178768                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               303                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 46879                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                19185                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                124                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            183                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          729                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  912                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                166392                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 43476                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               695                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            79                       # number of nop insts executed
system.cpu.iew.exec_refs                        61393                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    19458                       # Number of branches executed
system.cpu.iew.exec_stores                      17917                       # Number of stores executed
system.cpu.iew.exec_rate                     1.375345                       # Inst execution rate
system.cpu.iew.wb_sent                         165891                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        165749                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    114040                       # num instructions producing a value
system.cpu.iew.wb_consumers                    146854                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.370030                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.776554                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           17739                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               828                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        97934                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.643454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.222545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32661     33.35%     33.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        38453     39.26%     72.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7808      7.97%     80.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3978      4.06%     84.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4032      4.12%     88.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1207      1.23%     90.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2430      2.48%     92.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          716      0.73%     93.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6649      6.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        97934                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               160950                       # Number of instructions committed
system.cpu.commit.committedOps                 160950                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59848                       # Number of memory references committed
system.cpu.commit.loads                         42140                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18527                       # Number of branches committed
system.cpu.commit.fp_insts                        907                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    158446                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1791                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          121      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            99592     61.88%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1387      0.86%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42140     26.18%     89.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          17708     11.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            160950                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  6649                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       269571                       # The number of ROB reads
system.cpu.rob.rob_writes                      360163                       # The number of ROB writes
system.cpu.timesIdled                             321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      160932                       # Number of Instructions Simulated
system.cpu.committedOps                        160932                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.751759                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.751759                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.330214                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.330214                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   231549                       # number of integer regfile reads
system.cpu.int_regfile_writes                  130382                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       905                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        2                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.icache.tags.replacements                60                       # number of replacements
system.cpu.icache.tags.tagsinuse           235.101079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.473545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   235.101079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.459182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.459182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             43378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            43378                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        20969                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20969                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         20969                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        20969                       # number of overall hits
system.cpu.icache.overall_hits::total           20969                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           531                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          531                       # number of overall misses
system.cpu.icache.overall_misses::total           531                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     24588745                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24588745                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     24588745                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24588745                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     24588745                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24588745                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        21500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        21500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        21500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21500                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.024698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024698                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.024698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.024698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024698                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46306.487759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46306.487759                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46306.487759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46306.487759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46306.487759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46306.487759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     17651752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17651752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     17651752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17651752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     17651752                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17651752                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017628                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46574.543536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46574.543536                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46574.543536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46574.543536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46574.543536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46574.543536                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           168.918120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               55680                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.408451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   168.918120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.164959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.164959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            112763                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           112763                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        38389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           38389                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        17291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          17291                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         55680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            55680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        55680                       # number of overall hits
system.cpu.dcache.overall_hits::total           55680                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           178                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          417                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          595                       # number of overall misses
system.cpu.dcache.overall_misses::total           595                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9689250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9689250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     18718744                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18718744                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     28407994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28407994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     28407994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28407994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        38567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        56275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        56275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        56275                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        56275                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004615                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023549                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010573                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010573                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010573                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54433.988764                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54433.988764                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44889.074341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44889.074341                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47744.527731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47744.527731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47744.527731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47744.527731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          330                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          330                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          382                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          213                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6791750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6791750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3912250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3912250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     10704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     10704000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10704000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53902.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53902.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44968.390805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44968.390805                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50253.521127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50253.521127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50253.521127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50253.521127                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
