-makelib ies/dist_mem_gen_v8_0_9 \
  "../../../ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../FPGA-Z.srcs/sources_1/ip/Stack/sim/Stack.vhd" \
-endlib

