{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614636947877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614636947878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  1 18:15:47 2021 " "Processing started: Mon Mar  1 18:15:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614636947878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636947878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCompArch -c SimpleCompArch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636947878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614636948102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cachecontroller-behv " "Found design unit 1: cachecontroller-behv" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955076 ""} { "Info" "ISGN_ENTITY_NAME" "1 cachecontroller " "Found entity 1: cachecontroller" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-behv " "Found design unit 1: cache-behv" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955077 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleCompArch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SimpleCompArch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCompArch-rtl " "Found design unit 1: SimpleCompArch-rtl" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955078 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCompArch " "Found entity 1: SimpleCompArch" {  } { { "SimpleCompArch.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behv " "Found design unit 1: reg_file-behv" {  } { { "reg_file.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955078 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behv " "Found design unit 1: PC-behv" {  } { { "PC.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/PC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955078 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/PC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file obuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obuf-behv " "Found design unit 1: obuf-behv" {  } { { "obuf.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/obuf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955079 ""} { "Info" "ISGN_ENTITY_NAME" "1 obuf " "Found entity 1: obuf" {  } { { "obuf.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/obuf.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MP_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file MP_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/MP_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/MP_lib.vhd" 228 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955080 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behv " "Found design unit 1: IR-behv" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955080 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955081 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unit-struct " "Found design unit 1: ctrl_unit-struct" {  } { { "ctrl_unit.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structure " "Found design unit 1: CPU-structure" {  } { { "CPU.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/CPU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955082 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/CPU.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955082 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behv " "Found design unit 1: alu-behv" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955083 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrmux-behv " "Found design unit 1: addrmux-behv" {  } { { "addrmux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/addrmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955083 ""} { "Info" "ISGN_ENTITY_NAME" "1 addrmux " "Found entity 1: addrmux" {  } { { "addrmux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/addrmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamux-behv " "Found design unit 1: datamux-behv" {  } { { "datamux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datamux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955084 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamux " "Found entity 1: datamux" {  } { { "datamux.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datamux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614636955084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCompArch " "Elaborating entity \"SimpleCompArch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614636955126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Unit1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:Unit1\"" {  } { { "SimpleCompArch.vhd" "Unit1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit CPU:Unit1\|ctrl_unit:Unit0 " "Elaborating entity \"ctrl_unit\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\"" {  } { { "CPU.vhd" "Unit0" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/CPU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:Unit1\|ctrl_unit:Unit0\|controller:U0 " "Elaborating entity \"controller\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|controller:U0\"" {  } { { "ctrl_unit.vhd" "U0" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955129 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "usedelay controller.vhd(50) " "VHDL Process Statement warning at controller.vhd(50): inferring latch(es) for signal or variable \"usedelay\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614636955131 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "usedelay controller.vhd(50) " "Inferred latch for \"usedelay\" at controller.vhd(50)" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955131 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:Unit1\|ctrl_unit:Unit0\|PC:U1 " "Elaborating entity \"PC\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|PC:U1\"" {  } { { "ctrl_unit.vhd" "U1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:Unit1\|ctrl_unit:Unit0\|IR:U2 " "Elaborating entity \"IR\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\"" {  } { { "ctrl_unit.vhd" "U2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955132 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRout IR.vhd(24) " "VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"IRout\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir_addr IR.vhd(24) " "VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"dir_addr\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[0\] IR.vhd(24) " "Inferred latch for \"dir_addr\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[1\] IR.vhd(24) " "Inferred latch for \"dir_addr\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[2\] IR.vhd(24) " "Inferred latch for \"dir_addr\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[3\] IR.vhd(24) " "Inferred latch for \"dir_addr\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[4\] IR.vhd(24) " "Inferred latch for \"dir_addr\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[5\] IR.vhd(24) " "Inferred latch for \"dir_addr\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[6\] IR.vhd(24) " "Inferred latch for \"dir_addr\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[7\] IR.vhd(24) " "Inferred latch for \"dir_addr\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[8\] IR.vhd(24) " "Inferred latch for \"dir_addr\[8\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[9\] IR.vhd(24) " "Inferred latch for \"dir_addr\[9\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[10\] IR.vhd(24) " "Inferred latch for \"dir_addr\[10\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[11\] IR.vhd(24) " "Inferred latch for \"dir_addr\[11\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[12\] IR.vhd(24) " "Inferred latch for \"dir_addr\[12\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[13\] IR.vhd(24) " "Inferred latch for \"dir_addr\[13\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[14\] IR.vhd(24) " "Inferred latch for \"dir_addr\[14\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir_addr\[15\] IR.vhd(24) " "Inferred latch for \"dir_addr\[15\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[0\] IR.vhd(24) " "Inferred latch for \"IRout\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[1\] IR.vhd(24) " "Inferred latch for \"IRout\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[2\] IR.vhd(24) " "Inferred latch for \"IRout\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[3\] IR.vhd(24) " "Inferred latch for \"IRout\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[4\] IR.vhd(24) " "Inferred latch for \"IRout\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[5\] IR.vhd(24) " "Inferred latch for \"IRout\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[6\] IR.vhd(24) " "Inferred latch for \"IRout\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[7\] IR.vhd(24) " "Inferred latch for \"IRout\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[8\] IR.vhd(24) " "Inferred latch for \"IRout\[8\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[9\] IR.vhd(24) " "Inferred latch for \"IRout\[9\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[10\] IR.vhd(24) " "Inferred latch for \"IRout\[10\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955133 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[11\] IR.vhd(24) " "Inferred latch for \"IRout\[11\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955134 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[12\] IR.vhd(24) " "Inferred latch for \"IRout\[12\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955134 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[13\] IR.vhd(24) " "Inferred latch for \"IRout\[13\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955134 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[14\] IR.vhd(24) " "Inferred latch for \"IRout\[14\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955134 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRout\[15\] IR.vhd(24) " "Inferred latch for \"IRout\[15\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614636955134 "|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrmux CPU:Unit1\|ctrl_unit:Unit0\|addrmux:U3 " "Elaborating entity \"addrmux\" for hierarchy \"CPU:Unit1\|ctrl_unit:Unit0\|addrmux:U3\"" {  } { { "ctrl_unit.vhd" "U3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/ctrl_unit.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:Unit1\|datapath:Unit1 " "Elaborating entity \"datapath\" for hierarchy \"CPU:Unit1\|datapath:Unit1\"" {  } { { "CPU.vhd" "Unit1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/CPU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamux CPU:Unit1\|datapath:Unit1\|datamux:U1 " "Elaborating entity \"datamux\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|datamux:U1\"" {  } { { "datapath.vhd" "U1" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file CPU:Unit1\|datapath:Unit1\|reg_file:U2 " "Elaborating entity \"reg_file\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|reg_file:U2\"" {  } { { "datapath.vhd" "U2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:Unit1\|datapath:Unit1\|alu:U3 " "Elaborating entity \"alu\" for hierarchy \"CPU:Unit1\|datapath:Unit1\|alu:U3\"" {  } { { "datapath.vhd" "U3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/datapath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cachecontroller cachecontroller:Unit2 " "Elaborating entity \"cachecontroller\" for hierarchy \"cachecontroller:Unit2\"" {  } { { "SimpleCompArch.vhd" "Unit2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955141 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mdout_bus cachecontroller.vhd(33) " "VHDL Signal Declaration warning at cachecontroller.vhd(33): used implicit default value for signal \"mdout_bus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614636955142 "|SimpleCompArch|cachecontroller:Unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cachecontroller:Unit2\|cache:Unit2 " "Elaborating entity \"cache\" for hierarchy \"cachecontroller:Unit2\|cache:Unit2\"" {  } { { "cachecontroller.vhd" "Unit2" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache_mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache_mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614636955235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cachecontroller:Unit2\|memory:Unit3 " "Elaborating entity \"memory\" for hierarchy \"cachecontroller:Unit2\|memory:Unit3\"" {  } { { "cachecontroller.vhd" "Unit3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955255 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tmp_ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tmp_ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1614636955438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obuf obuf:Unit3 " "Elaborating entity \"obuf\" for hierarchy \"obuf:Unit3\"" {  } { { "SimpleCompArch.vhd" "Unit3" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/SimpleCompArch.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614636955446 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[0\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[1\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[2\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[0\]\[3\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[0\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[1\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[2\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[1\]\[3\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[0\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[1\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[2\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[2\]\[3\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[0\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[1\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[2\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[0\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[0\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[1\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[1\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[2\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[2\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[3\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[3\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[4\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[4\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[5\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[5\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[6\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[6\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[7\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[7\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[8\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[8\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[9\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[9\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[10\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[10\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[11\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[11\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[12\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[12\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[13\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[13\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[14\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[14\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[15\]~0 " "Converted tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|cache_mem\[3\]\[3\]\[15\]~0\" feeding internal logic into a wire" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1614636958529 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1614636958529 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[0\] D_mdout_bus\[0\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[0\]\" to the node \"D_mdout_bus\[0\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[1\] D_mdout_bus\[1\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[1\]\" to the node \"D_mdout_bus\[1\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[2\] D_mdout_bus\[2\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[2\]\" to the node \"D_mdout_bus\[2\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[3\] D_mdout_bus\[3\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[3\]\" to the node \"D_mdout_bus\[3\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[4\] D_mdout_bus\[4\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[4\]\" to the node \"D_mdout_bus\[4\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[5\] D_mdout_bus\[5\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[5\]\" to the node \"D_mdout_bus\[5\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[6\] D_mdout_bus\[6\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[6\]\" to the node \"D_mdout_bus\[6\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[7\] D_mdout_bus\[7\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[7\]\" to the node \"D_mdout_bus\[7\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[8\] D_mdout_bus\[8\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[8\]\" to the node \"D_mdout_bus\[8\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[9\] D_mdout_bus\[9\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[9\]\" to the node \"D_mdout_bus\[9\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[10\] D_mdout_bus\[10\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[10\]\" to the node \"D_mdout_bus\[10\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[11\] D_mdout_bus\[11\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[11\]\" to the node \"D_mdout_bus\[11\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[12\] D_mdout_bus\[12\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[12\]\" to the node \"D_mdout_bus\[12\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[13\] D_mdout_bus\[13\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[13\]\" to the node \"D_mdout_bus\[13\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[14\] D_mdout_bus\[14\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[14\]\" to the node \"D_mdout_bus\[14\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "cachecontroller:Unit2\|outBuf\[15\] D_mdout_bus\[15\] " "Removed fan-out from the always-disabled I/O buffer \"cachecontroller:Unit2\|outBuf\[15\]\" to the node \"D_mdout_bus\[15\]\"" {  } { { "cachecontroller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cachecontroller.vhd" 41 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987424 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1614636987424 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[0\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[0\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[1\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[1\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[2\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[2\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[3\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[3\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[4\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[4\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[5\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[5\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[6\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[6\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[7\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[7\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[8\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[8\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[8\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[8\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[9\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[9\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[9\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[9\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[10\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[10\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[10\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[10\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[11\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[11\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[11\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[11\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[12\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[12\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[12\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[12\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[13\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[13\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[13\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[13\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[14\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[14\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[14\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[14\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cachecontroller:Unit2\|cache:Unit2\|word_out\[15\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[15\] " "Converted the fan-out from the tri-state buffer \"cachecontroller:Unit2\|cache:Unit2\|word_out\[15\]\" to the node \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[15\]\" into an OR gate" {  } { { "cache.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/cache.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1614636987425 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1614636987425 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[0\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[0\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[1\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[1\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[2\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[2\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[3\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[3\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[4\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[4\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[5\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[5\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[6\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[6\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\] CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\] " "Duplicate LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|IRout\[7\]\" merged with LATCH primitive \"CPU:Unit1\|ctrl_unit:Unit0\|IR:U2\|dir_addr\[7\]\"" {  } { { "IR.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/IR.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1614636987452 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1614636987452 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd" 54 -1 0 } } { "controller.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/controller.vhd" 30 -1 0 } } { "memory.vhd" "" { Text "/home/chris/Documents/Git_Repos/School/Winter2021/ECE4242/CacheMemDesign/Enhanced/memory.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1614636988529 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1614636988530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614637002329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "263 " "263 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614637044803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614637047315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614637047315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56864 " "Implemented 56864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614637050253 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614637050253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56764 " "Implemented 56764 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614637050253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614637050253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 295 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 295 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614637050307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  1 18:17:30 2021 " "Processing ended: Mon Mar  1 18:17:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614637050307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614637050307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614637050307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614637050307 ""}
