{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8304098b-9e39-4751-aa9f-b75a16d72c31",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pathlib\n",
    "import sys\n",
    "\n",
    "HOME = os.environ.get('HOME', None)\n",
    "PATH = os.environ.get('PATH', None)\n",
    "\n",
    "%env PDK_ROOT={HOME}/eda-toolchain/share/pdk\n",
    "%env PDK=sky130A\n",
    "%env STD_CELL_LIBRARY=sky130_fd_sc_hd\n",
    "%env STD_CELL_LIBRARY_OPT=sky130_fd_sc_hd\n",
    "%env OPENLANE_LOCAL_INSTALL=1\n",
    "%env PATH={PATH}:{HOME}/eda-toolchain/OpenLane:{HOME}/eda-toolchain/OpenLane/scripts"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6d792205-a80a-4312-8f02-5ff7c2d08a6a",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile inverter.v\n",
    "module inverter(input in, output logic out, input clk, input rst_b);\n",
    "    always_ff @(posedge clk or negedge rst_b)\n",
    "      if (!rst_b) out <= 1'b0;\n",
    "      else        out <= !in;\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4fb92e97-4c46-40ca-9834-98343007c476",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile config.tcl\n",
    "set ::env(DESIGN_NAME) inverter\n",
    "set ::env(VERILOG_FILES) \"inverter.v\"\n",
    "set ::env(CLOCK_TREE_SYNTH) 1\n",
    "set ::env(CLOCK_PORT) \"clk\"\n",
    "set ::env(PL_RANDOM_GLB_PLACEMENT) 1\n",
    "set ::env(FP_SIZING) absolute\n",
    "set ::env(DIE_AREA) \"0 0 50 50\"\n",
    "set ::env(PL_TARGET_DENSITY) 0.80\n",
    "set ::env(FP_PDN_HORIZONTAL_HALO) 6\n",
    "set ::env(FP_PDN_VERTICAL_HALO) 6\n",
    "set ::env(DIODE_INSERTION_STRATEGY) 3\n",
    "\n",
    "# disable version checks because we use conda packaged versions\n",
    "set ::env(TEST_MISMATCHES) none\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "93fa6d7b-9621-4960-a8ab-43ad884523c1",
   "metadata": {},
   "outputs": [],
   "source": [
    "!flow.tcl -design ."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1603aa5f-f877-42d0-ad60-ed5f469cc8cd",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pathlib\n",
    "import gdstk\n",
    "import IPython.display\n",
    "\n",
    "gdss = sorted(pathlib.Path('runs').glob('*/results/final/gds/*.gds'))\n",
    "library = gdstk.read_gds(gdss[-1])\n",
    "top_cells = library.top_level()\n",
    "top_cells[0].write_svg('inverter.svg')\n",
    "IPython.display.SVG('inverter.svg')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6b821a28-b96b-434f-96d4-dfb426bc83f9",
   "metadata": {},
   "outputs": [],
   "source": [
    "test_inv = f\"\"\"\n",
    "**.subckt test_inv\n",
    "C1 Z[1] 0 4f m=1\n",
    "C2 Z[2] 0 4f m=1\n",
    "C3 Z[3] 0 4f m=1\n",
    "C4 Z[4] 0 4f m=1\n",
    "C5 Z[5] 0 4f m=1\n",
    "C6 Z[6] 0 4f m=1\n",
    "C7 Z[0] 0 4.01f m=1\n",
    "C8 Y[1] 0 4f m=1\n",
    "C9 Y[2] 0 4f m=1\n",
    "C10 Y[3] 0 4f m=1\n",
    "C11 Y[4] 0 4f m=1\n",
    "C12 Y[5] 0 4f m=1\n",
    "C13 Y[6] 0 4f m=1\n",
    "C14 Y[0] 0 4.01f m=1\n",
    "x4 Z[1] Z[0] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x1 Z[2] Z[1] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x2 Z[3] Z[2] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x3 Z[4] Z[3] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x5 Z[5] Z[4] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x6 Z[6] Z[5] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x7 Z[0] Z[6] VCC VSS not W_N=1 L_N=0.15 W_P=2 L_P=0.15 m=1\n",
    "x8 Y[0] Y[1] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "x9 Y[1] Y[2] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "x10 Y[2] Y[3] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "x11 Y[3] Y[4] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "x12 Y[4] Y[5] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "x13 Y[5] Y[6] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "x14 Y[6] Y[0] VCC VSS lvtnot W_N=1 L_N=0.15 W_P=2 L_P=0.35 m=1\n",
    "**** begin user architecture code\n",
    "\n",
    "\n",
    "vvss vss 0 dc 0\n",
    "vvcc vcc 0 pwl 0 0 10n 0 10.1n 1.8 20n 1.8 20.1n 0\n",
    "**** interactive sim\n",
    "*.control\n",
    "*save all\n",
    "*tran 0.01n 30n\n",
    "*plot \"z[2]\" \"z[3]\" \"z[4]\"\n",
    "*plot \"y[2]\" \"y[3]\" \"y[4]\"\n",
    "*write test_inv.raw\n",
    "*.endc\n",
    "**** batch mode sim\n",
    ".tran 0.01n 30n\n",
    ".save all\n",
    "\n",
    "\n",
    "** opencircuitdesign pdks install\n",
    ".lib {HOME}/eda-toolchain/share/pdk/sky130A/libs.tech/ngspice/sky130.lib.spice tt\n",
    "\n",
    "\n",
    "**** end user architecture code\n",
    "**.ends\n",
    "\n",
    "* expanding   symbol:  sky130_tests/not.sym # of pins=2\n",
    "** sym_path: {HOME}/eda-toolchain/share/pdk/sky130A/libs.tech/xschem/sky130_tests/not.sym\n",
    "** sch_path: {HOME}/eda-toolchain/share/pdk/sky130A/libs.tech/xschem/sky130_tests/not.sch\n",
    ".subckt not y a  VCCPIN  VSSPIN      W_N=1 L_N=0.15 W_P=2 L_P=0.15\n",
    "*.opin y\n",
    "*.ipin a\n",
    "XM1 y a VSSPIN VSSPIN sky130_fd_pr__nfet_01v8 L=L_N W=W_N nf=1 ad='int((nf+1)/2) * W/nf * 0.29' as='int((nf+2)/2) * W/nf * 0.29'\n",
    "+ pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' nrd='0.29 / W' nrs='0.29 / W'\n",
    "+ sa=0 sb=0 sd=0 mult=1 m=1\n",
    "XM2 y a VCCPIN VCCPIN sky130_fd_pr__pfet_01v8 L=L_P W=W_P nf=1 ad='int((nf+1)/2) * W/nf * 0.29' as='int((nf+2)/2) * W/nf * 0.29'\n",
    "+ pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' nrd='0.29 / W' nrs='0.29 / W'\n",
    "+ sa=0 sb=0 sd=0 mult=1 m=1\n",
    ".ends\n",
    "\n",
    "\n",
    "* expanding   symbol:  sky130_tests/lvtnot.sym # of pins=2\n",
    "** sym_path: {HOME}/eda-toolchain/share/pdk/sky130A/libs.tech/xschem/sky130_tests/lvtnot.sym\n",
    "** sch_path: {HOME}/eda-toolchain/share/pdk/sky130A/libs.tech/xschem/sky130_tests/lvtnot.sch\n",
    ".subckt lvtnot a y  VCCPIN  VSSPIN      W_N=1 L_N=0.15 W_P=2 L_P=0.35\n",
    "*.opin y\n",
    "*.ipin a\n",
    "XM2 y a VCCPIN VCCPIN sky130_fd_pr__pfet_01v8_lvt L=L_P W=W_P nf=1 ad='int((nf+1)/2) * W/nf * 0.29' as='int((nf+2)/2) * W/nf * 0.29'\n",
    "+ pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' nrd='0.29 / W' nrs='0.29 / W'\n",
    "+ sa=0 sb=0 sd=0 mult=1 m=1\n",
    "XM1 y a VSSPIN VSSPIN sky130_fd_pr__nfet_01v8_lvt L=L_N W=W_N nf=1 ad='int((nf+1)/2) * W/nf * 0.29' as='int((nf+2)/2) * W/nf * 0.29'\n",
    "+ pd='2*int((nf+1)/2) * (W/nf + 0.29)' ps='2*int((nf+2)/2) * (W/nf + 0.29)' nrd='0.29 / W' nrs='0.29 / W'\n",
    "+ sa=0 sb=0 sd=0 mult=1 m=1\n",
    ".ends\n",
    "\n",
    ".end\n",
    "\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "26c080ae-2b4e-4fb9-9173-3770ebce4015",
   "metadata": {},
   "outputs": [],
   "source": [
    "%store test_inv >test_inv.spice"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3e01e8cf-e282-4dfc-9b3b-a4d03730bc4d",
   "metadata": {},
   "outputs": [],
   "source": [
    "!ngspice -b -r test_inv.raw -i test_inv.spice"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "id": "a0d365f2-5cc5-4207-814f-ea798d019a40",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting inverter_tb.cpp\n"
     ]
    }
   ],
   "source": [
    "%%writefile inverter_tb.cpp\n",
    "\n",
    "#include <stdlib.h>\n",
    "#include <iostream>\n",
    "#include <verilated.h>\n",
    "#include <verilated_vcd_c.h>\n",
    "#include \"Vinverter.h\"\n",
    "#include \"Vinverter___024root.h\"\n",
    "\n",
    "#define MAX_SIM_TIME 20\n",
    "vluint64_t sim_time = 0;\n",
    "\n",
    "int main(int argc, char** argv, char** env) {\n",
    "    Vinverter *dut = new Vinverter;\n",
    "\n",
    "    Verilated::traceEverOn(true);\n",
    "    VerilatedVcdC *m_trace = new VerilatedVcdC;\n",
    "    dut->trace(m_trace, 5);\n",
    "    m_trace->open(\"waveform.vcd\");\n",
    "    \n",
    "    dut->rst_b = 0;\n",
    "    \n",
    "    bool out;\n",
    "    while (sim_time < MAX_SIM_TIME) {\n",
    "        if(sim_time > 1 && sim_time < 3){\n",
    "            dut->rst_b = 1;\n",
    "            dut->in = 1;\n",
    "        }\n",
    "        dut->clk ^= 1;\n",
    "        dut->in = ou;\n",
    "        dut->eval();\n",
    "\n",
    "        printf(\"Out is %d\\n\", out);\n",
    "        out = dut->out;\n",
    "        m_trace->dump(sim_time);\n",
    "        sim_time++;\n",
    "    }\n",
    "\n",
    "    m_trace->close();\n",
    "    delete dut;\n",
    "    exit(EXIT_SUCCESS);\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "id": "02a3d919-9711-4c2c-9c2f-60a68f4212d5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/home/monib/eda-toolchain/notebooks/obj_dir'\n",
      "g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o inverter_tb.o ../inverter_tb.cpp\n",
      "g++    inverter_tb.o verilated.o verilated_vcd_c.o Vinverter__ALL.a      -o Vinverter\n",
      "make: Leaving directory '/home/monib/eda-toolchain/notebooks/obj_dir'\n",
      "Out is 0\n",
      "Out is 0\n",
      "Out is 0\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n",
      "Out is 1\n"
     ]
    }
   ],
   "source": [
    "!verilator -Wall --trace -cc inverter.v --exe inverter_tb.cpp\n",
    "!make -C obj_dir -f Vinverter.mk Vinverter\n",
    "!./obj_dir/Vinverter\n",
    "#!gtkwave waveform.vcd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "85028c2e-159a-4869-bbde-8d390f8d5da4",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
