0.7
2020.1
May 27 2020
20:09:33
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/practica2-2/practica2-2.sim/sim_1/impl/timing/xsim/test_time_impl.v,1679800325,verilog,,,,completeAssembly;glbl,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/practica2-2/practica2-2.srcs/sim_1/new/test.vhd,1679796069,vhdl,,,,test,,,,,,,,
