Simulator report for CRONOMETRUINVERS
Thu Feb 16 15:39:05 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 215 nodes    ;
; Simulation Coverage         ;      74.42 % ;
; Total Number of Transitions ; 64178        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Arria GX     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; final.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      74.42 % ;
; Total nodes checked                                 ; 215          ;
; Total output ports checked                          ; 215          ;
; Total output ports with complete 1/0-value coverage ; 160          ;
; Total output ports with no 1/0-value coverage       ; 41           ;
; Total output ports with no 1-value coverage         ; 45           ;
; Total output ports with no 0-value coverage         ; 51           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                    ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |CRONOMETRUINVERS|A                                                  ; |CRONOMETRUINVERS|A                                                  ; pin_out          ;
; |CRONOMETRUINVERS|Frecventa                                          ; |CRONOMETRUINVERS|Frecventa                                          ; out              ;
; |CRONOMETRUINVERS|tact                                               ; |CRONOMETRUINVERS|tact                                               ; out              ;
; |CRONOMETRUINVERS|inst2                                              ; |CRONOMETRUINVERS|inst2                                              ; out0             ;
; |CRONOMETRUINVERS|B                                                  ; |CRONOMETRUINVERS|B                                                  ; pin_out          ;
; |CRONOMETRUINVERS|C                                                  ; |CRONOMETRUINVERS|C                                                  ; pin_out          ;
; |CRONOMETRUINVERS|D                                                  ; |CRONOMETRUINVERS|D                                                  ; pin_out          ;
; |CRONOMETRUINVERS|E                                                  ; |CRONOMETRUINVERS|E                                                  ; pin_out          ;
; |CRONOMETRUINVERS|F                                                  ; |CRONOMETRUINVERS|F                                                  ; pin_out          ;
; |CRONOMETRUINVERS|G                                                  ; |CRONOMETRUINVERS|G                                                  ; pin_out          ;
; |CRONOMETRUINVERS|I0                                                 ; |CRONOMETRUINVERS|I0                                                 ; pin_out          ;
; |CRONOMETRUINVERS|I1                                                 ; |CRONOMETRUINVERS|I1                                                 ; pin_out          ;
; |CRONOMETRUINVERS|I2                                                 ; |CRONOMETRUINVERS|I2                                                 ; pin_out          ;
; |CRONOMETRUINVERS|I3                                                 ; |CRONOMETRUINVERS|I3                                                 ; pin_out          ;
; |CRONOMETRUINVERS|I4                                                 ; |CRONOMETRUINVERS|I4                                                 ; pin_out          ;
; |CRONOMETRUINVERS|ds0                                                ; |CRONOMETRUINVERS|ds0                                                ; pin_out          ;
; |CRONOMETRUINVERS|ds1                                                ; |CRONOMETRUINVERS|ds1                                                ; pin_out          ;
; |CRONOMETRUINVERS|s3                                                 ; |CRONOMETRUINVERS|s3                                                 ; pin_out          ;
; |CRONOMETRUINVERS|s2                                                 ; |CRONOMETRUINVERS|s2                                                 ; pin_out          ;
; |CRONOMETRUINVERS|s1                                                 ; |CRONOMETRUINVERS|s1                                                 ; pin_out          ;
; |CRONOMETRUINVERS|s0                                                 ; |CRONOMETRUINVERS|s0                                                 ; pin_out          ;
; |CRONOMETRUINVERS|ds3                                                ; |CRONOMETRUINVERS|ds3                                                ; pin_out          ;
; |CRONOMETRUINVERS|ds2                                                ; |CRONOMETRUINVERS|ds2                                                ; pin_out          ;
; |CRONOMETRUINVERS|zs2                                                ; |CRONOMETRUINVERS|zs2                                                ; pin_out          ;
; |CRONOMETRUINVERS|zs1                                                ; |CRONOMETRUINVERS|zs1                                                ; pin_out          ;
; |CRONOMETRUINVERS|zs0                                                ; |CRONOMETRUINVERS|zs0                                                ; pin_out          ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst5             ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst5             ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst3             ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst3             ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|inst3                        ; |CRONOMETRUINVERS|numaratorinvers:inst4|inst3                        ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|inst8                        ; |CRONOMETRUINVERS|numaratorinvers:inst4|inst8                        ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst5           ; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst5           ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst3           ; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst3           ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst        ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst        ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1       ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1       ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1~0     ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1~0     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1~1     ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1~1     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1~2     ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst1~2     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst3       ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst3       ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2       ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2       ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2~0     ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2~0     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2~1     ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2~1     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2~2     ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst2~2     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst4       ; |CRONOMETRUINVERS|numaratorinvers:inst4|num6invers:inst2|inst4       ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst       ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1      ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1~0    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1~0    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1~1    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1~1    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1~2    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst1~2    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst5      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst5      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst9      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst9      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst7      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst7      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2      ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2~0    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2~0    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2~1    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2~1    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2~2    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst2~2    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst11     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst11     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst12     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst12     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3      ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3~0    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3~0    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3~1    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3~1    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3~2    ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst3~2    ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst13     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst13     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst8      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst1|inst8      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst        ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst        ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1       ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1~0     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1~0     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1~1     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1~1     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1~2     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst1~2     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst5       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst5       ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst9       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst9       ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst7       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst7       ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2       ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2~0     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2~0     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2~1     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2~1     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2~2     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst2~2     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst11      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst11      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst12      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst12      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3       ; regout           ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3~0     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3~0     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3~1     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3~1     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3~2     ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst3~2     ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst13      ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst13      ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst8       ; |CRONOMETRUINVERS|numaratorinvers:inst4|numinvers10:inst|inst8       ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst5      ; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst5      ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst6      ; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst6      ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst7      ; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst7      ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst8      ; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst8      ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst9      ; |CRONOMETRUINVERS|AfisareMux:inst3|Decodificator36:inst39|inst9      ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|81         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|81         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|79         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|79         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|78         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|78         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|71         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|71         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|67         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|67         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|59         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|59         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|60         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|60         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|72         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|72         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|68         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|68         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|61         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|61         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|62         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|62         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|83         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|83         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|73         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|73         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|63         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst3|f81mux:sub|63         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|81         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|81         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|79         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|79         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|78         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|78         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|71         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|71         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|67         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|67         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|59         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|59         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|60         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|60         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|72         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|72         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|68         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|68         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|61         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|61         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|81         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|81         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|79         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|79         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|78         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|78         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|71         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|71         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|67         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|67         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|59         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|59         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|60         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|60         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|72         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|72         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|68         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|68         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|61         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|61         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|83         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|83         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|73         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|73         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|63         ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|63         ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst       ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst       ; regout           ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst~0     ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst~0     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst2      ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst2      ; regout           ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst2~0    ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst2~0    ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst7      ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst7      ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1      ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1      ; regout           ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1~0    ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1~0    ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1~1    ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1~1    ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1~2    ; |CRONOMETRUINVERS|AfisareMux:inst3|numaratormodulo5:inst4|inst1~2    ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|81          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|81          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|79          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|79          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|78          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|78          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|71          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|71          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|67          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|67          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|59          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|59          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|60          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|60          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|83          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|83          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|73          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|73          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|63          ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst|f81mux:sub|63          ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst11 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst11 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst5  ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst5  ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst   ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst   ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst16 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst16 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst14 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst14 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst12 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst12 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst17 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst17 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst21 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst21 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst20 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst20 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst22 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst22 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst23 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst23 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst29 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst29 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst26 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst26 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst25 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst25 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst35 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst35 ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst30 ; |CRONOMETRUINVERS|AfisareMux:inst3|DecodificatorBCDAnod:inst5|inst30 ; out0             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |CRONOMETRUINVERS|incrementaresec                                ; |CRONOMETRUINVERS|incrementaresec                                ; out              ;
; |CRONOMETRUINVERS|Start/Stop                                     ; |CRONOMETRUINVERS|Start/Stop                                     ; out              ;
; |CRONOMETRUINVERS|reset                                          ; |CRONOMETRUINVERS|reset                                          ; out              ;
; |CRONOMETRUINVERS|Incrementaremin                                ; |CRONOMETRUINVERS|Incrementaremin                                ; out              ;
; |CRONOMETRUINVERS|incrementarezecimin                            ; |CRONOMETRUINVERS|incrementarezecimin                            ; out              ;
; |CRONOMETRUINVERS|m1                                             ; |CRONOMETRUINVERS|m1                                             ; pin_out          ;
; |CRONOMETRUINVERS|m2                                             ; |CRONOMETRUINVERS|m2                                             ; pin_out          ;
; |CRONOMETRUINVERS|m0                                             ; |CRONOMETRUINVERS|m0                                             ; pin_out          ;
; |CRONOMETRUINVERS|m3                                             ; |CRONOMETRUINVERS|m3                                             ; pin_out          ;
; |CRONOMETRUINVERS|zm1                                            ; |CRONOMETRUINVERS|zm1                                            ; pin_out          ;
; |CRONOMETRUINVERS|zm2                                            ; |CRONOMETRUINVERS|zm2                                            ; pin_out          ;
; |CRONOMETRUINVERS|zm0                                            ; |CRONOMETRUINVERS|zm0                                            ; pin_out          ;
; |CRONOMETRUINVERS|numaratorminute:inst|inst6                     ; |CRONOMETRUINVERS|numaratorminute:inst|inst6                     ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst5         ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst5         ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst3         ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst3         ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst          ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst          ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst      ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst      ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1     ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~0   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~0   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~1   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~1   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~2   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~2   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst3     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst3     ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2     ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~0   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~0   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~1   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~1   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~2   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~2   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst4     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst4     ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst          ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst          ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst    ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst    ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1   ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~1 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~1 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst5   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst5   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst7   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst7   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2   ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~1 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~1 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3   ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~0 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~0 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~1 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~1 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~2 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~2 ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst        ; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst        ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|62     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|62     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|83     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|83     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|73     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|73     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|63     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|63     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|62     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|62     ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |CRONOMETRUINVERS|incrementaresec                                ; |CRONOMETRUINVERS|incrementaresec                                ; out              ;
; |CRONOMETRUINVERS|set                                            ; |CRONOMETRUINVERS|set                                            ; out              ;
; |CRONOMETRUINVERS|Start/Stop                                     ; |CRONOMETRUINVERS|Start/Stop                                     ; out              ;
; |CRONOMETRUINVERS|reset                                          ; |CRONOMETRUINVERS|reset                                          ; out              ;
; |CRONOMETRUINVERS|Incrementaremin                                ; |CRONOMETRUINVERS|Incrementaremin                                ; out              ;
; |CRONOMETRUINVERS|incrementarezecimin                            ; |CRONOMETRUINVERS|incrementarezecimin                            ; out              ;
; |CRONOMETRUINVERS|m1                                             ; |CRONOMETRUINVERS|m1                                             ; pin_out          ;
; |CRONOMETRUINVERS|m2                                             ; |CRONOMETRUINVERS|m2                                             ; pin_out          ;
; |CRONOMETRUINVERS|m3                                             ; |CRONOMETRUINVERS|m3                                             ; pin_out          ;
; |CRONOMETRUINVERS|zm1                                            ; |CRONOMETRUINVERS|zm1                                            ; pin_out          ;
; |CRONOMETRUINVERS|zm2                                            ; |CRONOMETRUINVERS|zm2                                            ; pin_out          ;
; |CRONOMETRUINVERS|zm0                                            ; |CRONOMETRUINVERS|zm0                                            ; pin_out          ;
; |CRONOMETRUINVERS|numaratorminute:inst|inst6                     ; |CRONOMETRUINVERS|numaratorminute:inst|inst6                     ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst5         ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst5         ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst3         ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst3         ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst          ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst3|inst          ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst      ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst      ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1     ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~0   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~0   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~1   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~1   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~2   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst1~2   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst3     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst3     ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2     ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~0   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~0   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~1   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~1   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~2   ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst2~2   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst4     ; |CRONOMETRUINVERS|numaratorminute:inst|num6invers:inst|inst4     ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst          ; |CRONOMETRUINVERS|numaratorminute:inst|Mux21:inst2|inst          ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1   ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~0 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~0 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~1 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~1 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~2 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst1~2 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst5   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst5   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst9   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst9   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst7   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst7   ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2   ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~0 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~0 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~1 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~1 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~2 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst2~2 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst11  ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst11  ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst12  ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst12  ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3   ; regout           ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~0 ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst3~0 ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst13  ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst13  ; out0             ;
; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst8   ; |CRONOMETRUINVERS|numaratorminute:inst|numinvers10:inst1|inst8   ; out0             ;
; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst        ; |CRONOMETRUINVERS|numaratorinvers:inst4|Mux21:inst13|inst        ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|62     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|62     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|83     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|83     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|73     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|73     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|63     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst2|f81mux:sub|63     ; out0             ;
; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|62     ; |CRONOMETRUINVERS|AfisareMux:inst3|81mux:inst1|f81mux:sub|62     ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Feb 16 15:39:05 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CRONOMETRUINVERS -c CRONOMETRUINVERS
Info: Using vector source file "E:/inceput proiect/final.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      74.42 %
Info: Number of transitions in simulation is 64178
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Thu Feb 16 15:39:05 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


