// a7ng_sparse_dir_axi.sv — U4-PRE0-SPARSE-DIR-GEOMETRY-AUTHORITY-00
// P4_4k_h64 AXI directory + posting walker.
// Exact keys T0=k0 T1=k1 T2=k2 T3=k3. No synthetic XOR keys.
// Probe enable is k*_valid, NEVER (key != 0).
// PROGRAM=NO. SoC integration = NO. U4-MEM02 not opened here.
`timescale 1ns / 1ps

module a7ng_sparse_dir_axi #(
  parameter int unsigned N_TABLES   = 4,
  parameter int unsigned N_BUCKETS  = 4096,
  parameter int unsigned CAND_CAP   = 64,
  parameter int unsigned ID_W       = 20,
  parameter logic [27:0] INDEX_BASE = 28'h0500_0000
) (
  input  logic                 clk,
  input  logic                 rst_n,
  input  logic [15:0]          live_epoch_i,
  input  logic                 q_v,
  output logic                 q_ready,
  input  logic [15:0]          k0_i,
  input  logic [15:0]          k1_i,
  input  logic [15:0]          k2_i,
  input  logic [15:0]          k3_i,
  input  logic                 k0_valid_i,
  input  logic                 k1_valid_i,
  input  logic                 k2_valid_i,
  input  logic                 k3_valid_i,
  output logic                 cand_v,
  input  logic                 cand_ready,
  output logic [ID_W-1:0]      cand_id,
  output logic                 q_done,
  output logic                 q_overflow_o,
  output logic [15:0]          n_emit_o,
  output logic [15:0]          n_dup_o,
  output logic [15:0]          n_trunc_o,
  output logic [15:0]          n_dir_ar_o,
  output logic [15:0]          n_post_ar_o,
  output logic [3:0]           probed_mask_o,
  output logic [3:0]           m_axi_arid,
  output logic [27:0]          m_axi_araddr,
  output logic [7:0]           m_axi_arlen,
  output logic [2:0]           m_axi_arsize,
  output logic [1:0]           m_axi_arburst,
  output logic                 m_axi_arvalid,
  input  logic                 m_axi_arready,
  input  logic [3:0]           m_axi_rid,
  input  logic [127:0]         m_axi_rdata,
  input  logic [1:0]           m_axi_rresp,
  input  logic                 m_axi_rlast,
  input  logic                 m_axi_rvalid,
  output logic                 m_axi_rready
);
  localparam int unsigned B_W = (N_BUCKETS <= 1) ? 1 : $clog2(N_BUCKETS);
  localparam int unsigned T_W = (N_TABLES  <= 1) ? 1 : $clog2(N_TABLES);
  localparam int unsigned C_W = (CAND_CAP  <= 1) ? 1 : $clog2(CAND_CAP);
  localparam int unsigned ENTRY_BYTES = 16;
  localparam int unsigned TABLE_BYTES = N_BUCKETS * ENTRY_BYTES;

  // Elab authority: production geometry is 4 x 4096 x 16B. U4-R2 may override.
  initial begin
    if (N_TABLES > 4)
      $error("a7ng_sparse_dir_axi: N_TABLES>4 has no P4 key map");
  end

  typedef enum logic [3:0] {
    S_IDLE, S_SEEK, S_ARDIR, S_RDIR, S_ARPOST, S_RPOST, S_DRAIN, S_NEXT, S_DONE
  } st_t;
  st_t st;

  logic [T_W-1:0]  t;
  logic [27:0]     dir_addr, post_base, ovf_base_r;
  logic [15:0]     post_count, epoch, left, ovf_cnt_r;
  logic            ovf_ent, ovf_q, ovf_pending, last_r, have_beat;
  logic [1:0]      lane;
  logic [127:0]    beat;
  logic [ID_W-1:0] seen [0:CAND_CAP-1];
  logic [C_W:0]    nseen;
  logic [15:0]     nemit, ndup, ntrunc, ndir, npost;
  logic [3:0]      pmask;
  logic [7:0]      arlen_post;
  logic            stall, step, is_dup;
  logic [ID_W-1:0] rid;
  logic [15:0]     k_use;
  logic [B_W-1:0]  bucket;
  logic [15:0]     k0_q, k1_q, k2_q, k3_q;
  logic            v0_q, v1_q, v2_q, v3_q;
  integer          si;

  // Exact table→key. FORBIDDEN: k0 ^ k1 ^ table.
  // if-else (not unique case on T_W'(2)) so N_TABLES=2 / T_W=1 still elaborates.
  function automatic logic [15:0] key_of(input logic [T_W-1:0] tt);
    if (32'(tt) == 0) return k0_q;
    else if (32'(tt) == 1) return k1_q;
    else if (32'(tt) == 2) return k2_q;
    else return k3_q;
  endfunction

  function automatic logic table_valid(input logic [T_W-1:0] tt);
    if (32'(tt) >= N_TABLES) return 1'b0;
    else if (32'(tt) == 0) return v0_q;
    else if (32'(tt) == 1) return v1_q;
    else if (32'(tt) == 2) return v2_q;
    else return v3_q;
  endfunction

  assign q_ready       = (st == S_IDLE);
  assign m_axi_arid    = 4'd1;
  assign m_axi_arsize  = 3'd4;
  assign m_axi_arburst = 2'b01;
  assign stall         = cand_v && !cand_ready;

  always_comb begin
    k_use    = key_of(t);
    bucket   = k_use[B_W-1:0];
    dir_addr = INDEX_BASE
             + (28'(t) * 28'(TABLE_BYTES))
             + (28'(bucket) * 28'(ENTRY_BYTES));
    if (post_count == 16'd0)
      arlen_post = 8'd0;
    else
      arlen_post = 8'(((post_count + 16'd3) >> 2) - 16'd1);
  end

  always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      st <= S_IDLE;
      t <= '0;
      m_axi_arvalid <= 1'b0;
      m_axi_araddr  <= '0;
      m_axi_arlen   <= 8'd0;
      m_axi_rready  <= 1'b0;
      cand_v <= 1'b0;
      cand_id <= '0;
      q_done <= 1'b0;
      q_overflow_o <= 1'b0;
      n_emit_o <= '0; n_dup_o <= '0; n_trunc_o <= '0;
      n_dir_ar_o <= '0; n_post_ar_o <= '0; probed_mask_o <= '0;
      post_base <= '0; post_count <= '0; epoch <= '0;
      ovf_base_r <= '0; ovf_cnt_r <= '0; ovf_pending <= 1'b0;
      ovf_ent <= 1'b0; ovf_q <= 1'b0; last_r <= 1'b0;
      left <= '0; lane <= 2'd0; beat <= '0; have_beat <= 1'b0;
      nseen <= '0; nemit <= '0; ndup <= '0; ntrunc <= '0;
      ndir <= '0; npost <= '0; pmask <= '0;
      k0_q <= '0; k1_q <= '0; k2_q <= '0; k3_q <= '0;
      v0_q <= 1'b0; v1_q <= 1'b0; v2_q <= 1'b0; v3_q <= 1'b0;
    end else begin
      q_done <= 1'b0;
      if (cand_v && cand_ready)
        cand_v <= 1'b0;

      unique case (st)
        S_IDLE: begin
          m_axi_arvalid <= 1'b0;
          m_axi_rready  <= 1'b0;
          cand_v <= 1'b0;
          if (q_v) begin
            t <= '0;
            nseen <= '0; nemit <= '0; ndup <= '0; ntrunc <= '0;
            ndir <= '0; npost <= '0; pmask <= '0;
            ovf_q <= 1'b0; ovf_pending <= 1'b0;
            k0_q <= k0_i; k1_q <= k1_i; k2_q <= k2_i; k3_q <= k3_i;
            v0_q <= k0_valid_i; v1_q <= k1_valid_i;
            v2_q <= k2_valid_i; v3_q <= k3_valid_i;
            st <= S_SEEK;
          end
        end

        S_SEEK: begin
          m_axi_arvalid <= 1'b0;
          m_axi_rready  <= 1'b0;
          if (table_valid(t))
            st <= S_ARDIR;
          else if (t == T_W'(N_TABLES-1))
            st <= S_DONE;
          else
            t <= t + T_W'(1);
        end

        S_ARDIR: begin
          m_axi_araddr  <= dir_addr;
          m_axi_arlen   <= 8'd0;
          m_axi_arvalid <= 1'b1;
          if (m_axi_arvalid && m_axi_arready) begin
            m_axi_arvalid <= 1'b0;
            m_axi_rready  <= 1'b1;
            ndir <= ndir + 16'd1;
            pmask[t] <= 1'b1;
            st <= S_RDIR;
          end
        end

        S_RDIR: begin
          m_axi_rready <= 1'b1;
          if (m_axi_rvalid && m_axi_rready) begin
            m_axi_rready <= 1'b0;
            post_base  <= m_axi_rdata[27:0];
            post_count <= m_axi_rdata[47:32];
            ovf_ent    <= m_axi_rdata[48];
            epoch      <= m_axi_rdata[79:64];
            ovf_base_r <= m_axi_rdata[107:80];
            ovf_cnt_r  <= m_axi_rdata[123:108];
            if (m_axi_rdata[79:64] != live_epoch_i) begin
              ovf_pending <= 1'b0;
              st <= S_NEXT;
            end else begin
              ovf_pending <= m_axi_rdata[48] && (m_axi_rdata[123:108] != 16'd0)
                             && (m_axi_rdata[107:80] != 28'd0);
              if (m_axi_rdata[48])
                ovf_q <= 1'b1;
              if (m_axi_rdata[47:32] == 16'd0)
                st <= S_NEXT;
              else begin
                left <= m_axi_rdata[47:32];
                lane <= 2'd0;
                have_beat <= 1'b0;
                last_r <= 1'b0;
                st <= S_ARPOST;
              end
            end
          end
        end

        S_ARPOST: begin
          m_axi_araddr  <= post_base;
          m_axi_arlen   <= arlen_post;
          m_axi_arvalid <= 1'b1;
          if (m_axi_arvalid && m_axi_arready) begin
            m_axi_arvalid <= 1'b0;
            npost <= npost + 16'd1;
            st <= S_RPOST;
          end
        end

        S_RPOST: begin
          m_axi_rready <= (!have_beat) && !stall;
          if (m_axi_rvalid && m_axi_rready) begin
            beat      <= m_axi_rdata;
            last_r    <= m_axi_rlast;
            have_beat <= 1'b1;
            lane      <= 2'd0;
            m_axi_rready <= 1'b0;
          end

          step = have_beat && !stall && (left != 16'd0);
          if (step) begin
            rid = beat[32*lane +: ID_W];
            is_dup = 1'b0;
            for (si = 0; si < CAND_CAP; si = si + 1)
              if ((si < 32'(nseen)) && (seen[si] == rid))
                is_dup = 1'b1;
            if (is_dup)
              ndup <= ndup + 16'd1;
            else if (nemit >= CAND_CAP[15:0])
              ntrunc <= ntrunc + 16'd1;
            else begin
              cand_v <= 1'b1;
              cand_id <= rid;
              seen[nseen[C_W-1:0]] <= rid;
              nseen <= nseen + 1'b1;
              nemit <= nemit + 16'd1;
            end
            left <= left - 16'd1;
            if (lane == 2'd3)
              have_beat <= 1'b0;
            else
              lane <= lane + 2'd1;
          end

          if (!stall && (left == 16'd0) && !cand_v) begin
            if (have_beat)
              have_beat <= 1'b0;
            if (last_r || (!have_beat && !m_axi_rvalid && !m_axi_arvalid))
              st <= S_NEXT;
            else if (have_beat && last_r)
              st <= S_NEXT;
            else if (!have_beat)
              st <= S_DRAIN;
          end
        end

        S_DRAIN: begin
          m_axi_rready <= 1'b1;
          if (m_axi_rvalid && m_axi_rready && m_axi_rlast) begin
            m_axi_rready <= 1'b0;
            last_r <= 1'b1;
            st <= S_NEXT;
          end
        end

        S_NEXT: begin
          m_axi_rready <= 1'b0;
          have_beat <= 1'b0;
          if (stall) begin
            // wait last cand handshake
          end else if (ovf_pending && (nemit < CAND_CAP[15:0])) begin
            ovf_pending <= 1'b0;
            post_base   <= ovf_base_r;
            post_count  <= ovf_cnt_r;
            left        <= ovf_cnt_r;
            lane        <= 2'd0;
            last_r      <= 1'b0;
            st          <= S_ARPOST;
          end else begin
            ovf_pending <= 1'b0;
            if ((nemit >= CAND_CAP[15:0]) || (t == T_W'(N_TABLES-1)))
              st <= S_DONE;
            else begin
              t <= t + T_W'(1);
              st <= S_SEEK;
            end
          end
        end

        S_DONE: begin
          cand_v <= 1'b0;
          q_done <= 1'b1;
          q_overflow_o <= ovf_q;
          n_emit_o <= nemit;
          n_dup_o <= ndup;
          n_trunc_o <= ntrunc;
          n_dir_ar_o <= ndir;
          n_post_ar_o <= npost;
          probed_mask_o <= pmask;
          st <= S_IDLE;
        end

        default: st <= S_IDLE;
      endcase
    end
  end
endmodule
