--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: count_clk/dcm_sp_inst/CLKIN
  Logical resource: count_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: count_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "count_clk/clkfx" derived from  NET 
"count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;  multiplied by 3.20 to 100 nS 
and duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2602 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.185ns.
--------------------------------------------------------------------------------

Paths for end point counter_1_15 (SLICE_X12Y16.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_0 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.599 - 0.684)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_0 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.AQ      Tcko                  0.525   counter_1<3>
                                                       counter_1_0
    SLICE_X12Y11.A5      net (fanout=2)        0.882   counter_1<0>
    SLICE_X12Y11.COUT    Topcya                0.474   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<0>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.BMUX    Tcinb                 0.286   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.313   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (2.302ns logic, 2.663ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_9 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_9 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.BQ      Tcko                  0.525   counter_1<11>
                                                       counter_1_9
    SLICE_X12Y11.D1      net (fanout=2)        1.038   counter_1<9>
    SLICE_X12Y11.COUT    Topcyd                0.312   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.BMUX    Tcinb                 0.286   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.313   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (2.140ns logic, 2.819ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_15 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_15 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   counter_1<15>
                                                       counter_1_15
    SLICE_X12Y12.B3      net (fanout=2)        1.127   counter_1<15>
    SLICE_X12Y12.BMUX    Topbb                 0.561   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<5>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.313   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (2.103ns logic, 2.905ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_13 (SLICE_X12Y16.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_0 (FF)
  Destination:          counter_1_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.599 - 0.684)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_0 to counter_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.AQ      Tcko                  0.525   counter_1<3>
                                                       counter_1_0
    SLICE_X12Y11.A5      net (fanout=2)        0.882   counter_1<0>
    SLICE_X12Y11.COUT    Topcya                0.474   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<0>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.BMUX    Tcinb                 0.286   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.303   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_13
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (2.292ns logic, 2.663ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_9 (FF)
  Destination:          counter_1_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_9 to counter_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.BQ      Tcko                  0.525   counter_1<11>
                                                       counter_1_9
    SLICE_X12Y11.D1      net (fanout=2)        1.038   counter_1<9>
    SLICE_X12Y11.COUT    Topcyd                0.312   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.BMUX    Tcinb                 0.286   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.303   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_13
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (2.130ns logic, 2.819ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_15 (FF)
  Destination:          counter_1_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_15 to counter_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   counter_1<15>
                                                       counter_1_15
    SLICE_X12Y12.B3      net (fanout=2)        1.127   counter_1<15>
    SLICE_X12Y12.BMUX    Topbb                 0.561   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<5>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.303   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_13
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (2.093ns logic, 2.905ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_14 (SLICE_X12Y16.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_0 (FF)
  Destination:          counter_1_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.085ns (0.599 - 0.684)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_0 to counter_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.AQ      Tcko                  0.525   counter_1<3>
                                                       counter_1_0
    SLICE_X12Y11.A5      net (fanout=2)        0.882   counter_1<0>
    SLICE_X12Y11.COUT    Topcya                0.474   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<0>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.BMUX    Tcinb                 0.286   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.272   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.924ns (2.261ns logic, 2.663ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_9 (FF)
  Destination:          counter_1_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_9 to counter_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.BQ      Tcko                  0.525   counter_1<11>
                                                       counter_1_9
    SLICE_X12Y11.D1      net (fanout=2)        1.038   counter_1<9>
    SLICE_X12Y11.COUT    Topcyd                0.312   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<3>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.CIN     net (fanout=1)        0.003   Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<3>
    SLICE_X12Y12.BMUX    Tcinb                 0.286   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.272   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (2.099ns logic, 2.819ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1_15 (FF)
  Destination:          counter_1_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.967ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 0.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    1.135ns

  Clock Uncertainty:          1.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1_15 to counter_1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   counter_1<15>
                                                       counter_1_15
    SLICE_X12Y12.B3      net (fanout=2)        1.127   counter_1<15>
    SLICE_X12Y12.BMUX    Topbb                 0.561   counter_1[15]_p_count_data_1[15]_equal_1_o
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_lut<5>
                                                       Mcompar_counter_1[15]_p_count_data_1[15]_equal_1_o_cy<5>
    SLICE_X13Y13.D6      net (fanout=18)       0.385   counter_1[15]_p_count_data_1[15]_equal_1_o
    SLICE_X13Y13.D       Tilo                  0.259   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
                                                       counter_1[15]_p_count_data_1[15]_equal_1_o_inv1_INV_0
    SLICE_X12Y13.AX      net (fanout=1)        1.384   counter_1[15]_p_count_data_1[15]_equal_1_o_inv
    SLICE_X12Y13.COUT    Taxcy                 0.259   counter_1<3>
                                                       Mcount_counter_1_cy<3>
    SLICE_X12Y14.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<3>
    SLICE_X12Y14.COUT    Tbyp                  0.093   counter_1<7>
                                                       Mcount_counter_1_cy<7>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<7>
    SLICE_X12Y15.COUT    Tbyp                  0.093   counter_1<11>
                                                       Mcount_counter_1_cy<11>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   Mcount_counter_1_cy<11>
    SLICE_X12Y16.CLK     Tcinck                0.272   counter_1<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_14
    -------------------------------------------------  ---------------------------
    Total                                      4.967ns (2.062ns logic, 2.905ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point counter_1_15 (SLICE_X12Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1_15 (FF)
  Destination:          counter_1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1_15 to counter_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.234   counter_1<15>
                                                       counter_1_15
    SLICE_X12Y16.D6      net (fanout=2)        0.026   counter_1<15>
    SLICE_X12Y16.CLK     Tah         (-Th)    -0.264   counter_1<15>
                                                       Mcount_counter_1_lut<15>
                                                       Mcount_counter_1_xor<15>
                                                       counter_1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_1 (SLICE_X12Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1_1 (FF)
  Destination:          counter_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1_1 to counter_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.BQ      Tcko                  0.234   counter_1<3>
                                                       counter_1_1
    SLICE_X12Y13.B5      net (fanout=2)        0.065   counter_1<1>
    SLICE_X12Y13.CLK     Tah         (-Th)    -0.237   counter_1<3>
                                                       Mcount_counter_1_lut<1>
                                                       Mcount_counter_1_cy<3>
                                                       counter_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_1_5 (SLICE_X12Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1_5 (FF)
  Destination:          counter_1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10M rising at 100.000ns
  Destination Clock:    clk_10M rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1_5 to counter_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.234   counter_1<7>
                                                       counter_1_5
    SLICE_X12Y14.B5      net (fanout=2)        0.067   counter_1<5>
    SLICE_X12Y14.CLK     Tah         (-Th)    -0.237   counter_1<7>
                                                       Mcount_counter_1_lut<5>
                                                       Mcount_counter_1_cy<7>
                                                       counter_1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "count_clk/clkfx" derived from
 NET "count_clk/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 97.000ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: count_clk/dcm_sp_inst/CLKFX
  Logical resource: count_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: count_clk/clkout1_buf/I0
  Logical resource: count_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: count_clk/clkfx
--------------------------------------------------------------------------------
Slack: 99.520ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_1<3>/CLK
  Logical resource: counter_1_0/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_10M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for count_clk/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|count_clk/clkin1               |     31.250ns|     16.000ns|      1.933ns|            0|            0|            0|         2602|
| count_clk/clkfx               |    100.000ns|      6.185ns|          N/A|            0|            0|         2602|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.185|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2602 paths, 0 nets, and 73 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed MON 16 NOV 12:31:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



