#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 10:13:25 2020
# Process ID: 9472
# Current directory: C:/Users/HP/Desktop/Gyro_Demo_Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1128 C:\Users\HP\Desktop\Gyro_Demo_Verilog\Gyro_Demo_Verilog.xpr
# Log file: C:/Users/HP/Desktop/Gyro_Demo_Verilog/vivado.log
# Journal file: C:/Users/HP/Desktop/Gyro_Demo_Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/Gyro_Demo_Verilog/Gyro_Demo_Verilog.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Gyro_Demo/Gyro_Demo_Verilog' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'Gyro_Demo_Verilog.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 776.723 ; gain = 178.492
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jul 31 10:15:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 11:45:12 2020...
