# Copyright 2023 Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# DO NOT EDIT - This file is generated by `build-BUILD.py` script!

"""
ASAP7 -- Arizona State University 7nm "predictive" PDK

The PDK has RVT, LVT and SLVT based transistors.

The ASAP7 PDK currently provides 3 standard cell libraries;
 * Two revisions (rev 27 and rev 28) of a 7.5 track library
 * One revision (rev 26) of a 6 track library

These libraries are mapped to each of the transistor types;
 * RVT -> R
 * LVT -> L
 * SLVT -> SL

It also provides "4x scaled" versions of these libraries. These versions reuse
the same timing information but have their sizes scaled up.

The libraries provide 3 corners,
 * FF - fast
 * TT - typical
 * SS - slow

By default if not otherwise explicitly specified the default selection will be
the 7.5 track library using RVT transistors and slow corner.
"""

load("@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.bzl", "asap7_cell_library")
load("@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.bzl", "asap7_cells_files")
load("@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.bzl", "asap7_srams_files")
load("@rules_hdl//pdk:open_road_configuration.bzl", "open_road_pdk_configuration")
load("@rules_license//rules:license.bzl", "license")

# Arizona State Predictive PDK and Cell Library
package(
    default_applicable_licenses = ["@org_theopenroadproject_asap7sc7p5t_27//:license"],
    default_visibility = ["//visibility:public"],
)

license(
    name = "license",
    package_name = "asap7sc7p5t_27",
)

licenses(["notice"])

exports_files(["LICENSE"])

# From org_theopenroadproject_asap7sc7p5t_27/cells-lvt.bzl
""" ASAP7 "rev 27" 7.5 track standard cell library using Low VT transistors """

# ------------------------------------------------------------------------
asap7_cells_files(
    name = "asap7-cells-sc7p5t_rev27_lvt",
    rev = "27",
    tracks = "7p5t",
    vt = "lvt",
    has_gds = False,
)

open_road_pdk_configuration(
    name = "open_road-asap7-sc7p5t_rev27_lvt",
    cell_site = "asap7sc7p5t",
    cts_buffer_cell = "BUFx4_ASAP7_75t_L",
    do_not_use_cell_list = [
        "*x1_ASAP7*",
        "*x1p*_ASAP7*",
        "*xp*_ASAP7*",
        "SDF*",
        "ICG*",
        "DFFH*",
    ],
    endcap_cell = "TAPCELL_ASAP7_75t_L",
    fill_cells = [
        "FILLERxp5_ASAP7_75t_L",
        "DECAPx1_ASAP7_75t_L",
        "DECAPx2_ASAP7_75t_L",
        "DECAPx4_ASAP7_75t_L",
        "DECAPx6_ASAP7_75t_L",
        "DECAPx10_ASAP7_75t_L",
    ],
    global_placement_cell_pad = 2,
    global_routing_clock_layers = "M2-M7",
    global_routing_layer_adjustments = {
        "M2": "0.5",
        "M3": "0.5",
        "M4": "0.5",
        "M5": "0.5",
        "M6": "0.5",
        "M7": "0.5",
    },
    global_routing_signal_layers = "M2-M7",
    klayout_tech_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.lyt",
    pdn_config = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:pdn_config_1x.pdn",
    pin_horizontal_metal_layer = "M4",
    pin_vertical_metal_layer = "M5",
    rc_script_configuration = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:rc_script_1x.tcl",
    tap_cell = "TAPCELL_ASAP7_75t_L",
    tapcell_distance = 25,
    tie_high_port = "TIEHIx1_ASAP7_75t_L/H",
    tie_low_port = "TIELOx1_ASAP7_75t_L/L",
    tie_separation = 0,
    tracks_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:tracks_1x.tcl",
    wire_rc_clock_metal_layer = "M5",
    wire_rc_signal_metal_layer = "M2",
    ha_fa_mapping = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:cell_adders_L.v",
)

# From org_theopenroadproject_asap7sc7p5t_27/cells-rvt.bzl
""" ASAP7 "rev 27" 7.5 track standard cell library using regular VT transistors """

# ------------------------------------------------------------------------
asap7_cells_files(
    name = "asap7-cells-sc7p5t_rev27_rvt",
    rev = "27",
    tracks = "7p5t",
    vt = "rvt",
    has_gds = True,
)

open_road_pdk_configuration(
    name = "open_road-asap7-sc7p5t_rev27_rvt",
    cell_site = "asap7sc7p5t",
    cts_buffer_cell = "BUFx4_ASAP7_75t_R",
    do_not_use_cell_list = [
        "*x1_ASAP7*",
        "*x1p*_ASAP7*",
        "*xp*_ASAP7*",
        "SDF*",
        "ICG*",
        "DFFH*",
    ],
    endcap_cell = "TAPCELL_ASAP7_75t_R",
    fill_cells = [
        "FILLERxp5_ASAP7_75t_R",
        "DECAPx1_ASAP7_75t_R",
        "DECAPx2_ASAP7_75t_R",
        "DECAPx4_ASAP7_75t_R",
        "DECAPx6_ASAP7_75t_R",
        "DECAPx10_ASAP7_75t_R",
    ],
    global_placement_cell_pad = 2,
    global_routing_clock_layers = "M2-M7",
    global_routing_layer_adjustments = {
        "M2": "0.5",
        "M3": "0.5",
        "M4": "0.5",
        "M5": "0.5",
        "M6": "0.5",
        "M7": "0.5",
    },
    global_routing_signal_layers = "M2-M7",
    klayout_tech_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.lyt",
    pdn_config = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:pdn_config_1x.pdn",
    pin_horizontal_metal_layer = "M4",
    pin_vertical_metal_layer = "M5",
    rc_script_configuration = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:rc_script_1x.tcl",
    tap_cell = "TAPCELL_ASAP7_75t_R",
    tapcell_distance = 25,
    tie_high_port = "TIEHIx1_ASAP7_75t_R/H",
    tie_low_port = "TIELOx1_ASAP7_75t_R/L",
    tie_separation = 0,
    tracks_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:tracks_1x.tcl",
    wire_rc_clock_metal_layer = "M5",
    wire_rc_signal_metal_layer = "M2",
    ha_fa_mapping = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:cell_adders_R.v",
)

# From org_theopenroadproject_asap7sc7p5t_27/cells-rvt_4x.bzl
##########################################################################
"""
Special 4x scaled version of the ASAP7 "rev 27" 7.5 track standard cell
library using regular VT transistors.
"""
##########################################################################

# Layouts for GDS generation
# ------------------------------------------------------------------------
# No GDS layouts for 4x cells

# Timing information (in compressed Liberty format) for synthesis and static
# timing analysis (STA).
# ------------------------------------------------------------------------
alias(
    name = "asap7-cells-sc7p5t_rev27_rvt_4x-lib7z",
    actual = ":asap7-cells-sc7p5t_rev27_rvt-lib7z",
)

# Verilog models for digital simulation and logical equivalence
# ------------------------------------------------------------------------
alias(
    name = "asap7-cells-sc7p5t_rev27_rvt_4x-v",
    actual = ":asap7-cells-sc7p5t_rev27_rvt-v",
)

# CDL models for LVS checking
# ------------------------------------------------------------------------
alias(
    name = "asap7-cells-sc7p5t_rev27_rvt_4x-lvs",
    actual = ":asap7-cells-sc7p5t_rev27_rvt-lvs",
)

# CDL models for Spice simulation
# ------------------------------------------------------------------------
alias(
    name = "asap7-cells-sc7p5t_rev27_rvt_4x-spice",
    actual = ":asap7-cells-sc7p5t_rev27_rvt-spice",
)

# Place and route
# ------------------------------------------------------------------------
filegroup(
    name = "asap7-cells-sc7p5t_rev27_rvt_4x-lef",
    srcs = ["LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef"],
)

# Library configuration
# ------------------------------------------------------------------------
asap7_cell_library(
    name = "asap7-sc7p5t_rev27_rvt_4x-ccs_ss",
    srcs = [
        ":asap7-cells-sc7p5t_rev27_rvt_4x-lib7z",
        #	":asap7-srams-sc7p5t_rev27_4x-lib7z",
    ],
    cell_lef = ":asap7-cells-sc7p5t_rev27_rvt_4x-lef",
    #    platform_gds = ":asap7-cells-sc7p5t_rev27_rvt_4x-gds",
    default_corner_delay_model = "ccs",
    default_corner_swing = "SS",
    openroad_configuration = ":open_road-asap7-sc7p5t_rev27_rvt_4x",
    tech_lef = ":asap7-misc-sc7p5t_rev27_4x-lef",
    visibility = [
        "//visibility:public",
    ],
)

alias(
    name = "asap7-sc7p5t_rev27_rvt_4x",
    actual = ":asap7-sc7p5t_rev27_rvt_4x-ccs_ss",
    visibility = [
        "//visibility:public",
    ],
)

# OpenROAD configuration
# ------------------------------------------------------------------------
open_road_pdk_configuration(
    name = "open_road-asap7-sc7p5t_rev27_rvt_4x",
    cell_site = "asap7sc7p5t",
    check_placement = False,
    cts_buffer_cell = "BUFx4_ASAP7_75t_R",
    do_not_use_cell_list = [
        "*x1_ASAP7*",
        "*x1p*_ASAP7*",
        "*xp*_ASAP7*",
        "SDF*",
        "ICG*",
        "DFFH*",
    ],
    endcap_cell = "TAPCELL_ASAP7_75t_R",
    fill_cells = [
        "FILLERxp5_ASAP7_75t_R",
        "DECAPx1_ASAP7_75t_R",
        "DECAPx2_ASAP7_75t_R",
        "DECAPx4_ASAP7_75t_R",
        "DECAPx6_ASAP7_75t_R",
        "DECAPx10_ASAP7_75t_R",
    ],
    global_placement_cell_pad = 2,
    global_routing_clock_layers = "M2-M7",
    global_routing_layer_adjustments = {
        "M2": "0.5",
        "M3": "0.5",
        "M4": "0.5",
        "M5": "0.5",
        "M6": "0.5",
        "M7": "0.5",
    },
    global_routing_signal_layers = "M2-M7",
    klayout_tech_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.lyt",
    pdn_config = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:pdn_config_4x.pdn",
    pin_horizontal_metal_layer = "M4",
    pin_vertical_metal_layer = "M5",
    rc_script_configuration = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:rc_script_4x.tcl",
    tap_cell = "TAPCELL_ASAP7_75t_R",
    tapcell_distance = 25 * 4,  # We are using the by 4 variants of these cells.
    tie_high_port = "TIEHIx1_ASAP7_75t_R/H",
    tie_low_port = "TIELOx1_ASAP7_75t_R/L",
    tie_separation = 0,
    tracks_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:tracks_4x.tcl",
    wire_rc_clock_metal_layer = "M5",
    wire_rc_signal_metal_layer = "M2",
    ha_fa_mapping = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:cell_adders_R.v",
)

##########################################################################
##########################################################################

# From org_theopenroadproject_asap7sc7p5t_27/cells-slvt.bzl
""" ASAP7 "rev 27" 7.5 track standard cell library using Super-Low VT transistors """

# ------------------------------------------------------------------------
asap7_cells_files(
    name = "asap7-cells-sc7p5t_rev27_slvt",
    rev = "27",
    tracks = "7p5t",
    vt = "slvt",
    has_gds = False,
)

open_road_pdk_configuration(
    name = "open_road-asap7-sc7p5t_rev27_slvt",
    cell_site = "asap7sc7p5t",
    cts_buffer_cell = "BUFx4_ASAP7_75t_SL",
    do_not_use_cell_list = [
        "*x1_ASAP7*",
        "*x1p*_ASAP7*",
        "*xp*_ASAP7*",
        "SDF*",
        "ICG*",
        "DFFH*",
    ],
    endcap_cell = "TAPCELL_ASAP7_75t_SL",
    fill_cells = [
        "FILLERxp5_ASAP7_75t_SL",
        "DECAPx1_ASAP7_75t_SL",
        "DECAPx2_ASAP7_75t_SL",
        "DECAPx4_ASAP7_75t_SL",
        "DECAPx6_ASAP7_75t_SL",
        "DECAPx10_ASAP7_75t_SL",
    ],
    global_placement_cell_pad = 2,
    global_routing_clock_layers = "M2-M7",
    global_routing_layer_adjustments = {
        "M2": "0.5",
        "M3": "0.5",
        "M4": "0.5",
        "M5": "0.5",
        "M6": "0.5",
        "M7": "0.5",
    },
    global_routing_signal_layers = "M2-M7",
    klayout_tech_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:asap7.lyt",
    pdn_config = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:pdn_config_1x.pdn",
    pin_horizontal_metal_layer = "M4",
    pin_vertical_metal_layer = "M5",
    rc_script_configuration = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:rc_script_1x.tcl",
    tap_cell = "TAPCELL_ASAP7_75t_SL",
    tapcell_distance = 25,
    tie_high_port = "TIEHIx1_ASAP7_75t_SL/H",
    tie_low_port = "TIELOx1_ASAP7_75t_SL/L",
    tie_separation = 0,
    tracks_file = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:tracks_1x.tcl",
    wire_rc_clock_metal_layer = "M5",
    wire_rc_signal_metal_layer = "M2",
    ha_fa_mapping = "@rules_hdl//dependency_support/org_theopenroadproject_asap7_pdk_r1p7:cell_adders_SL.v",
)

# From org_theopenroadproject_asap7sc7p5t_27/common.bzl
##########################################################################
""" ASAP7 "rev 27" 7.5 track standard cell library with SRAM blocks. """
##########################################################################

asap7_srams_files(
    name = "asap7-srams-sc7p5t_rev27",
    rev = "27",
    tracks = "7p5t",
)

# FIXME: Where is the 1x techlef?
#filegroup(
#    name = "asap7-misc-sc7p5t_rev27-lef",
#    srcs = ["techlef_misc/asap7_tech_4x_201209.lef"],
#)
alias(
    name = "asap7-misc-sc7p5t_rev27-lef",
    actual = "@org_theopenroadproject_asap7sc7p5t_28//:asap7-misc-sc7p5t_rev28-lef",
)

filegroup(
    name = "asap7-misc-sc7p5t_rev27_4x-lef",
    srcs = ["techlef_misc/asap7_tech_4x_201209.lef"],
)

# Default rev27 cell library is the RVT library using slow-slow corner with CCS
# modeling.
alias(
    name = "asap7-sc7p5t_rev27",
    actual = ":asap7-sc7p5t_rev27_rvt-ccs_ss",
    visibility = ["//visibility:public"],
)
