[2025-09-17 07:34:16] START suite=qualcomm_srv trace=srv565_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv565_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2637942 heartbeat IPC: 3.791 cumulative IPC: 3.791 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5048743 heartbeat IPC: 4.148 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5048743 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5048743 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13622790 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22153147 heartbeat IPC: 1.172 cumulative IPC: 1.169 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30729559 heartbeat IPC: 1.166 cumulative IPC: 1.168 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39172759 heartbeat IPC: 1.184 cumulative IPC: 1.172 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47598517 heartbeat IPC: 1.187 cumulative IPC: 1.175 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55936066 heartbeat IPC: 1.199 cumulative IPC: 1.179 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 64434356 heartbeat IPC: 1.177 cumulative IPC: 1.179 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 73081996 heartbeat IPC: 1.156 cumulative IPC: 1.176 (Simulation time: 00 hr 10 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv565_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 81540248 heartbeat IPC: 1.182 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85144182 cumulative IPC: 1.174 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85144182 cumulative IPC: 1.174 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv565_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.174 instructions: 100000003 cycles: 85144182
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2763
BRANCH_INDIRECT: 0.4183
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7003
BRANCH_INDIRECT_CALL: 0.5143
BRANCH_RETURN: 0.4495


====Backend Stall Breakdown====
ROB_STALL: 158870
LQ_STALL: 0
SQ_STALL: 577802


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 79.06173
REPLAY_LOAD: 65.666664
NON_REPLAY_LOAD: 16.112705

== Total ==
ADDR_TRANS: 6404
REPLAY_LOAD: 6501
NON_REPLAY_LOAD: 145965

== Counts ==
ADDR_TRANS: 81
REPLAY_LOAD: 99
NON_REPLAY_LOAD: 9059

cpu0->cpu0_STLB TOTAL        ACCESS:    1762741 HIT:    1758038 MISS:       4703 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762741 HIT:    1758038 MISS:       4703 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 201.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7685372 HIT:    6646695 MISS:    1038677 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6233417 HIT:    5377155 MISS:     856262 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     535050 HIT:     376903 MISS:     158147 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     908182 HIT:     891721 MISS:      16461 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8723 HIT:        916 MISS:       7807 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14457716 HIT:    8088882 MISS:    6368834 MSHR_MERGE:    1535086
cpu0->cpu0_L1I LOAD         ACCESS:   14457716 HIT:    8088882 MISS:    6368834 MSHR_MERGE:    1535086
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29901693 HIT:   26575380 MISS:    3326313 MSHR_MERGE:    1382833
cpu0->cpu0_L1D LOAD         ACCESS:   16874406 HIT:   15130573 MISS:    1743833 MSHR_MERGE:     344137
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13017526 HIT:   11443785 MISS:    1573741 MSHR_MERGE:    1038680
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9761 HIT:       1022 MISS:       8739 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12085460 HIT:   10356210 MISS:    1729250 MSHR_MERGE:     871394
cpu0->cpu0_ITLB LOAD         ACCESS:   12085460 HIT:   10356210 MISS:    1729250 MSHR_MERGE:     871394
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28299005 HIT:   27088369 MISS:    1210636 MSHR_MERGE:     305751
cpu0->cpu0_DTLB LOAD         ACCESS:   28299005 HIT:   27088369 MISS:    1210636 MSHR_MERGE:     305751
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.969 cycles
cpu0->LLC TOTAL        ACCESS:    1250883 HIT:    1182583 MISS:      68300 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     856261 HIT:     831699 MISS:      24562 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     158146 HIT:     118720 MISS:      39426 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     228669 HIT:     228359 MISS:        310 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7807 HIT:       3805 MISS:       4002 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4064
  ROW_BUFFER_MISS:      63925
  AVG DBUS CONGESTED CYCLE: 3.572
Channel 0 WQ ROW_BUFFER_HIT:       1579
  ROW_BUFFER_MISS:      33694
  FULL:          0
Channel 0 REFRESHES ISSUED:       7096

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531732       407651        80830         4517
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           90          473          177
  STLB miss resolved @ L2C                0          101          139          491          211
  STLB miss resolved @ LLC                0          248          301         2156          725
  STLB miss resolved @ MEM                0            2          256         1922         2133

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158269        51336      1137240       125490          556
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          143          142           36
  STLB miss resolved @ L2C                0          103          127           46            0
  STLB miss resolved @ LLC                0           69          176          516           71
  STLB miss resolved @ MEM                0            3           83          293           86
[2025-09-17 07:46:33] END   suite=qualcomm_srv trace=srv565_ap (rc=0)
