Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul  2 21:30:10 2021
| Host         : LAPTOP-SU622C9Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: switch[15] (HIGH)

 There are 1026 register/latch pins with no clock driven by root clock pin: chip_inst/clk_div_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: chip_inst/clk_div_reg[10]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: io_manager_inst/button_up_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: io_manager_inst/debug_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.493        0.000                      0                  239        0.155        0.000                      0                  239        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.493        0.000                      0                  239        0.155        0.000                      0                  239        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.438ns (8.614%)  route 4.647ns (91.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.338     9.242    chip_inst/rst
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[4]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.438ns (8.614%)  route 4.647ns (91.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.338     9.242    chip_inst/rst
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[5]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.438ns (8.614%)  route 4.647ns (91.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.338     9.242    chip_inst/rst
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[6]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.438ns (8.614%)  route 4.647ns (91.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.338     9.242    chip_inst/rst
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y97         FDRE                                         r  chip_inst/clk_div_reg[7]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.438ns (8.796%)  route 4.541ns (91.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.233     9.136    chip_inst/rst
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[10]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y98         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.438ns (8.796%)  route 4.541ns (91.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.233     9.136    chip_inst/rst
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[11]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y98         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.438ns (8.796%)  route 4.541ns (91.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.233     9.136    chip_inst/rst
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[8]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y98         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.438ns (8.796%)  route 4.541ns (91.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        4.233     9.136    chip_inst/rst
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  chip_inst/clk_div_reg[9]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y98         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.438ns (9.314%)  route 4.265ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        3.956     8.859    chip_inst/rst
    SLICE_X28Y96         FDRE                                         r  chip_inst/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  chip_inst/clk_div_reg[0]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y96         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chip_inst/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.438ns (9.314%)  route 4.265ns (90.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 13.931 - 10.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.226     4.157    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.341     4.498 f  io_manager_inst/aresetn_reg/Q
                         net (fo=7, routed)           0.308     4.806    io_manager_inst/aresetn
    SLICE_X31Y115        LUT1 (Prop_lut1_I0_O)        0.097     4.903 r  io_manager_inst/register[1][31]_i_4/O
                         net (fo=1052, routed)        3.956     8.859    chip_inst/rst
    SLICE_X28Y96         FDRE                                         r  chip_inst/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.153    13.931    chip_inst/clk_IBUF_BUFG
    SLICE_X28Y96         FDRE                                         r  chip_inst/clk_div_reg[1]/C
                         clock pessimism              0.153    14.084    
                         clock uncertainty           -0.035    14.049    
    SLICE_X28Y96         FDRE (Setup_fdre_C_R)       -0.314    13.735    chip_inst/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 io_manager_inst/bdr/btn_dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/debug_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.350%)  route 0.103ns (35.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.561     1.480    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/bdr/btn_dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  io_manager_inst/bdr/btn_dbnc_reg/Q
                         net (fo=8, routed)           0.103     1.724    io_manager_inst/bdr/reset_dbnc
    SLICE_X30Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  io_manager_inst/bdr/debug_i_1/O
                         net (fo=1, routed)           0.000     1.769    io_manager_inst/bdr_n_4
    SLICE_X30Y115        FDSE                                         r  io_manager_inst/debug_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.995    io_manager_inst/clk_IBUF_BUFG
    SLICE_X30Y115        FDSE                                         r  io_manager_inst/debug_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X30Y115        FDSE (Hold_fdse_C_D)         0.121     1.614    io_manager_inst/debug_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/aresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.363%)  route 0.092ns (30.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.561     1.480    io_manager_inst/clk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  io_manager_inst/reset_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  io_manager_inst/reset_down_reg/Q
                         net (fo=3, routed)           0.092     1.737    io_manager_inst/bdr/reset_down
    SLICE_X31Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  io_manager_inst/bdr/aresetn_i_1/O
                         net (fo=1, routed)           0.000     1.782    io_manager_inst/bdr_n_3
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.995    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/aresetn_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091     1.584    io_manager_inst/aresetn_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.268ns (77.593%)  route 0.077ns (22.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.571     1.490    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y90         FDRE                                         r  io_manager_inst/bd0/buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  io_manager_inst/bd0/buffer_reg[10]/Q
                         net (fo=4, routed)           0.077     1.709    io_manager_inst/bd0/buffer_reg[10]
    SLICE_X28Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.836 r  io_manager_inst/bd0/buffer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    io_manager_inst/bd0/buffer_reg[8]_i_1_n_4
    SLICE_X28Y90         FDRE                                         r  io_manager_inst/bd0/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.841     2.006    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y90         FDRE                                         r  io_manager_inst/bd0/buffer_reg[11]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.105     1.595    io_manager_inst/bd0/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.268ns (77.593%)  route 0.077ns (22.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.570     1.489    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  io_manager_inst/bd0/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  io_manager_inst/bd0/buffer_reg[2]/Q
                         net (fo=4, routed)           0.077     1.708    io_manager_inst/bd0/buffer_reg[2]
    SLICE_X28Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.835 r  io_manager_inst/bd0/buffer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.835    io_manager_inst/bd0/buffer_reg[0]_i_2_n_4
    SLICE_X28Y88         FDRE                                         r  io_manager_inst/bd0/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.840     2.005    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  io_manager_inst/bd0/buffer_reg[3]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.105     1.594    io_manager_inst/bd0/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.290%)  route 0.079ns (22.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.571     1.490    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  io_manager_inst/bd0/buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  io_manager_inst/bd0/buffer_reg[14]/Q
                         net (fo=4, routed)           0.079     1.710    io_manager_inst/bd0/buffer_reg[14]
    SLICE_X28Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.837 r  io_manager_inst/bd0/buffer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    io_manager_inst/bd0/buffer_reg[12]_i_1_n_4
    SLICE_X28Y91         FDRE                                         r  io_manager_inst/bd0/buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.841     2.006    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y91         FDRE                                         r  io_manager_inst/bd0/buffer_reg[15]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.105     1.595    io_manager_inst/bd0/buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 io_manager_inst/bdr/btn_dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.594%)  route 0.189ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.561     1.480    io_manager_inst/bdr/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  io_manager_inst/bdr/btn_dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  io_manager_inst/bdr/btn_dbnc_reg/Q
                         net (fo=8, routed)           0.189     1.810    io_manager_inst/bdr/reset_dbnc
    SLICE_X30Y115        LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  io_manager_inst/bdr/reset_down_i_1/O
                         net (fo=1, routed)           0.000     1.855    io_manager_inst/bdr_n_6
    SLICE_X30Y115        FDRE                                         r  io_manager_inst/reset_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.995    io_manager_inst/clk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  io_manager_inst/reset_down_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X30Y115        FDRE (Hold_fdre_C_D)         0.120     1.613    io_manager_inst/reset_down_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.265ns (76.207%)  route 0.083ns (23.793%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.571     1.490    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y90         FDRE                                         r  io_manager_inst/bd0/buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  io_manager_inst/bd0/buffer_reg[8]/Q
                         net (fo=4, routed)           0.083     1.714    io_manager_inst/bd0/buffer_reg[8]
    SLICE_X28Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.838 r  io_manager_inst/bd0/buffer_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.838    io_manager_inst/bd0/buffer_reg[8]_i_1_n_6
    SLICE_X28Y90         FDRE                                         r  io_manager_inst/bd0/buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.841     2.006    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y90         FDRE                                         r  io_manager_inst/bd0/buffer_reg[9]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.105     1.595    io_manager_inst/bd0/buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/btn_dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/button_up_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.871%)  route 0.146ns (41.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.570     1.489    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  io_manager_inst/bd0/btn_dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  io_manager_inst/bd0/btn_dbnc_reg/Q
                         net (fo=3, routed)           0.146     1.799    io_manager_inst/bd0/button_dbnc[0]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  io_manager_inst/bd0/button_up[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    io_manager_inst/bd0_n_1
    SLICE_X31Y92         FDRE                                         r  io_manager_inst/button_up_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.841     2.006    io_manager_inst/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  io_manager_inst/button_up_reg[0]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.594    io_manager_inst/button_up_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.268ns (75.408%)  route 0.087ns (24.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.571     1.490    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y92         FDRE                                         r  io_manager_inst/bd0/buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  io_manager_inst/bd0/buffer_reg[18]/Q
                         net (fo=5, routed)           0.087     1.719    io_manager_inst/bd0/buffer_reg[18]
    SLICE_X28Y92         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.846 r  io_manager_inst/bd0/buffer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    io_manager_inst/bd0/buffer_reg[16]_i_1_n_4
    SLICE_X28Y92         FDRE                                         r  io_manager_inst/bd0/buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.841     2.006    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y92         FDRE                                         r  io_manager_inst/bd0/buffer_reg[19]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.105     1.595    io_manager_inst/bd0/buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.268ns (75.408%)  route 0.087ns (24.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.570     1.489    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  io_manager_inst/bd0/buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  io_manager_inst/bd0/buffer_reg[6]/Q
                         net (fo=4, routed)           0.087     1.718    io_manager_inst/bd0/buffer_reg[6]
    SLICE_X28Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.845 r  io_manager_inst/bd0/buffer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    io_manager_inst/bd0/buffer_reg[4]_i_1_n_4
    SLICE_X28Y89         FDRE                                         r  io_manager_inst/bd0/buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.840     2.005    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  io_manager_inst/bd0/buffer_reg[7]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X28Y89         FDRE (Hold_fdre_C_D)         0.105     1.594    io_manager_inst/bd0/buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y96    chip_inst/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y98    chip_inst/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y98    chip_inst/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y99    chip_inst/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y96    chip_inst/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y96    chip_inst/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y96    chip_inst/clk_div_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y115   io_manager_inst/debug_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y112   io_manager_inst/reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y112   io_manager_inst/reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y112   io_manager_inst/reset_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y112   io_manager_inst/reset_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y110   io_manager_inst/reset_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88    io_manager_inst/bd0/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88    io_manager_inst/bd0/buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88    io_manager_inst/bd0/buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y88    io_manager_inst/bd0/buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y96    chip_inst/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    chip_inst/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y98    chip_inst/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y99    chip_inst/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y96    chip_inst/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y96    chip_inst/clk_div_reg[2]/C



