Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 12:03:19 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 36          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.329        0.000                      0                 2318        0.193        0.000                      0                 2318        2.000        0.000                       0                  1183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           75.777        0.000                      0                 1246        0.193        0.000                      0                 1246       49.500        0.000                       0                  1171  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         40.129        0.000                      0                  992       50.474        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         47.152        0.000                      0                 2129       25.416        0.000                      0                 2129  
clk0_clk_wiz_0    clk180_clk_wiz_0       37.946        0.000                      0                   54       49.905        0.000                      0                   54  
clk90_clk_wiz_0   clk180_clk_wiz_0       10.329        0.000                      0                   58       75.447        0.000                      0                   58  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.852        0.000                      0                   22       74.642        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.777ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.856ns  (logic 4.490ns (18.822%)  route 19.366ns (81.178%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.081ns = ( 96.919 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.514    21.389    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    96.919    iCPU/regfile_inst/clk0
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/C
                         clock pessimism              0.396    97.316    
                         clock uncertainty           -0.105    97.211    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.045    97.166    iCPU/regfile_inst/x13_reg[22]
  -------------------------------------------------------------------
                         required time                         97.166    
                         arrival time                         -21.389    
  -------------------------------------------------------------------
                         slack                                 75.777    

Slack (MET) :             75.872ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.726ns  (logic 4.490ns (18.924%)  route 19.236ns (81.076%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.080ns = ( 96.920 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.384    21.259    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    96.921    iCPU/regfile_inst/clk0
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/C
                         clock pessimism              0.396    97.317    
                         clock uncertainty           -0.105    97.212    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.081    97.131    iCPU/regfile_inst/x15_reg[22]
  -------------------------------------------------------------------
                         required time                         97.131    
                         arrival time                         -21.259    
  -------------------------------------------------------------------
                         slack                                 75.872    

Slack (MET) :             76.076ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.537ns  (logic 4.490ns (19.077%)  route 19.047ns (80.923%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.079ns = ( 96.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.195    21.070    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    96.922    iCPU/regfile_inst/clk0
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/C
                         clock pessimism              0.396    97.318    
                         clock uncertainty           -0.105    97.213    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.067    97.146    iCPU/regfile_inst/x2_reg[22]
  -------------------------------------------------------------------
                         required time                         97.146    
                         arrival time                         -21.070    
  -------------------------------------------------------------------
                         slack                                 76.076    

Slack (MET) :             76.100ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.515ns  (logic 4.490ns (19.094%)  route 19.025ns (80.906%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.173    21.048    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/C
                         clock pessimism              0.396    97.315    
                         clock uncertainty           -0.105    97.210    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.061    97.149    iCPU/regfile_inst/x7_reg[22]
  -------------------------------------------------------------------
                         required time                         97.149    
                         arrival time                         -21.048    
  -------------------------------------------------------------------
                         slack                                 76.100    

Slack (MET) :             76.242ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.354ns  (logic 4.490ns (19.226%)  route 18.864ns (80.774%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.081ns = ( 96.919 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.012    20.887    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    96.919    iCPU/regfile_inst/clk0
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/C
                         clock pessimism              0.396    97.316    
                         clock uncertainty           -0.105    97.211    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.081    97.130    iCPU/regfile_inst/x12_reg[22]
  -------------------------------------------------------------------
                         required time                         97.130    
                         arrival time                         -20.887    
  -------------------------------------------------------------------
                         slack                                 76.242    

Slack (MET) :             76.271ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.377ns  (logic 4.490ns (19.207%)  route 18.887ns (80.793%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.035    20.910    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/C
                         clock pessimism              0.396    97.315    
                         clock uncertainty           -0.105    97.210    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)       -0.028    97.182    iCPU/regfile_inst/x6_reg[22]
  -------------------------------------------------------------------
                         required time                         97.182    
                         arrival time                         -20.910    
  -------------------------------------------------------------------
                         slack                                 76.271    

Slack (MET) :             76.299ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.336ns  (logic 4.490ns (19.241%)  route 18.846ns (80.759%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.079ns = ( 96.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.994    20.869    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    96.922    iCPU/regfile_inst/clk0
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/C
                         clock pessimism              0.396    97.318    
                         clock uncertainty           -0.105    97.213    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.045    97.168    iCPU/regfile_inst/x3_reg[22]
  -------------------------------------------------------------------
                         required time                         97.168    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                 76.299    

Slack (MET) :             76.393ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.233ns  (logic 4.490ns (19.326%)  route 18.743ns (80.674%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 96.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          1.870    17.778    iDec/x1[31]_i_8_n_1
    SLICE_X53Y75         LUT5 (Prop_lut5_I2_O)        0.124    17.902 f  iDec/x1[29]_i_2/O
                         net (fo=1, routed)           0.667    18.569    iDec/x1[29]_i_2_n_1
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.693 r  iDec/x1[29]_i_1/O
                         net (fo=31, routed)          2.073    20.766    iCPU/regfile_inst/x31_reg[31]_0[16]
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    96.914    iCPU/regfile_inst/clk0
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/C
                         clock pessimism              0.396    97.311    
                         clock uncertainty           -0.105    97.206    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.047    97.159    iCPU/regfile_inst/x17_reg[29]
  -------------------------------------------------------------------
                         required time                         97.159    
                         arrival time                         -20.766    
  -------------------------------------------------------------------
                         slack                                 76.393    

Slack (MET) :             76.398ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.213ns  (logic 4.490ns (19.342%)  route 18.723ns (80.658%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.080ns = ( 96.920 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.871    20.746    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    96.921    iCPU/regfile_inst/clk0
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/C
                         clock pessimism              0.396    97.317    
                         clock uncertainty           -0.105    97.212    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)       -0.067    97.145    iCPU/regfile_inst/x4_reg[22]
  -------------------------------------------------------------------
                         required time                         97.145    
                         arrival time                         -20.746    
  -------------------------------------------------------------------
                         slack                                 76.398    

Slack (MET) :             76.414ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.216ns  (logic 4.490ns (19.340%)  route 18.726ns (80.660%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 96.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    12.186 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    13.847    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    13.999 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    15.582    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    15.908 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    18.183    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    18.307 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    18.751    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.875 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.874    20.749    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    96.914    iCPU/regfile_inst/clk0
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/C
                         clock pessimism              0.396    97.311    
                         clock uncertainty           -0.105    97.206    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.043    97.163    iCPU/regfile_inst/x21_reg[22]
  -------------------------------------------------------------------
                         required time                         97.163    
                         arrival time                         -20.749    
  -------------------------------------------------------------------
                         slack                                 76.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 iGPIO/button_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.093%)  route 0.114ns (37.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.569    -0.881    iGPIO/clk0
    SLICE_X57Y69         FDRE                                         r  iGPIO/button_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.740 r  iGPIO/button_reg_reg/Q
                         net (fo=1, routed)           0.114    -0.627    iGPIO/button_reg
    SLICE_X56Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.582 r  iGPIO/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.582    iGPIO/DataOut[0]_i_1_n_1
    SLICE_X56Y68         FDRE                                         r  iGPIO/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.838    -1.308    iGPIO/clk0
    SLICE_X56Y68         FDRE                                         r  iGPIO/DataOut_reg[0]/C
                         clock pessimism              0.442    -0.866    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.092    -0.774    iGPIO/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.574    -0.876    iSeg7/clk0
    SLICE_X57Y62         FDCE                                         r  iSeg7/seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.735 r  iSeg7/seg_com_reg[4]/Q
                         net (fo=10, routed)          0.141    -0.595    iSeg7/Q[4]
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.842    -1.304    iSeg7/clk0
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/C
                         clock pessimism              0.442    -0.862    
    SLICE_X57Y64         FDCE (Hold_fdce_C_D)         0.071    -0.791    iSeg7/seg_com_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.573    -0.877    iSeg7/clk0
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  iSeg7/seg_com_reg[2]/Q
                         net (fo=10, routed)          0.115    -0.621    iSeg7/Q[2]
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.842    -1.304    iSeg7/clk0
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/C
                         clock pessimism              0.427    -0.877    
    SLICE_X57Y64         FDCE (Hold_fdce_C_D)         0.047    -0.830    iSeg7/seg_com_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.581%)  route 0.183ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.578    -0.872    iUART/utx/clk0
    SLICE_X60Y58         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.731 r  iUART/utx/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.183    -0.549    iUART/utx/FSM_onehot_state_reg_n_1_[1]
    SLICE_X59Y58         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.846    -1.300    iUART/utx/clk0
    SLICE_X59Y58         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.462    -0.838    
    SLICE_X59Y58         FDCE (Hold_fdce_C_D)         0.070    -0.768    iUART/utx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    -0.875    iUART/utx/clk0
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.734 r  iUART/utx/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.156    -0.578    iUART/utx/FSM_onehot_state_reg_n_1_[5]
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.845    -1.301    iUART/utx/clk0
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.426    -0.875    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.075    -0.800    iUART/utx/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    -0.875    iUART/utx/clk0
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.734 r  iUART/utx/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.147    -0.587    iUART/utx/FSM_onehot_state_reg_n_1_[10]
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.542 r  iUART/utx/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.542    iUART/utx/FSM_onehot_state[0]_i_1__0_n_1
    SLICE_X59Y60         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.845    -1.301    iUART/utx/clk0
    SLICE_X59Y60         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.442    -0.859    
    SLICE_X59Y60         FDPE (Hold_fdpe_C_D)         0.091    -0.768    iUART/utx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.189ns (47.707%)  route 0.207ns (52.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    -0.875    iUART/utx/clk0
    SLICE_X59Y60         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.734 f  iUART/utx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.207    -0.527    iUART/utx/FSM_onehot_state_reg_n_1_[0]
    SLICE_X62Y60         LUT3 (Prop_lut3_I0_O)        0.048    -0.479 r  iUART/utx/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.479    iUART/utx/count_0[12]
    SLICE_X62Y60         FDCE                                         r  iUART/utx/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.846    -1.300    iUART/utx/clk0
    SLICE_X62Y60         FDCE                                         r  iUART/utx/count_reg[12]/C
                         clock pessimism              0.462    -0.838    
    SLICE_X62Y60         FDCE (Hold_fdce_C_D)         0.131    -0.707    iUART/utx/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.198%)  route 0.178ns (55.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.574    -0.876    iSeg7/clk0
    SLICE_X57Y62         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDPE (Prop_fdpe_C_Q)         0.141    -0.735 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          0.178    -0.557    iSeg7/Q[5]
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.842    -1.304    iSeg7/clk0
    SLICE_X57Y64         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/C
                         clock pessimism              0.442    -0.862    
    SLICE_X57Y64         FDCE (Hold_fdce_C_D)         0.076    -0.786    iSeg7/seg_com_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.308%)  route 0.207ns (52.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    -0.875    iUART/utx/clk0
    SLICE_X59Y60         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDPE (Prop_fdpe_C_Q)         0.141    -0.734 f  iUART/utx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.207    -0.527    iUART/utx/FSM_onehot_state_reg_n_1_[0]
    SLICE_X62Y60         LUT3 (Prop_lut3_I0_O)        0.045    -0.482 r  iUART/utx/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.482    iUART/utx/count_0[11]
    SLICE_X62Y60         FDCE                                         r  iUART/utx/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.846    -1.300    iUART/utx/clk0
    SLICE_X62Y60         FDCE                                         r  iUART/utx/count_reg[11]/C
                         clock pessimism              0.462    -0.838    
    SLICE_X62Y60         FDCE (Hold_fdce_C_D)         0.121    -0.717    iUART/utx/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    -0.875    iUART/utx/clk0
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDCE (Prop_fdce_C_Q)         0.128    -0.747 r  iUART/utx/FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.134    -0.613    iUART/utx/FSM_onehot_state_reg_n_1_[7]
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.845    -1.301    iUART/utx/clk0
    SLICE_X59Y61         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.426    -0.875    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.023    -0.852    iUART/utx/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X49Y67     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y69     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y69     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y69     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y70     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y70     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y70     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X52Y70     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X49Y67     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X49Y67     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y70     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y70     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X49Y67     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X49Y67     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y69     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y70     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y70     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.129ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        9.120ns  (logic 2.826ns (30.986%)  route 6.294ns (69.014%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.081ns = ( 96.919 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.514    56.699    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    96.919    iCPU/regfile_inst/clk0
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/C
                         clock pessimism              0.178    97.098    
                         clock uncertainty           -0.225    96.873    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.045    96.828    iCPU/regfile_inst/x13_reg[22]
  -------------------------------------------------------------------
                         required time                         96.828    
                         arrival time                         -56.699    
  -------------------------------------------------------------------
                         slack                                 40.129    

Slack (MET) :             40.224ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.991ns  (logic 2.826ns (31.433%)  route 6.165ns (68.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.080ns = ( 96.920 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.384    56.569    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    96.921    iCPU/regfile_inst/clk0
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/C
                         clock pessimism              0.178    97.099    
                         clock uncertainty           -0.225    96.874    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.081    96.793    iCPU/regfile_inst/x15_reg[22]
  -------------------------------------------------------------------
                         required time                         96.793    
                         arrival time                         -56.569    
  -------------------------------------------------------------------
                         slack                                 40.224    

Slack (MET) :             40.428ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.801ns  (logic 2.826ns (32.109%)  route 5.975ns (67.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.079ns = ( 96.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.195    56.380    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    96.922    iCPU/regfile_inst/clk0
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/C
                         clock pessimism              0.178    97.100    
                         clock uncertainty           -0.225    96.875    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.067    96.808    iCPU/regfile_inst/x2_reg[22]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -56.380    
  -------------------------------------------------------------------
                         slack                                 40.428    

Slack (MET) :             40.452ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.780ns  (logic 2.826ns (32.187%)  route 5.954ns (67.813%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.173    56.358    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/C
                         clock pessimism              0.178    97.097    
                         clock uncertainty           -0.225    96.872    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.061    96.811    iCPU/regfile_inst/x7_reg[22]
  -------------------------------------------------------------------
                         required time                         96.811    
                         arrival time                         -56.358    
  -------------------------------------------------------------------
                         slack                                 40.452    

Slack (MET) :             40.595ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.619ns  (logic 2.826ns (32.788%)  route 5.793ns (67.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.081ns = ( 96.919 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.012    56.197    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    96.919    iCPU/regfile_inst/clk0
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/C
                         clock pessimism              0.178    97.098    
                         clock uncertainty           -0.225    96.873    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.081    96.792    iCPU/regfile_inst/x12_reg[22]
  -------------------------------------------------------------------
                         required time                         96.792    
                         arrival time                         -56.197    
  -------------------------------------------------------------------
                         slack                                 40.595    

Slack (MET) :             40.623ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.642ns  (logic 2.826ns (32.701%)  route 5.816ns (67.299%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.035    56.221    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/C
                         clock pessimism              0.178    97.097    
                         clock uncertainty           -0.225    96.872    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)       -0.028    96.844    iCPU/regfile_inst/x6_reg[22]
  -------------------------------------------------------------------
                         required time                         96.844    
                         arrival time                         -56.221    
  -------------------------------------------------------------------
                         slack                                 40.623    

Slack (MET) :             40.651ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.601ns  (logic 2.826ns (32.858%)  route 5.775ns (67.142%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.079ns = ( 96.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.994    56.179    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    96.922    iCPU/regfile_inst/clk0
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/C
                         clock pessimism              0.178    97.100    
                         clock uncertainty           -0.225    96.875    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.045    96.830    iCPU/regfile_inst/x3_reg[22]
  -------------------------------------------------------------------
                         required time                         96.830    
                         arrival time                         -56.179    
  -------------------------------------------------------------------
                         slack                                 40.651    

Slack (MET) :             40.745ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.497ns  (logic 2.826ns (33.258%)  route 5.671ns (66.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 96.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          1.870    53.088    iDec/x1[31]_i_8_n_1
    SLICE_X53Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.212 f  iDec/x1[29]_i_2/O
                         net (fo=1, routed)           0.667    53.879    iDec/x1[29]_i_2_n_1
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.003 r  iDec/x1[29]_i_1/O
                         net (fo=31, routed)          2.073    56.076    iCPU/regfile_inst/x31_reg[31]_0[16]
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    96.914    iCPU/regfile_inst/clk0
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/C
                         clock pessimism              0.178    97.093    
                         clock uncertainty           -0.225    96.868    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.047    96.821    iCPU/regfile_inst/x17_reg[29]
  -------------------------------------------------------------------
                         required time                         96.821    
                         arrival time                         -56.076    
  -------------------------------------------------------------------
                         slack                                 40.745    

Slack (MET) :             40.750ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.478ns  (logic 2.826ns (33.333%)  route 5.652ns (66.667%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.080ns = ( 96.920 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.871    56.056    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    96.921    iCPU/regfile_inst/clk0
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/C
                         clock pessimism              0.178    97.099    
                         clock uncertainty           -0.225    96.874    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)       -0.067    96.807    iCPU/regfile_inst/x4_reg[22]
  -------------------------------------------------------------------
                         required time                         96.807    
                         arrival time                         -56.056    
  -------------------------------------------------------------------
                         slack                                 40.750    

Slack (MET) :             40.766ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.480ns  (logic 2.826ns (33.324%)  route 5.654ns (66.676%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 96.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 47.578 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.745    47.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.032 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           1.062    51.094    iDec/doutb[12]
    SLICE_X50Y68         LUT6 (Prop_lut6_I4_O)        0.124    51.218 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    53.493    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    53.617 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    54.061    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    54.185 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.874    56.059    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    96.914    iCPU/regfile_inst/clk0
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/C
                         clock pessimism              0.178    97.093    
                         clock uncertainty           -0.225    96.868    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.043    96.825    iCPU/regfile_inst/x21_reg[22]
  -------------------------------------------------------------------
                         required time                         96.825    
                         arrival time                         -56.059    
  -------------------------------------------------------------------
                         slack                                 40.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.474ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.042ns  (logic 0.630ns (60.450%)  route 0.412ns (39.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.266    50.015    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    50.060 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.146    50.205    iCPU/regfile_inst/rd_data[4]
    SLICE_X54Y65         FDRE                                         r  iCPU/regfile_inst/x8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.839    -1.307    iCPU/regfile_inst/clk0
    SLICE_X54Y65         FDRE                                         r  iCPU/regfile_inst/x8_reg[4]/C
                         clock pessimism              0.755    -0.552    
                         clock uncertainty            0.225    -0.327    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.059    -0.268    iCPU/regfile_inst/x8_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          50.205    
  -------------------------------------------------------------------
                         slack                                 50.474    

Slack (MET) :             50.496ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.079ns  (logic 0.630ns (58.381%)  route 0.449ns (41.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.266    50.015    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    50.060 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.183    50.242    iCPU/regfile_inst/rd_data[4]
    SLICE_X59Y65         FDRE                                         r  iCPU/regfile_inst/x9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.841    -1.305    iCPU/regfile_inst/clk0
    SLICE_X59Y65         FDRE                                         r  iCPU/regfile_inst/x9_reg[4]/C
                         clock pessimism              0.755    -0.550    
                         clock uncertainty            0.225    -0.325    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.072    -0.253    iCPU/regfile_inst/x9_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          50.242    
  -------------------------------------------------------------------
                         slack                                 50.496    

Slack (MET) :             50.511ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.137ns  (logic 0.675ns (59.347%)  route 0.462ns (40.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.406    50.155    iDec/doutb[7]
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.045    50.200 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.056    50.256    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.045    50.301 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          0.000    50.301    iCPU/regfile_inst/rd_data[10]
    SLICE_X54Y68         FDRE                                         r  iCPU/regfile_inst/x1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.836    -1.310    iCPU/regfile_inst/clk0
    SLICE_X54Y68         FDRE                                         r  iCPU/regfile_inst/x1_reg[10]/C
                         clock pessimism              0.755    -0.555    
                         clock uncertainty            0.225    -0.330    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120    -0.210    iCPU/regfile_inst/x1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          50.301    
  -------------------------------------------------------------------
                         slack                                 50.511    

Slack (MET) :             50.513ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.093ns  (logic 0.675ns (61.781%)  route 0.418ns (38.219%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.181    49.930    iDec/doutb[3]
    SLICE_X55Y68         LUT4 (Prop_lut4_I2_O)        0.045    49.975 r  iDec/x1[3]_i_2/O
                         net (fo=1, routed)           0.082    50.056    iCPU/regfile_inst/x31_reg[3]_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I1_O)        0.045    50.101 r  iCPU/regfile_inst/x1[3]_i_1/O
                         net (fo=31, routed)          0.154    50.256    iCPU/regfile_inst/rd_data[3]
    SLICE_X56Y67         FDRE                                         r  iCPU/regfile_inst/x7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.839    -1.307    iCPU/regfile_inst/clk0
    SLICE_X56Y67         FDRE                                         r  iCPU/regfile_inst/x7_reg[3]/C
                         clock pessimism              0.755    -0.552    
                         clock uncertainty            0.225    -0.327    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.070    -0.257    iCPU/regfile_inst/x7_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          50.256    
  -------------------------------------------------------------------
                         slack                                 50.513    

Slack (MET) :             50.532ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.107ns  (logic 0.675ns (60.976%)  route 0.432ns (39.024%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.231    49.980    iDec/doutb[2]
    SLICE_X55Y67         LUT4 (Prop_lut4_I2_O)        0.045    50.025 r  iDec/x1[2]_i_2/O
                         net (fo=1, routed)           0.050    50.075    iCPU/regfile_inst/x31_reg[2]_0
    SLICE_X55Y67         LUT5 (Prop_lut5_I1_O)        0.045    50.120 r  iCPU/regfile_inst/x1[2]_i_1/O
                         net (fo=31, routed)          0.150    50.270    iCPU/regfile_inst/rd_data[2]
    SLICE_X59Y67         FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.839    -1.307    iCPU/regfile_inst/clk0
    SLICE_X59Y67         FDRE                                         r  iCPU/regfile_inst/x10_reg[2]/C
                         clock pessimism              0.755    -0.552    
                         clock uncertainty            0.225    -0.327    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.066    -0.261    iCPU/regfile_inst/x10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          50.270    
  -------------------------------------------------------------------
                         slack                                 50.532    

Slack (MET) :             50.532ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.112ns  (logic 0.630ns (56.641%)  route 0.482ns (43.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.266    50.015    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    50.060 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.216    50.276    iCPU/regfile_inst/rd_data[4]
    SLICE_X57Y66         FDRE                                         r  iCPU/regfile_inst/x13_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.840    -1.306    iCPU/regfile_inst/clk0
    SLICE_X57Y66         FDRE                                         r  iCPU/regfile_inst/x13_reg[4]/C
                         clock pessimism              0.755    -0.551    
                         clock uncertainty            0.225    -0.326    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.070    -0.256    iCPU/regfile_inst/x13_reg[4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          50.276    
  -------------------------------------------------------------------
                         slack                                 50.532    

Slack (MET) :             50.532ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.104ns  (logic 0.630ns (57.040%)  route 0.474ns (42.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           0.290    50.039    iCPU/regfile_inst/doutb[3]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.045    50.084 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=31, routed)          0.184    50.268    iCPU/regfile_inst/rd_data[7]
    SLICE_X57Y70         FDRE                                         r  iCPU/regfile_inst/x30_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.836    -1.310    iCPU/regfile_inst/clk0
    SLICE_X57Y70         FDRE                                         r  iCPU/regfile_inst/x30_reg[7]/C
                         clock pessimism              0.755    -0.555    
                         clock uncertainty            0.225    -0.330    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.066    -0.264    iCPU/regfile_inst/x30_reg[7]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          50.268    
  -------------------------------------------------------------------
                         slack                                 50.532    

Slack (MET) :             50.533ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.117ns  (logic 0.630ns (56.378%)  route 0.487ns (43.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           0.290    50.039    iCPU/regfile_inst/doutb[3]
    SLICE_X55Y68         LUT6 (Prop_lut6_I1_O)        0.045    50.084 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=31, routed)          0.197    50.281    iCPU/regfile_inst/rd_data[7]
    SLICE_X61Y68         FDRE                                         r  iCPU/regfile_inst/x16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.839    -1.307    iCPU/regfile_inst/clk0
    SLICE_X61Y68         FDRE                                         r  iCPU/regfile_inst/x16_reg[7]/C
                         clock pessimism              0.755    -0.552    
                         clock uncertainty            0.225    -0.327    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.075    -0.252    iCPU/regfile_inst/x16_reg[7]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          50.281    
  -------------------------------------------------------------------
                         slack                                 50.533    

Slack (MET) :             50.538ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x14_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.115ns  (logic 0.630ns (56.508%)  route 0.485ns (43.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.266    50.015    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    50.060 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.219    50.278    iCPU/regfile_inst/rd_data[4]
    SLICE_X56Y65         FDRE                                         r  iCPU/regfile_inst/x14_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.841    -1.305    iCPU/regfile_inst/clk0
    SLICE_X56Y65         FDRE                                         r  iCPU/regfile_inst/x14_reg[4]/C
                         clock pessimism              0.755    -0.550    
                         clock uncertainty            0.225    -0.325    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.066    -0.259    iCPU/regfile_inst/x14_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.278    
  -------------------------------------------------------------------
                         slack                                 50.538    

Slack (MET) :             50.540ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.123ns  (logic 0.630ns (56.100%)  route 0.493ns (43.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.613    49.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.748 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.266    50.015    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    50.060 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.227    50.286    iCPU/regfile_inst/rd_data[4]
    SLICE_X57Y65         FDRE                                         r  iCPU/regfile_inst/x20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.841    -1.305    iCPU/regfile_inst/clk0
    SLICE_X57Y65         FDRE                                         r  iCPU/regfile_inst/x20_reg[4]/C
                         clock pessimism              0.755    -0.550    
                         clock uncertainty            0.225    -0.325    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.072    -0.253    iCPU/regfile_inst/x20_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          50.286    
  -------------------------------------------------------------------
                         slack                                 50.540    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.152ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.107ns  (logic 6.485ns (23.924%)  route 20.622ns (76.076%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.081ns = ( 96.919 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.514    49.676    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    96.919    iCPU/regfile_inst/clk0
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/C
                         clock pessimism              0.178    97.098    
                         clock uncertainty           -0.225    96.873    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.045    96.828    iCPU/regfile_inst/x13_reg[22]
  -------------------------------------------------------------------
                         required time                         96.828    
                         arrival time                         -49.676    
  -------------------------------------------------------------------
                         slack                                 47.152    

Slack (MET) :             47.247ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.977ns  (logic 6.485ns (24.039%)  route 20.492ns (75.961%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.080ns = ( 96.920 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.384    49.546    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    96.921    iCPU/regfile_inst/clk0
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/C
                         clock pessimism              0.178    97.099    
                         clock uncertainty           -0.225    96.874    
    SLICE_X47Y82         FDRE (Setup_fdre_C_D)       -0.081    96.793    iCPU/regfile_inst/x15_reg[22]
  -------------------------------------------------------------------
                         required time                         96.793    
                         arrival time                         -49.546    
  -------------------------------------------------------------------
                         slack                                 47.247    

Slack (MET) :             47.451ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.788ns  (logic 6.485ns (24.209%)  route 20.303ns (75.791%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.079ns = ( 96.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.195    49.357    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    96.922    iCPU/regfile_inst/clk0
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/C
                         clock pessimism              0.178    97.100    
                         clock uncertainty           -0.225    96.875    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.067    96.808    iCPU/regfile_inst/x2_reg[22]
  -------------------------------------------------------------------
                         required time                         96.808    
                         arrival time                         -49.357    
  -------------------------------------------------------------------
                         slack                                 47.451    

Slack (MET) :             47.476ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.767ns  (logic 6.485ns (24.228%)  route 20.282ns (75.772%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.173    49.335    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/C
                         clock pessimism              0.178    97.097    
                         clock uncertainty           -0.225    96.872    
    SLICE_X47Y81         FDRE (Setup_fdre_C_D)       -0.061    96.811    iCPU/regfile_inst/x7_reg[22]
  -------------------------------------------------------------------
                         required time                         96.811    
                         arrival time                         -49.335    
  -------------------------------------------------------------------
                         slack                                 47.476    

Slack (MET) :             47.618ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.606ns  (logic 6.485ns (24.374%)  route 20.121ns (75.626%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.081ns = ( 96.919 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.012    49.174    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    96.919    iCPU/regfile_inst/clk0
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/C
                         clock pessimism              0.178    97.098    
                         clock uncertainty           -0.225    96.873    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.081    96.792    iCPU/regfile_inst/x12_reg[22]
  -------------------------------------------------------------------
                         required time                         96.792    
                         arrival time                         -49.174    
  -------------------------------------------------------------------
                         slack                                 47.618    

Slack (MET) :             47.647ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.629ns  (logic 6.485ns (24.353%)  route 20.144ns (75.647%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.035    49.197    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/C
                         clock pessimism              0.178    97.097    
                         clock uncertainty           -0.225    96.872    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)       -0.028    96.844    iCPU/regfile_inst/x6_reg[22]
  -------------------------------------------------------------------
                         required time                         96.844    
                         arrival time                         -49.197    
  -------------------------------------------------------------------
                         slack                                 47.647    

Slack (MET) :             47.674ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.588ns  (logic 6.485ns (24.391%)  route 20.103ns (75.609%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.079ns = ( 96.921 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.994    49.156    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    96.922    iCPU/regfile_inst/clk0
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/C
                         clock pessimism              0.178    97.100    
                         clock uncertainty           -0.225    96.875    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.045    96.830    iCPU/regfile_inst/x3_reg[22]
  -------------------------------------------------------------------
                         required time                         96.830    
                         arrival time                         -49.156    
  -------------------------------------------------------------------
                         slack                                 47.674    

Slack (MET) :             47.768ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.484ns  (logic 6.485ns (24.486%)  route 19.999ns (75.514%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 96.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          1.870    46.065    iDec/x1[31]_i_8_n_1
    SLICE_X53Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.189 f  iDec/x1[29]_i_2/O
                         net (fo=1, routed)           0.667    46.856    iDec/x1[29]_i_2_n_1
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124    46.980 r  iDec/x1[29]_i_1/O
                         net (fo=31, routed)          2.073    49.053    iCPU/regfile_inst/x31_reg[31]_0[16]
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    96.914    iCPU/regfile_inst/clk0
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/C
                         clock pessimism              0.178    97.093    
                         clock uncertainty           -0.225    96.868    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)       -0.047    96.821    iCPU/regfile_inst/x17_reg[29]
  -------------------------------------------------------------------
                         required time                         96.821    
                         arrival time                         -49.053    
  -------------------------------------------------------------------
                         slack                                 47.768    

Slack (MET) :             47.774ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.465ns  (logic 6.485ns (24.504%)  route 19.980ns (75.496%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.080ns = ( 96.920 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.871    49.033    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    96.921    iCPU/regfile_inst/clk0
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/C
                         clock pessimism              0.178    97.099    
                         clock uncertainty           -0.225    96.874    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)       -0.067    96.807    iCPU/regfile_inst/x4_reg[22]
  -------------------------------------------------------------------
                         required time                         96.807    
                         arrival time                         -49.033    
  -------------------------------------------------------------------
                         slack                                 47.774    

Slack (MET) :             47.789ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.467ns  (logic 6.485ns (24.502%)  route 19.982ns (75.498%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 96.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 f  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE (SetClr_ldce_CLR_Q)     0.898    40.473 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661    42.134    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152    42.286 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583    43.869    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326    44.195 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275    46.470    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124    46.594 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444    47.038    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124    47.162 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.874    49.036    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    96.914    iCPU/regfile_inst/clk0
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/C
                         clock pessimism              0.178    97.093    
                         clock uncertainty           -0.225    96.868    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.043    96.825    iCPU/regfile_inst/x21_reg[22]
  -------------------------------------------------------------------
                         required time                         96.825    
                         arrival time                         -49.036    
  -------------------------------------------------------------------
                         slack                                 47.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.416ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.044ns  (logic 0.675ns (64.627%)  route 0.369ns (35.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.839ns = ( 24.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.611    24.161    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.746 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=30, routed)          0.314    25.060    iDec/douta[8]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.045    25.105 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.056    25.161    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.045    25.206 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          0.000    25.206    iCPU/regfile_inst/rd_data[10]
    SLICE_X54Y68         FDRE                                         r  iCPU/regfile_inst/x1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.836    -1.310    iCPU/regfile_inst/clk0
    SLICE_X54Y68         FDRE                                         r  iCPU/regfile_inst/x1_reg[10]/C
                         clock pessimism              0.755    -0.555    
                         clock uncertainty            0.225    -0.330    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.120    -0.210    iCPU/regfile_inst/x1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          25.206    
  -------------------------------------------------------------------
                         slack                                 25.416    

Slack (MET) :             25.493ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.079ns  (logic 0.630ns (58.372%)  route 0.449ns (41.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=4, routed)           0.222    24.963    iDec/douta[22]
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.045    25.008 r  iDec/x1[27]_i_1/O
                         net (fo=31, routed)          0.228    25.236    iCPU/regfile_inst/x31_reg[31]_0[14]
    SLICE_X57Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.834    -1.312    iCPU/regfile_inst/clk0
    SLICE_X57Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[27]/C
                         clock pessimism              0.755    -0.557    
                         clock uncertainty            0.225    -0.332    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.075    -0.257    iCPU/regfile_inst/x21_reg[27]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          25.236    
  -------------------------------------------------------------------
                         slack                                 25.493    

Slack (MET) :             25.565ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.146ns  (logic 0.630ns (54.971%)  route 0.516ns (45.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=4, routed)           0.222    24.963    iDec/douta[22]
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.045    25.008 r  iDec/x1[27]_i_1/O
                         net (fo=31, routed)          0.294    25.302    iCPU/regfile_inst/x31_reg[31]_0[14]
    SLICE_X56Y76         FDRE                                         r  iCPU/regfile_inst/x20_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X56Y76         FDRE                                         r  iCPU/regfile_inst/x20_reg[27]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.072    -0.262    iCPU/regfile_inst/x20_reg[27]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          25.302    
  -------------------------------------------------------------------
                         slack                                 25.565    

Slack (MET) :             25.587ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.171ns  (logic 0.630ns (53.798%)  route 0.541ns (46.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=20, routed)          0.354    25.095    iDec/douta[26]
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.045    25.140 r  iDec/x1[31]_i_2/O
                         net (fo=31, routed)          0.187    25.327    iCPU/regfile_inst/x31_reg[31]_0[18]
    SLICE_X61Y74         FDRE                                         r  iCPU/regfile_inst/x20_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X61Y74         FDRE                                         r  iCPU/regfile_inst/x20_reg[31]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.075    -0.259    iCPU/regfile_inst/x20_reg[31]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          25.327    
  -------------------------------------------------------------------
                         slack                                 25.587    

Slack (MET) :             25.608ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.191ns  (logic 0.630ns (52.876%)  route 0.561ns (47.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=4, routed)           0.222    24.963    iDec/douta[22]
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.045    25.008 r  iDec/x1[27]_i_1/O
                         net (fo=31, routed)          0.340    25.348    iCPU/regfile_inst/x31_reg[31]_0[14]
    SLICE_X56Y77         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.834    -1.312    iCPU/regfile_inst/clk0
    SLICE_X56Y77         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
                         clock pessimism              0.755    -0.557    
                         clock uncertainty            0.225    -0.332    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.072    -0.260    iCPU/regfile_inst/x22_reg[27]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          25.348    
  -------------------------------------------------------------------
                         slack                                 25.608    

Slack (MET) :             25.631ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.212ns  (logic 0.630ns (51.964%)  route 0.582ns (48.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         0.392    25.133    iDec/douta[11]
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.045    25.178 r  iDec/x1[16]_i_1/O
                         net (fo=31, routed)          0.191    25.369    iCPU/regfile_inst/x31_reg[31]_0[3]
    SLICE_X59Y72         FDRE                                         r  iCPU/regfile_inst/x17_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.834    -1.312    iCPU/regfile_inst/clk0
    SLICE_X59Y72         FDRE                                         r  iCPU/regfile_inst/x17_reg[16]/C
                         clock pessimism              0.755    -0.557    
                         clock uncertainty            0.225    -0.332    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.070    -0.262    iCPU/regfile_inst/x17_reg[16]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          25.369    
  -------------------------------------------------------------------
                         slack                                 25.631    

Slack (MET) :             25.632ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.205ns  (logic 0.630ns (52.277%)  route 0.575ns (47.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=4, routed)           0.222    24.963    iDec/douta[22]
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.045    25.008 r  iDec/x1[27]_i_1/O
                         net (fo=31, routed)          0.354    25.361    iCPU/regfile_inst/x31_reg[31]_0[14]
    SLICE_X54Y77         FDRE                                         r  iCPU/regfile_inst/x24_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X54Y77         FDRE                                         r  iCPU/regfile_inst/x24_reg[27]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.064    -0.270    iCPU/regfile_inst/x24_reg[27]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          25.361    
  -------------------------------------------------------------------
                         slack                                 25.632    

Slack (MET) :             25.633ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.212ns  (logic 0.675ns (55.695%)  route 0.537ns (44.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.839ns = ( 24.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.611    24.161    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.746 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=30, routed)          0.314    25.060    iDec/douta[8]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.045    25.105 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.056    25.161    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.045    25.206 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          0.168    25.373    iCPU/regfile_inst/rd_data[10]
    SLICE_X55Y67         FDRE                                         r  iCPU/regfile_inst/x6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X55Y67         FDRE                                         r  iCPU/regfile_inst/x6_reg[10]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.070    -0.259    iCPU/regfile_inst/x6_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          25.373    
  -------------------------------------------------------------------
                         slack                                 25.633    

Slack (MET) :             25.633ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x11_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.212ns  (logic 0.630ns (51.962%)  route 0.582ns (48.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=131, routed)         0.386    25.127    iDec/douta[12]
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.045    25.172 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          0.197    25.369    iCPU/regfile_inst/x31_reg[31]_0[4]
    SLICE_X59Y73         FDRE                                         r  iCPU/regfile_inst/x11_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X59Y73         FDRE                                         r  iCPU/regfile_inst/x11_reg[17]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.070    -0.264    iCPU/regfile_inst/x11_reg[17]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          25.369    
  -------------------------------------------------------------------
                         slack                                 25.633    

Slack (MET) :             25.636ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.219ns  (logic 0.630ns (51.699%)  route 0.589ns (48.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         0.392    25.133    iDec/douta[11]
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.045    25.178 r  iDec/x1[16]_i_1/O
                         net (fo=31, routed)          0.197    25.375    iCPU/regfile_inst/x31_reg[31]_0[3]
    SLICE_X56Y71         FDRE                                         r  iCPU/regfile_inst/x19_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.835    -1.311    iCPU/regfile_inst/clk0
    SLICE_X56Y71         FDRE                                         r  iCPU/regfile_inst/x19_reg[16]/C
                         clock pessimism              0.755    -0.556    
                         clock uncertainty            0.225    -0.331    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.070    -0.261    iCPU/regfile_inst/x19_reg[16]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          25.375    
  -------------------------------------------------------------------
                         slack                                 25.636    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.946ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 2.063ns (18.893%)  route 8.857ns (81.107%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.978ns = ( 47.022 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.702     3.572    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.898 r  iCPU/regfile_inst/iMEM_i_203/O
                         net (fo=4, routed)           0.982     4.880    iCPU/regfile_inst/iMEM_i_203_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.004 r  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=1, routed)           0.657     5.662    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=2, routed)           0.517     6.303    iCPU/regfile_inst/iMEM_i_89_n_1
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.427 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           2.037     8.464    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.200    
                         clock uncertainty           -0.225    46.975    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.409    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 37.946    

Slack (MET) :             38.279ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.582ns  (logic 2.063ns (19.496%)  route 8.519ns (80.504%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.702     3.572    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.898 r  iCPU/regfile_inst/iMEM_i_203/O
                         net (fo=4, routed)           0.982     4.880    iCPU/regfile_inst/iMEM_i_203_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124     5.004 r  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=1, routed)           0.657     5.662    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=2, routed)           0.517     6.303    iCPU/regfile_inst/iMEM_i_89_n_1
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.427 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           1.699     8.126    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                 38.279    

Slack (MET) :             38.415ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 2.063ns (19.751%)  route 8.382ns (80.249%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636     3.506    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     3.832 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670     4.502    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.626 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.644     5.271    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.124     5.395 r  iCPU/regfile_inst/iMEM_i_69/O
                         net (fo=2, routed)           0.434     5.829    iCPU/regfile_inst/iMEM_i_69_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124     5.953 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           2.036     7.989    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 38.415    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.415ns (23.280%)  route 7.959ns (76.720%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.703    -2.464    iCPU/regfile_inst/clk0
    SLICE_X65Y69         FDRE                                         r  iCPU/regfile_inst/x11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -2.008 f  iCPU/regfile_inst/x11_reg[3]/Q
                         net (fo=2, routed)           0.987    -1.021    iCPU/regfile_inst/x11_reg_n_1_[3]
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.897 f  iCPU/regfile_inst/iMEM_i_678/O
                         net (fo=1, routed)           0.000    -0.897    iCPU/regfile_inst/iMEM_i_678_n_1
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.685 f  iCPU/regfile_inst/iMEM_i_348/O
                         net (fo=1, routed)           1.000     0.315    iCPU/regfile_inst/iMEM_i_348_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.299     0.614 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=10, routed)          0.792     1.405    iCPU/regfile_inst/write_data[3]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.529 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=87, routed)          1.302     2.831    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.148     2.979 r  iCPU/regfile_inst/iMEM_i_407/O
                         net (fo=5, routed)           0.360     3.339    iCPU/regfile_inst/iMEM_i_407_n_1
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.667 f  iCPU/regfile_inst/x1[1]_i_17/O
                         net (fo=2, routed)           0.675     4.342    iCPU/regfile_inst/x1[1]_i_17_n_1
    SLICE_X40Y71         LUT3 (Prop_lut3_I0_O)        0.150     4.492 f  iCPU/regfile_inst/x1[1]_i_12/O
                         net (fo=3, routed)           0.479     4.971    iCPU/regfile_inst/x1[1]_i_12_n_1
    SLICE_X41Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.297 r  iCPU/regfile_inst/iMEM_i_230/O
                         net (fo=1, routed)           0.455     5.752    iCPU/regfile_inst/iMEM_i_230_n_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.876 f  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=3, routed)           0.511     6.386    iCPU/regfile_inst/iMEM_i_100_n_1
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=11, routed)          1.399     7.910    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 2.083ns (20.367%)  route 8.144ns (79.633%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.705    -2.462    iCPU/regfile_inst/clk0
    SLICE_X61Y67         FDRE                                         r  iCPU/regfile_inst/x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.419    -2.043 f  iCPU/regfile_inst/x2_reg[4]/Q
                         net (fo=2, routed)           1.003    -1.040    iCPU/regfile_inst/x2_reg_n_1_[4]
    SLICE_X60Y65         LUT5 (Prop_lut5_I1_O)        0.299    -0.741 f  iCPU/regfile_inst/iMEM_i_668/O
                         net (fo=1, routed)           0.000    -0.741    iCPU/regfile_inst/iMEM_i_668_n_1
    SLICE_X60Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.529 f  iCPU/regfile_inst/iMEM_i_343/O
                         net (fo=1, routed)           0.669     0.140    iCPU/regfile_inst/iMEM_i_343_n_1
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.299     0.439 f  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=9, routed)           0.734     1.173    iCPU/regfile_inst/write_data[4]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.297 r  iCPU/regfile_inst/iMEM_i_215/O
                         net (fo=83, routed)          1.245     2.543    iCPU/regfile_inst/iMEM_i_215_n_1
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.667 r  iCPU/regfile_inst/iMEM_i_402/O
                         net (fo=7, routed)           1.009     3.676    iCPU/regfile_inst/iMEM_i_402_n_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.800 r  iCPU/regfile_inst/iMEM_i_198/O
                         net (fo=2, routed)           0.573     4.373    iCPU/regfile_inst/iMEM_i_198_n_1
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.523 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=1, routed)           1.102     5.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.332     5.958 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=10, routed)          1.808     7.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                 38.639    

Slack (MET) :             38.663ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.198ns  (logic 1.939ns (19.014%)  route 8.259ns (80.986%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.702     3.572    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.326     3.898 r  iCPU/regfile_inst/iMEM_i_203/O
                         net (fo=4, routed)           0.902     4.800    iCPU/regfile_inst/iMEM_i_203_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  iCPU/regfile_inst/iMEM_i_81/O
                         net (fo=2, routed)           0.795     5.720    iCPU/regfile_inst/iMEM_i_81_n_1
    SLICE_X38Y67         LUT6 (Prop_lut6_I3_O)        0.124     5.844 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.898     7.742    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 38.663    

Slack (MET) :             38.681ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.184ns  (logic 2.063ns (20.257%)  route 8.121ns (79.743%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.978ns = ( 47.022 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636     3.506    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     3.832 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670     4.502    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.626 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.604     5.230    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124     5.354 r  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=3, routed)           0.671     6.026    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.150 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=7, routed)           1.579     7.728    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.200    
                         clock uncertainty           -0.225    46.975    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.409    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                 38.681    

Slack (MET) :             38.686ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 1.939ns (19.043%)  route 8.243ns (80.957%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.703    -2.464    iCPU/regfile_inst/clk0
    SLICE_X65Y69         FDRE                                         r  iCPU/regfile_inst/x11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -2.008 f  iCPU/regfile_inst/x11_reg[3]/Q
                         net (fo=2, routed)           0.987    -1.021    iCPU/regfile_inst/x11_reg_n_1_[3]
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.897 f  iCPU/regfile_inst/iMEM_i_678/O
                         net (fo=1, routed)           0.000    -0.897    iCPU/regfile_inst/iMEM_i_678_n_1
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.685 f  iCPU/regfile_inst/iMEM_i_348/O
                         net (fo=1, routed)           1.000     0.315    iCPU/regfile_inst/iMEM_i_348_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.299     0.614 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=10, routed)          0.792     1.405    iCPU/regfile_inst/write_data[3]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.529 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=87, routed)          1.302     2.831    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.148     2.979 r  iCPU/regfile_inst/iMEM_i_407/O
                         net (fo=5, routed)           0.859     3.838    iCPU/regfile_inst/iMEM_i_407_n_1
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.328     4.166 r  iCPU/regfile_inst/iMEM_i_189/O
                         net (fo=2, routed)           0.803     4.969    iCPU/regfile_inst/iMEM_i_189_n_1
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.803     5.896    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=6, routed)           1.698     7.718    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 38.686    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 2.063ns (20.324%)  route 8.088ns (79.676%))
  Logic Levels:           9  (LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636     3.506    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     3.832 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670     4.502    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.626 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.489     5.115    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124     5.239 r  iCPU/regfile_inst/iMEM_i_58/O
                         net (fo=1, routed)           0.457     5.696    iCPU/regfile_inst/iMEM_i_58_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     5.820 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=7, routed)           1.875     7.695    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.758ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 2.063ns (20.412%)  route 8.044ns (79.588%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.978ns = ( 47.022 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636     3.506    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     3.832 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670     4.502    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.626 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.644     5.271    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.124     5.395 r  iCPU/regfile_inst/iMEM_i_69/O
                         net (fo=2, routed)           0.434     5.829    iCPU/regfile_inst/iMEM_i_69_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124     5.953 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           1.698     7.651    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.200    
                         clock uncertainty           -0.225    46.975    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.409    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 38.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.905ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x22_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.792ns  (logic 0.358ns (45.210%)  route 0.434ns (54.790%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 99.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.573    99.123    iCPU/regfile_inst/clk0
    SLICE_X56Y63         FDRE                                         r  iCPU/regfile_inst/x22_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141    99.264 r  iCPU/regfile_inst/x22_reg[4]/Q
                         net (fo=2, routed)           0.113    99.377    iCPU/regfile_inst/x22_reg_n_1_[4]
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.045    99.422 r  iCPU/regfile_inst/iMEM_i_665/O
                         net (fo=1, routed)           0.000    99.422    iCPU/regfile_inst/iMEM_i_665_n_1
    SLICE_X58Y63         MUXF7 (Prop_muxf7_I1_O)      0.064    99.486 r  iCPU/regfile_inst/iMEM_i_341/O
                         net (fo=1, routed)           0.118    99.604    iCPU/regfile_inst/iMEM_i_341_n_1
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.108    99.712 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=9, routed)           0.203    99.915    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                          99.915    
  -------------------------------------------------------------------
                         slack                                 49.905    

Slack (MET) :             49.908ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x22_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.794ns  (logic 0.368ns (46.355%)  route 0.426ns (53.646%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 99.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.574    99.124    iCPU/regfile_inst/clk0
    SLICE_X63Y66         FDRE                                         r  iCPU/regfile_inst/x22_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    99.265 r  iCPU/regfile_inst/x22_reg[10]/Q
                         net (fo=2, routed)           0.113    99.378    iCPU/regfile_inst/x22_reg_n_1_[10]
    SLICE_X60Y66         LUT6 (Prop_lut6_I1_O)        0.045    99.423 r  iCPU/regfile_inst/iMEM_i_619/O
                         net (fo=1, routed)           0.000    99.423    iCPU/regfile_inst/iMEM_i_619_n_1
    SLICE_X60Y66         MUXF7 (Prop_muxf7_I1_O)      0.074    99.497 r  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.115    99.612    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.108    99.720 r  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=2, routed)           0.198    99.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                          99.918    
  -------------------------------------------------------------------
                         slack                                 49.908    

Slack (MET) :             49.976ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x13_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.866ns  (logic 0.359ns (41.440%)  route 0.507ns (58.560%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 99.115 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.565    99.115    iCPU/regfile_inst/clk0
    SLICE_X56Y73         FDRE                                         r  iCPU/regfile_inst/x13_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.141    99.256 r  iCPU/regfile_inst/x13_reg[26]/Q
                         net (fo=2, routed)           0.098    99.354    iCPU/regfile_inst/x13_reg_n_1_[26]
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.045    99.399 r  iCPU/regfile_inst/iMEM_i_495/O
                         net (fo=1, routed)           0.000    99.399    iCPU/regfile_inst/iMEM_i_495_n_1
    SLICE_X57Y73         MUXF7 (Prop_muxf7_I1_O)      0.065    99.464 r  iCPU/regfile_inst/iMEM_i_256/O
                         net (fo=1, routed)           0.139    99.603    iCPU/regfile_inst/iMEM_i_256_n_1
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.108    99.711 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=4, routed)           0.270    99.981    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                          99.981    
  -------------------------------------------------------------------
                         slack                                 49.976    

Slack (MET) :             49.993ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x10_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.884ns  (logic 0.356ns (40.262%)  route 0.528ns (59.738%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 99.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.569    99.119    iCPU/regfile_inst/clk0
    SLICE_X64Y72         FDRE                                         r  iCPU/regfile_inst/x10_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141    99.260 r  iCPU/regfile_inst/x10_reg[9]/Q
                         net (fo=2, routed)           0.065    99.325    iCPU/regfile_inst/x10_reg_n_1_[9]
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.045    99.370 r  iCPU/regfile_inst/iMEM_i_628/O
                         net (fo=1, routed)           0.000    99.370    iCPU/regfile_inst/iMEM_i_628_n_1
    SLICE_X65Y72         MUXF7 (Prop_muxf7_I0_O)      0.062    99.432 r  iCPU/regfile_inst/iMEM_i_323/O
                         net (fo=1, routed)           0.148    99.580    iCPU/regfile_inst/iMEM_i_323_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.108    99.688 r  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           0.315   100.003    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         100.003    
  -------------------------------------------------------------------
                         slack                                 49.993    

Slack (MET) :             50.005ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.892ns  (logic 0.381ns (42.715%)  route 0.511ns (57.285%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 99.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.573    99.123    iCPU/regfile_inst/clk0
    SLICE_X66Y67         FDRE                                         r  iCPU/regfile_inst/x13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDRE (Prop_fdre_C_Q)         0.164    99.287 r  iCPU/regfile_inst/x13_reg[2]/Q
                         net (fo=2, routed)           0.131    99.417    iCPU/regfile_inst/x13_reg_n_1_[2]
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.045    99.462 r  iCPU/regfile_inst/iMEM_i_687/O
                         net (fo=1, routed)           0.000    99.462    iCPU/regfile_inst/iMEM_i_687_n_1
    SLICE_X62Y67         MUXF7 (Prop_muxf7_I1_O)      0.064    99.526 r  iCPU/regfile_inst/iMEM_i_352/O
                         net (fo=1, routed)           0.107    99.633    iCPU/regfile_inst/iMEM_i_352_n_1
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.108    99.741 r  iCPU/regfile_inst/iMEM_i_132/O
                         net (fo=10, routed)          0.274   100.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         100.015    
  -------------------------------------------------------------------
                         slack                                 50.005    

Slack (MET) :             50.005ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x25_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.918ns  (logic 0.356ns (38.792%)  route 0.562ns (61.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 99.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.548    99.098    iCPU/regfile_inst/clk0
    SLICE_X52Y64         FDRE                                         r  iCPU/regfile_inst/x25_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141    99.239 r  iCPU/regfile_inst/x25_reg[12]/Q
                         net (fo=2, routed)           0.109    99.348    iCPU/regfile_inst/x25_reg_n_1_[12]
    SLICE_X51Y64         LUT6 (Prop_lut6_I3_O)        0.045    99.393 r  iCPU/regfile_inst/iMEM_i_600/O
                         net (fo=1, routed)           0.000    99.393    iCPU/regfile_inst/iMEM_i_600_n_1
    SLICE_X51Y64         MUXF7 (Prop_muxf7_I0_O)      0.062    99.455 r  iCPU/regfile_inst/iMEM_i_309/O
                         net (fo=1, routed)           0.139    99.594    iCPU/regfile_inst/iMEM_i_309_n_1
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.108    99.702 r  iCPU/regfile_inst/iMEM_i_122/O
                         net (fo=2, routed)           0.313   100.016    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         100.016    
  -------------------------------------------------------------------
                         slack                                 50.005    

Slack (MET) :             50.019ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x14_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.907ns  (logic 0.359ns (39.562%)  route 0.548ns (60.438%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 99.117 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.567    99.117    iCPU/regfile_inst/clk0
    SLICE_X61Y76         FDRE                                         r  iCPU/regfile_inst/x14_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    99.258 r  iCPU/regfile_inst/x14_reg[17]/Q
                         net (fo=2, routed)           0.162    99.420    iCPU/regfile_inst/x14_reg_n_1_[17]
    SLICE_X60Y77         LUT6 (Prop_lut6_I1_O)        0.045    99.465 r  iCPU/regfile_inst/iMEM_i_565/O
                         net (fo=1, routed)           0.000    99.465    iCPU/regfile_inst/iMEM_i_565_n_1
    SLICE_X60Y77         MUXF7 (Prop_muxf7_I1_O)      0.065    99.530 r  iCPU/regfile_inst/iMEM_i_291/O
                         net (fo=1, routed)           0.114    99.644    iCPU/regfile_inst/iMEM_i_291_n_1
    SLICE_X59Y76         LUT6 (Prop_lut6_I3_O)        0.108    99.752 r  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=2, routed)           0.273   100.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[1]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.024    
  -------------------------------------------------------------------
                         slack                                 50.019    

Slack (MET) :             50.039ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x18_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.927ns  (logic 0.356ns (38.405%)  route 0.571ns (61.595%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 99.117 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.567    99.117    iCPU/regfile_inst/clk0
    SLICE_X59Y77         FDRE                                         r  iCPU/regfile_inst/x18_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141    99.258 r  iCPU/regfile_inst/x18_reg[23]/Q
                         net (fo=2, routed)           0.166    99.423    iCPU/regfile_inst/x18_reg_n_1_[23]
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.045    99.468 r  iCPU/regfile_inst/iMEM_i_514/O
                         net (fo=1, routed)           0.000    99.468    iCPU/regfile_inst/iMEM_i_514_n_1
    SLICE_X54Y78         MUXF7 (Prop_muxf7_I0_O)      0.062    99.530 r  iCPU/regfile_inst/iMEM_i_266/O
                         net (fo=1, routed)           0.107    99.637    iCPU/regfile_inst/iMEM_i_266_n_1
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.108    99.745 r  iCPU/regfile_inst/iMEM_i_111/O
                         net (fo=3, routed)           0.299   100.044    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.044    
  -------------------------------------------------------------------
                         slack                                 50.039    

Slack (MET) :             50.040ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x26_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.925ns  (logic 0.356ns (38.469%)  route 0.569ns (61.531%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.575    99.125    iCPU/regfile_inst/clk0
    SLICE_X63Y65         FDRE                                         r  iCPU/regfile_inst/x26_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141    99.266 r  iCPU/regfile_inst/x26_reg[6]/Q
                         net (fo=2, routed)           0.117    99.382    iCPU/regfile_inst/x26_reg_n_1_[6]
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.045    99.427 r  iCPU/regfile_inst/iMEM_i_648/O
                         net (fo=1, routed)           0.000    99.427    iCPU/regfile_inst/iMEM_i_648_n_1
    SLICE_X65Y65         MUXF7 (Prop_muxf7_I0_O)      0.062    99.489 r  iCPU/regfile_inst/iMEM_i_333/O
                         net (fo=1, routed)           0.119    99.609    iCPU/regfile_inst/iMEM_i_333_n_1
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.108    99.717 r  iCPU/regfile_inst/iMEM_i_128/O
                         net (fo=9, routed)           0.334   100.050    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         100.050    
  -------------------------------------------------------------------
                         slack                                 50.040    

Slack (MET) :             50.064ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x18_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.949ns  (logic 0.379ns (39.957%)  route 0.570ns (60.043%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 99.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.571    99.121    iCPU/regfile_inst/clk0
    SLICE_X62Y69         FDRE                                         r  iCPU/regfile_inst/x18_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    99.285 r  iCPU/regfile_inst/x18_reg[16]/Q
                         net (fo=2, routed)           0.162    99.446    iCPU/regfile_inst/x18_reg_n_1_[16]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.045    99.491 r  iCPU/regfile_inst/iMEM_i_568/O
                         net (fo=1, routed)           0.000    99.491    iCPU/regfile_inst/iMEM_i_568_n_1
    SLICE_X62Y71         MUXF7 (Prop_muxf7_I0_O)      0.062    99.553 r  iCPU/regfile_inst/iMEM_i_293/O
                         net (fo=1, routed)           0.107    99.660    iCPU/regfile_inst/iMEM_i_293_n_1
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.108    99.768 r  iCPU/regfile_inst/iMEM_i_118/O
                         net (fo=3, routed)           0.301   100.069    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.069    
  -------------------------------------------------------------------
                         slack                                 50.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.512ns  (logic 4.074ns (30.152%)  route 9.438ns (69.848%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.978ns = ( 47.022 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.587    26.610    iCPU/regfile_inst/douta[21]
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    26.734 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    26.734    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    26.951 f  iCPU/regfile_inst/iMEM_i_348/O
                         net (fo=1, routed)           1.000    27.951    iCPU/regfile_inst/iMEM_i_348_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.299    28.250 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=10, routed)          0.792    29.042    iCPU/regfile_inst/write_data[3]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.166 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=87, routed)          1.228    30.394    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.152    30.546 f  iCPU/regfile_inst/iMEM_i_431/O
                         net (fo=1, routed)           0.637    31.183    iCPU/regfile_inst/iMEM_i_431_n_1
    SLICE_X42Y66         LUT6 (Prop_lut6_I4_O)        0.332    31.515 r  iCPU/regfile_inst/iMEM_i_203/O
                         net (fo=4, routed)           0.982    32.497    iCPU/regfile_inst/iMEM_i_203_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124    32.621 r  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=1, routed)           0.657    33.278    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    33.402 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=2, routed)           0.517    33.919    iCPU/regfile_inst/iMEM_i_89_n_1
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.043 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           2.037    36.080    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.200    
                         clock uncertainty           -0.225    46.975    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.409    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                         -36.080    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.662ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.174ns  (logic 4.074ns (30.925%)  route 9.100ns (69.075%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.587    26.610    iCPU/regfile_inst/douta[21]
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    26.734 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    26.734    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    26.951 f  iCPU/regfile_inst/iMEM_i_348/O
                         net (fo=1, routed)           1.000    27.951    iCPU/regfile_inst/iMEM_i_348_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.299    28.250 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=10, routed)          0.792    29.042    iCPU/regfile_inst/write_data[3]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.166 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=87, routed)          1.228    30.394    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.152    30.546 f  iCPU/regfile_inst/iMEM_i_431/O
                         net (fo=1, routed)           0.637    31.183    iCPU/regfile_inst/iMEM_i_431_n_1
    SLICE_X42Y66         LUT6 (Prop_lut6_I4_O)        0.332    31.515 r  iCPU/regfile_inst/iMEM_i_203/O
                         net (fo=4, routed)           0.982    32.497    iCPU/regfile_inst/iMEM_i_203_n_1
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.124    32.621 r  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=1, routed)           0.657    33.278    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124    33.402 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=2, routed)           0.517    33.919    iCPU/regfile_inst/iMEM_i_89_n_1
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.043 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           1.699    35.742    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.742    
  -------------------------------------------------------------------
                         slack                                 10.662    

Slack (MET) :             10.808ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.028ns  (logic 4.084ns (31.349%)  route 8.944ns (68.651%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.485    27.508    iCPU/regfile_inst/douta[16]
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.124    27.632 r  iCPU/regfile_inst/pc_next_reg[19]_i_34/O
                         net (fo=1, routed)           0.000    27.632    iCPU/regfile_inst/pc_next_reg[19]_i_34_n_1
    SLICE_X45Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    27.870 r  iCPU/regfile_inst/pc_next_reg[19]_i_24/O
                         net (fo=1, routed)           0.000    27.870    iCPU/regfile_inst/pc_next_reg[19]_i_24_n_1
    SLICE_X45Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    27.974 r  iCPU/regfile_inst/pc_next_reg[19]_i_18/O
                         net (fo=1, routed)           0.623    28.597    iCPU/regfile_inst/pc_next_reg[19]_i_18_n_1
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.316    28.913 r  iCPU/regfile_inst/pc_next_reg[19]_i_7/O
                         net (fo=11, routed)          2.063    30.976    iCPU/regfile_inst/pc_next_reg[19]_i_7_n_1
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.150    31.126 r  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=1, routed)           0.691    31.817    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X40Y69         LUT6 (Prop_lut6_I1_O)        0.326    32.143 f  iCPU/regfile_inst/iMEM_i_225/O
                         net (fo=3, routed)           0.586    32.728    iCPU/regfile_inst/iMEM_i_225_n_1
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.124    32.852 f  iCPU/regfile_inst/iMEM_i_229/O
                         net (fo=1, routed)           0.585    33.438    iCPU/regfile_inst/iMEM_i_229_n_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    33.562 f  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=3, routed)           0.511    34.073    iCPU/regfile_inst/iMEM_i_100_n_1
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.197 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=11, routed)          1.399    35.596    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.596    
  -------------------------------------------------------------------
                         slack                                 10.808    

Slack (MET) :             10.811ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.025ns  (logic 4.061ns (31.179%)  route 8.964ns (68.821%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.870    26.893    iCPU/regfile_inst/douta[21]
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.017 r  iCPU/regfile_inst/iMEM_i_358/O
                         net (fo=1, routed)           0.000    27.017    iCPU/regfile_inst/iMEM_i_358_n_1
    SLICE_X62Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    27.231 r  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.776    28.007    iCPU/regfile_inst/iMEM_i_134_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.297    28.304 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903    29.208    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.332 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993    30.324    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150    30.474 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636    31.111    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326    31.437 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670    32.107    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.231 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.644    32.875    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X43Y69         LUT4 (Prop_lut4_I3_O)        0.124    32.999 r  iCPU/regfile_inst/iMEM_i_69/O
                         net (fo=2, routed)           0.434    33.433    iCPU/regfile_inst/iMEM_i_69_n_1
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.557 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           2.036    35.593    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.593    
  -------------------------------------------------------------------
                         slack                                 10.811    

Slack (MET) :             10.978ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.858ns  (logic 3.948ns (30.704%)  route 8.910ns (69.296%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.769    26.791    iCPU/regfile_inst/douta[21]
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124    26.915 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    26.915    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X60Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    27.132 f  iCPU/regfile_inst/iMEM_i_343/O
                         net (fo=1, routed)           0.669    27.801    iCPU/regfile_inst/iMEM_i_343_n_1
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.299    28.100 f  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=9, routed)           0.734    28.835    iCPU/regfile_inst/write_data[4]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    28.959 r  iCPU/regfile_inst/iMEM_i_215/O
                         net (fo=83, routed)          1.245    30.204    iCPU/regfile_inst/iMEM_i_215_n_1
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.328 r  iCPU/regfile_inst/iMEM_i_402/O
                         net (fo=7, routed)           1.009    31.337    iCPU/regfile_inst/iMEM_i_402_n_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.461 r  iCPU/regfile_inst/iMEM_i_198/O
                         net (fo=2, routed)           0.573    32.035    iCPU/regfile_inst/iMEM_i_198_n_1
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.150    32.185 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=1, routed)           1.102    33.287    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X39Y68         LUT6 (Prop_lut6_I3_O)        0.332    33.619 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=10, routed)          1.808    35.427    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.427    
  -------------------------------------------------------------------
                         slack                                 10.978    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.797ns  (logic 3.942ns (30.804%)  route 8.855ns (69.196%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.587    26.610    iCPU/regfile_inst/douta[21]
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    26.734 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    26.734    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    26.951 f  iCPU/regfile_inst/iMEM_i_348/O
                         net (fo=1, routed)           1.000    27.951    iCPU/regfile_inst/iMEM_i_348_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.299    28.250 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=10, routed)          0.792    29.042    iCPU/regfile_inst/write_data[3]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.166 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=87, routed)          1.302    30.467    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.148    30.615 r  iCPU/regfile_inst/iMEM_i_407/O
                         net (fo=5, routed)           0.859    31.474    iCPU/regfile_inst/iMEM_i_407_n_1
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.328    31.802 r  iCPU/regfile_inst/iMEM_i_189/O
                         net (fo=2, routed)           0.820    32.622    iCPU/regfile_inst/iMEM_i_189_n_1
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124    32.746 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=1, routed)           0.597    33.344    iCPU/regfile_inst/iMEM_i_80_n_1
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    33.468 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.898    35.365    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.365    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.050ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.786ns  (logic 3.942ns (30.830%)  route 8.844ns (69.170%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.587    26.610    iCPU/regfile_inst/douta[21]
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    26.734 f  iCPU/regfile_inst/iMEM_i_679/O
                         net (fo=1, routed)           0.000    26.734    iCPU/regfile_inst/iMEM_i_679_n_1
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    26.951 f  iCPU/regfile_inst/iMEM_i_348/O
                         net (fo=1, routed)           1.000    27.951    iCPU/regfile_inst/iMEM_i_348_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I5_O)        0.299    28.250 f  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=10, routed)          0.792    29.042    iCPU/regfile_inst/write_data[3]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.166 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=87, routed)          1.302    30.467    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.148    30.615 r  iCPU/regfile_inst/iMEM_i_407/O
                         net (fo=5, routed)           0.859    31.474    iCPU/regfile_inst/iMEM_i_407_n_1
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.328    31.802 r  iCPU/regfile_inst/iMEM_i_189/O
                         net (fo=2, routed)           0.803    32.605    iCPU/regfile_inst/iMEM_i_189_n_1
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.729 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.803    33.532    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.124    33.656 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=6, routed)           1.698    35.355    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.355    
  -------------------------------------------------------------------
                         slack                                 11.050    

Slack (MET) :             11.077ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.764ns  (logic 4.061ns (31.815%)  route 8.703ns (68.185%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.978ns = ( 47.022 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.870    26.893    iCPU/regfile_inst/douta[21]
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.017 r  iCPU/regfile_inst/iMEM_i_358/O
                         net (fo=1, routed)           0.000    27.017    iCPU/regfile_inst/iMEM_i_358_n_1
    SLICE_X62Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    27.231 r  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.776    28.007    iCPU/regfile_inst/iMEM_i_134_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.297    28.304 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903    29.208    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.332 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993    30.324    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150    30.474 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636    31.111    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326    31.437 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670    32.107    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.231 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.604    32.835    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X44Y69         LUT3 (Prop_lut3_I1_O)        0.124    32.959 r  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=3, routed)           0.671    33.630    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.754 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=7, routed)           1.579    35.333    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.200    
                         clock uncertainty           -0.225    46.975    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.409    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                         -35.333    
  -------------------------------------------------------------------
                         slack                                 11.077    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.731ns  (logic 4.061ns (31.899%)  route 8.670ns (68.101%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.870    26.893    iCPU/regfile_inst/douta[21]
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.017 r  iCPU/regfile_inst/iMEM_i_358/O
                         net (fo=1, routed)           0.000    27.017    iCPU/regfile_inst/iMEM_i_358_n_1
    SLICE_X62Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    27.231 r  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.776    28.007    iCPU/regfile_inst/iMEM_i_134_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.297    28.304 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903    29.208    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.332 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993    30.324    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150    30.474 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636    31.111    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326    31.437 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670    32.107    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.231 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           0.489    32.719    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.843 r  iCPU/regfile_inst/iMEM_i_58/O
                         net (fo=1, routed)           0.457    33.300    iCPU/regfile_inst/iMEM_i_58_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.424 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=7, routed)           1.875    35.299    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.299    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.151ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.690ns  (logic 4.084ns (32.184%)  route 8.606ns (67.816%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.978ns = ( 47.022 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 22.568 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.485    27.508    iCPU/regfile_inst/douta[16]
    SLICE_X45Y81         LUT5 (Prop_lut5_I2_O)        0.124    27.632 r  iCPU/regfile_inst/pc_next_reg[19]_i_34/O
                         net (fo=1, routed)           0.000    27.632    iCPU/regfile_inst/pc_next_reg[19]_i_34_n_1
    SLICE_X45Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    27.870 r  iCPU/regfile_inst/pc_next_reg[19]_i_24/O
                         net (fo=1, routed)           0.000    27.870    iCPU/regfile_inst/pc_next_reg[19]_i_24_n_1
    SLICE_X45Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    27.974 r  iCPU/regfile_inst/pc_next_reg[19]_i_18/O
                         net (fo=1, routed)           0.623    28.597    iCPU/regfile_inst/pc_next_reg[19]_i_18_n_1
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.316    28.913 r  iCPU/regfile_inst/pc_next_reg[19]_i_7/O
                         net (fo=11, routed)          2.063    30.976    iCPU/regfile_inst/pc_next_reg[19]_i_7_n_1
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.150    31.126 r  iCPU/regfile_inst/iMEM_i_442/O
                         net (fo=1, routed)           0.691    31.817    iCPU/regfile_inst/iMEM_i_442_n_1
    SLICE_X40Y69         LUT6 (Prop_lut6_I1_O)        0.326    32.143 f  iCPU/regfile_inst/iMEM_i_225/O
                         net (fo=3, routed)           0.586    32.728    iCPU/regfile_inst/iMEM_i_225_n_1
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.124    32.852 f  iCPU/regfile_inst/iMEM_i_229/O
                         net (fo=1, routed)           0.585    33.438    iCPU/regfile_inst/iMEM_i_229_n_1
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    33.562 f  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=3, routed)           0.511    34.073    iCPU/regfile_inst/iMEM_i_100_n_1
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.197 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=11, routed)          1.061    35.258    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.200    
                         clock uncertainty           -0.225    46.975    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.409    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.409    
                         arrival time                         -35.258    
  -------------------------------------------------------------------
                         slack                                 11.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.447ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.089ns  (logic 0.630ns (57.849%)  route 0.459ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 124.161 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.611   124.161    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585   124.746 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=28, routed)          0.291   125.037    inst[14]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045   125.082 r  iMEM_i_2/O
                         net (fo=1, routed)           0.168   125.250    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.803    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.803    
                         arrival time                         125.250    
  -------------------------------------------------------------------
                         slack                                 75.447    

Slack (MET) :             75.448ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.297ns  (logic 0.630ns (48.565%)  route 0.667ns (51.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=37, routed)          0.397   125.138    iCPU/regfile_inst/douta[23]
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.045   125.183 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=4, routed)           0.270   125.453    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         125.454    
  -------------------------------------------------------------------
                         slack                                 75.448    

Slack (MET) :             75.515ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.363ns  (logic 0.630ns (46.210%)  route 0.733ns (53.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=37, routed)          0.432   125.174    iCPU/regfile_inst/douta[23]
    SLICE_X60Y72         LUT6 (Prop_lut6_I4_O)        0.045   125.219 r  iCPU/regfile_inst/iMEM_i_118/O
                         net (fo=3, routed)           0.301   125.520    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         125.520    
  -------------------------------------------------------------------
                         slack                                 75.515    

Slack (MET) :             75.650ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.504ns  (logic 0.630ns (41.893%)  route 0.874ns (58.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.559   125.300    iCPU/regfile_inst/douta[24]
    SLICE_X61Y72         LUT6 (Prop_lut6_I2_O)        0.045   125.345 r  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           0.315   125.660    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         125.660    
  -------------------------------------------------------------------
                         slack                                 75.650    

Slack (MET) :             75.679ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.532ns  (logic 0.786ns (51.290%)  route 0.746ns (48.710%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=133, routed)         0.434   125.175    iCPU/regfile_inst/douta[22]
    SLICE_X60Y66         MUXF7 (Prop_muxf7_S_O)       0.093   125.268 r  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.115   125.383    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.108   125.491 r  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=2, routed)           0.198   125.689    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         125.689    
  -------------------------------------------------------------------
                         slack                                 75.679    

Slack (MET) :             75.679ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.528ns  (logic 0.630ns (41.225%)  route 0.898ns (58.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=37, routed)          0.559   125.300    iCPU/regfile_inst/douta[23]
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.045   125.345 r  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           0.339   125.684    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         125.684    
  -------------------------------------------------------------------
                         slack                                 75.679    

Slack (MET) :             75.680ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.322ns  (logic 0.630ns (47.664%)  route 0.692ns (52.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 124.161 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.611   124.161    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585   124.746 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=10, routed)          0.392   125.139    inst[1]
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.045   125.184 r  iMEM_i_3/O
                         net (fo=1, routed)           0.299   125.483    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.803    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.803    
                         arrival time                         125.483    
  -------------------------------------------------------------------
                         slack                                 75.680    

Slack (MET) :             75.689ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.537ns  (logic 0.630ns (40.981%)  route 0.907ns (59.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.635   125.376    iCPU/regfile_inst/douta[24]
    SLICE_X59Y76         LUT6 (Prop_lut6_I2_O)        0.045   125.421 r  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=2, routed)           0.273   125.694    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[1]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         125.694    
  -------------------------------------------------------------------
                         slack                                 75.689    

Slack (MET) :             75.702ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.556ns  (logic 0.630ns (40.500%)  route 0.926ns (59.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.652   125.393    iCPU/regfile_inst/douta[24]
    SLICE_X63Y68         LUT6 (Prop_lut6_I2_O)        0.045   125.438 r  iCPU/regfile_inst/iMEM_i_132/O
                         net (fo=10, routed)          0.274   125.712    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         125.712    
  -------------------------------------------------------------------
                         slack                                 75.702    

Slack (MET) :             75.716ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.570ns  (logic 0.800ns (50.968%)  route 0.770ns (49.032%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 48.734 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=263, routed)         0.449   125.190    iCPU/regfile_inst/douta[20]
    SLICE_X58Y63         LUT6 (Prop_lut6_I4_O)        0.045   125.235 r  iCPU/regfile_inst/iMEM_i_664/O
                         net (fo=1, routed)           0.000   125.235    iCPU/regfile_inst/iMEM_i_664_n_1
    SLICE_X58Y63         MUXF7 (Prop_muxf7_I0_O)      0.062   125.297 r  iCPU/regfile_inst/iMEM_i_341/O
                         net (fo=1, routed)           0.118   125.415    iCPU/regfile_inst/iMEM_i_341_n_1
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.108   125.523 r  iCPU/regfile_inst/iMEM_i_130/O
                         net (fo=9, routed)           0.203   125.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.489    
                         clock uncertainty            0.225    49.714    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.010    
                         arrival time                         125.726    
  -------------------------------------------------------------------
                         slack                                 75.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.852ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.778%)  route 1.638ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.628    -2.539    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456    -2.083 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           1.638    -0.445    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                 21.852    

Slack (MET) :             21.912ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.456ns (22.426%)  route 1.577ns (77.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.628    -2.539    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456    -2.083 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           1.577    -0.506    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                 21.912    

Slack (MET) :             22.185ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.971%)  route 1.300ns (74.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.628    -2.539    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456    -2.083 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           1.300    -0.783    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                 22.185    

Slack (MET) :             22.225ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.513%)  route 1.264ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.628    -2.539    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456    -2.083 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           1.264    -0.819    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                 22.225    

Slack (MET) :             22.245ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.897%)  route 1.239ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.628    -2.539    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456    -2.083 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           1.239    -0.844    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                 22.245    

Slack (MET) :             22.277ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.456ns (27.318%)  route 1.213ns (72.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.627    -2.540    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.084 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           1.213    -0.871    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                 22.277    

Slack (MET) :             22.284ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.456ns (27.423%)  route 1.207ns (72.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.627    -2.540    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.084 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.207    -0.877    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                 22.284    

Slack (MET) :             22.352ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.456ns (28.616%)  route 1.137ns (71.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.628    -2.539    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456    -2.083 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           1.137    -0.946    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                 22.352    

Slack (MET) :             22.364ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.456ns (28.956%)  route 1.119ns (71.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.537ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.630    -2.537    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.456    -2.081 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           1.119    -0.962    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                 22.364    

Slack (MET) :             22.369ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.456ns (28.910%)  route 1.121ns (71.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.981ns = ( 22.019 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.627    -2.540    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.456    -2.084 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.121    -0.963    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.197    
                         clock uncertainty           -0.225    21.972    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.406    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.406    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                 22.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.642ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.977%)  route 0.300ns (68.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 23.732 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.546    99.096    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.300    99.537    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.732    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.487    
                         clock uncertainty            0.225    24.712    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.895    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.895    
                         arrival time                          99.537    
  -------------------------------------------------------------------
                         slack                                 74.642    

Slack (MET) :             74.642ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.819%)  route 0.302ns (68.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 23.732 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.544    99.094    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.302    99.537    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.732    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.487    
                         clock uncertainty            0.225    24.712    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.895    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.895    
                         arrival time                          99.537    
  -------------------------------------------------------------------
                         slack                                 74.642    

Slack (MET) :             74.710ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.711%)  route 0.368ns (72.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 23.732 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.546    99.096    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.368    99.605    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.732    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.487    
                         clock uncertainty            0.225    24.712    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.895    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.895    
                         arrival time                          99.605    
  -------------------------------------------------------------------
                         slack                                 74.710    

Slack (MET) :             74.712ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.604%)  route 0.370ns (72.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 23.732 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.546    99.096    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.370    99.607    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.878    23.732    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.487    
                         clock uncertainty            0.225    24.712    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.895    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.895    
                         arrival time                          99.607    
  -------------------------------------------------------------------
                         slack                                 74.712    

Slack (MET) :             74.729ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.871%)  route 0.384ns (73.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.544    99.094    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.384    99.619    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.619    
  -------------------------------------------------------------------
                         slack                                 74.729    

Slack (MET) :             74.731ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.860%)  route 0.384ns (73.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 99.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.545    99.095    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.141    99.236 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.384    99.620    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.620    
  -------------------------------------------------------------------
                         slack                                 74.731    

Slack (MET) :             74.751ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.813%)  route 0.405ns (74.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.544    99.094    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.405    99.640    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.640    
  -------------------------------------------------------------------
                         slack                                 74.751    

Slack (MET) :             74.754ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.779%)  route 0.406ns (74.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.546    99.096    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.406    99.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.643    
  -------------------------------------------------------------------
                         slack                                 74.754    

Slack (MET) :             74.754ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.677%)  route 0.408ns (74.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.544    99.094    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.408    99.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.643    
  -------------------------------------------------------------------
                         slack                                 74.754    

Slack (MET) :             74.763ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.276%)  route 0.417ns (74.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.544    99.094    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.417    99.652    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.652    
  -------------------------------------------------------------------
                         slack                                 74.763    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.693ns (57.974%)  route 1.227ns (42.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.227     2.797    btn_IBUF
    SLICE_X113Y88        LUT2 (Prop_lut2_I0_O)        0.124     2.921 r  rst_i_1/O
                         net (fo=1, routed)           0.000     2.921    rst_i_1_n_1
    SLICE_X113Y88        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.045ns (8.312%)  route 0.496ns (91.688%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.496     0.496    locked
    SLICE_X113Y88        LUT2 (Prop_lut2_I1_O)        0.045     0.541 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.541    rst_i_1_n_1
    SLICE_X113Y88        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.413ns  (logic 2.990ns (20.745%)  route 11.423ns (79.255%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           0.636     9.393    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.517 f  iCPU/regfile_inst/cs_mem_reg_i_11/O
                         net (fo=3, routed)           0.985    10.502    iCPU/regfile_inst/cs_mem_reg_i_11_n_1
    SLICE_X50Y71         LUT5 (Prop_lut5_I0_O)        0.124    10.626 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.196    11.822    iDec/cs_gpio_reg/CLR
    SLICE_X55Y69         LUT3 (Prop_lut3_I1_O)        0.124    11.946 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    11.946    iDec/cs_gpio_reg/D0
    SLICE_X55Y69         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.264ns  (logic 2.990ns (20.962%)  route 11.274ns (79.038%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 r  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           0.636     9.393    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.517 r  iCPU/regfile_inst/cs_mem_reg_i_11/O
                         net (fo=3, routed)           0.985    10.502    iCPU/regfile_inst/cs_mem_reg_i_11_n_1
    SLICE_X50Y71         LUT5 (Prop_lut5_I0_O)        0.124    10.626 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.047    11.673    iDec/cs_mem_reg/PRE
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.124    11.797 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    11.797    iDec/cs_mem_reg/D0
    SLICE_X55Y70         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.755ns  (logic 2.866ns (20.836%)  route 10.889ns (79.164%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 r  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031     9.788    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.912 r  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    10.588    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    10.712 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    11.288    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.371ns  (logic 2.512ns (18.787%)  route 10.859ns (81.213%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           0.846     6.734    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.326     7.060 f  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           0.824     7.884    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.008 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=4, routed)           1.756     9.764    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.888 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           1.016    10.904    iCPU/regfile_inst_n_18
    SLICE_X53Y73         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.065ns  (logic 2.866ns (21.937%)  route 10.199ns (78.063%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           0.814     8.113    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  iCPU/regfile_inst/b_true_reg_i_18/O
                         net (fo=1, routed)           0.947     9.386    iCPU/regfile_inst/b_true_reg_i_18_n_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           0.440     9.950    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.523    10.598    iCPU/inst0/b_true__0
    SLICE_X46Y67         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.042ns  (logic 2.742ns (21.024%)  route 10.300ns (78.976%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749     5.770    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118     5.888 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057     6.945    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354     7.299 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132     8.431    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326     8.757 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           0.821     9.578    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X50Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.702 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.873    10.575    iCPU/regfile_inst_n_19
    SLICE_X51Y73         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 2.545ns (20.155%)  route 10.082ns (79.845%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.711    -2.456    iCPU/regfile_inst/clk0
    SLICE_X64Y62         FDRE                                         r  iCPU/regfile_inst/x3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  iCPU/regfile_inst/x3_reg[0]/Q
                         net (fo=2, routed)           1.290    -0.710    iCPU/regfile_inst/x3_reg_n_1_[0]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.124    -0.586 r  iCPU/regfile_inst/iMEM_i_363/O
                         net (fo=1, routed)           0.000    -0.586    iCPU/regfile_inst/iMEM_i_363_n_1
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.374 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=1, routed)           0.774     0.401    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.299     0.700 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903     1.603    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124     1.727 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993     2.720    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150     2.870 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636     3.506    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326     3.832 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670     4.502    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.626 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           1.002     5.628    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.124     5.752 r  iCPU/regfile_inst/pc_next_reg[14]_i_5/O
                         net (fo=3, routed)           0.643     6.395    iCPU/regfile_inst/pc_next_reg[14]_i_5_n_1
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.150     6.545 r  iCPU/regfile_inst/pc_next_reg[15]_i_4/O
                         net (fo=2, routed)           0.839     7.385    iCPU/regfile_inst/pc_next_reg[15]_i_4_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332     7.717 r  iCPU/regfile_inst/pc_next_reg[15]_i_2/O
                         net (fo=5, routed)           1.673     9.389    iCPU/regfile_inst/pc_next_reg[15]_i_2_n_1
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.513 r  iCPU/regfile_inst/pc_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.658    10.171    iCPU/regfile_inst_n_30
    SLICE_X51Y69         LDCE                                         r  iCPU/pc_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.545ns  (logic 2.440ns (19.450%)  route 10.105ns (80.550%))
  Logic Levels:           12  (LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.896     5.916    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.040 r  iCPU/regfile_inst/b_true_reg_i_13/O
                         net (fo=7, routed)           1.147     7.187    iCPU/regfile_inst/b_true_reg_i_13_n_1
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  iCPU/regfile_inst/b_true_reg_i_4/O
                         net (fo=3, routed)           0.723     8.034    iCPU/regfile_inst/b_true_reg_i_4_n_1
    SLICE_X45Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.158 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.476     8.635    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.759 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=8, routed)           0.865     9.624    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X51Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.748 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    10.078    iCPU/regfile_inst_n_45
    SLICE_X52Y66         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.299ns  (logic 2.544ns (20.685%)  route 9.755ns (79.315%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 r  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.896     5.916    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124     6.040 r  iCPU/regfile_inst/b_true_reg_i_13/O
                         net (fo=7, routed)           1.133     7.173    iCPU/regfile_inst/b_true_reg_i_13_n_1
    SLICE_X46Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  iCPU/regfile_inst/pc_next_reg[31]_i_5/O
                         net (fo=2, routed)           0.715     8.012    iCPU/regfile_inst/pc_next_reg[31]_i_5_n_1
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.150     8.162 r  iCPU/regfile_inst/pc_next_reg[31]_i_2/O
                         net (fo=1, routed)           0.804     8.966    iCPU/regfile_inst/pc_next_reg[31]_i_2_n_1
    SLICE_X50Y75         LUT4 (Prop_lut4_I0_O)        0.326     9.292 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.540     9.832    iCPU/regfile_inst_n_14
    SLICE_X52Y75         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.247ns  (logic 2.316ns (18.911%)  route 9.931ns (81.089%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.700    -2.467    iCPU/regfile_inst/clk0
    SLICE_X63Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           1.130    -0.881    iCPU/regfile_inst/x6_reg_n_1_[9]
    SLICE_X64Y73         LUT6 (Prop_lut6_I1_O)        0.124    -0.757 f  iCPU/regfile_inst/iMEM_i_631/O
                         net (fo=1, routed)           0.000    -0.757    iCPU/regfile_inst/iMEM_i_631_n_1
    SLICE_X64Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.540 f  iCPU/regfile_inst/iMEM_i_324/O
                         net (fo=1, routed)           0.801     0.261    iCPU/regfile_inst/iMEM_i_324_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.299     0.560 f  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=2, routed)           1.246     1.806    iCPU/regfile_inst/write_data[9]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.930 r  iCPU/regfile_inst/iMEM_i_173/O
                         net (fo=6, routed)           0.778     2.708    iCPU/regfile_inst/iMEM_i_173_n_1
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.150     2.858 f  iCPU/regfile_inst/iMEM_i_170/O
                         net (fo=2, routed)           0.823     3.680    iCPU/regfile_inst/iMEM_i_170_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.326     4.006 r  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890     4.897    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124     5.021 f  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          1.305     6.325    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.449 r  iCPU/regfile_inst/pc_next_reg[23]_i_11/O
                         net (fo=1, routed)           0.582     7.032    iCPU/regfile_inst/pc_next_reg[23]_i_11_n_1
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.156 r  iCPU/regfile_inst/pc_next_reg[23]_i_5/O
                         net (fo=2, routed)           0.529     7.685    iCPU/regfile_inst/pc_next_reg[23]_i_5_n_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.809 f  iCPU/regfile_inst/pc_next_reg[23]_i_2/O
                         net (fo=4, routed)           1.352     9.161    iCPU/regfile_inst/pc_next_reg[23]_i_6_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I0_O)        0.124     9.285 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.495     9.780    iCPU/regfile_inst_n_22
    SLICE_X51Y72         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.785ns  (logic 0.939ns (52.604%)  route 0.846ns (47.396%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.455    -3.095    iCPU/clk0
    SLICE_X52Y70         FDCE                                         r  iCPU/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.367    -2.728 r  iCPU/pc_reg[16]/Q
                         net (fo=5, routed)           0.319    -2.408    iCPU/pc_reg[16]
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -2.080 r  iCPU/pc_next0_carry__3/O[1]
                         net (fo=1, routed)           0.527    -1.553    iCPU/regfile_inst/data0[17]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.244    -1.309 r  iCPU/regfile_inst/pc_next_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -1.309    iCPU/regfile_inst_n_28
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.869ns  (logic 0.939ns (50.234%)  route 0.930ns (49.766%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.455    -3.095    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.367    -2.728 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.334    -2.394    iCPU/fetch_addr[10]
    SLICE_X51Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -2.066 r  iCPU/pc_next0_carry__2/O[1]
                         net (fo=1, routed)           0.597    -1.469    iCPU/regfile_inst/data0[13]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.244    -1.225 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -1.225    iCPU/regfile_inst_n_32
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.977ns  (logic 0.897ns (45.372%)  route 1.080ns (54.628%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.455    -3.095    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.367    -2.728 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.391    -2.337    iCPU/fetch_addr[10]
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.100    -2.237 r  iCPU/pc_next0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    -2.237    iCPU/pc_next0_carry__2_i_4_n_1
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -2.048 r  iCPU/pc_next0_carry__2/O[0]
                         net (fo=1, routed)           0.689    -1.359    iCPU/regfile_inst/data0[12]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.241    -1.118 r  iCPU/regfile_inst/pc_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -1.118    iCPU/regfile_inst_n_33
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.055ns  (logic 0.967ns (47.050%)  route 1.088ns (52.950%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.456    -3.094    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.367    -2.727 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.321    -2.406    iCPU/fetch_addr[4]
    SLICE_X51Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353    -2.053 r  iCPU/pc_next0_carry__0/O[3]
                         net (fo=1, routed)           0.490    -1.563    iCPU/regfile_inst/data0[7]
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.247    -1.316 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.278    -1.038    iCPU/regfile_inst_n_38
    SLICE_X52Y66         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.076ns  (logic 0.967ns (46.585%)  route 1.109ns (53.415%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.455    -3.095    iCPU/clk0
    SLICE_X52Y70         FDCE                                         r  iCPU/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.367    -2.728 r  iCPU/pc_reg[14]/Q
                         net (fo=5, routed)           0.317    -2.410    iCPU/pc_reg[14]
    SLICE_X51Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353    -2.057 r  iCPU/pc_next0_carry__2/O[3]
                         net (fo=1, routed)           0.257    -1.801    iCPU/regfile_inst/data0[15]
    SLICE_X50Y69         LUT4 (Prop_lut4_I3_O)        0.247    -1.554 r  iCPU/regfile_inst/pc_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.535    -1.019    iCPU/regfile_inst_n_30
    SLICE_X51Y69         LDCE                                         r  iCPU/pc_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.087ns  (logic 0.939ns (44.996%)  route 1.148ns (55.004%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.451    -3.099    iCPU/clk0
    SLICE_X52Y73         FDCE                                         r  iCPU/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.367    -2.732 r  iCPU/pc_reg[28]/Q
                         net (fo=5, routed)           0.307    -2.424    iCPU/pc_reg[28]
    SLICE_X51Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -2.096 r  iCPU/pc_next0_carry__6/O[1]
                         net (fo=1, routed)           0.563    -1.533    iCPU/regfile_inst/data0[29]
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.244    -1.289 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.278    -1.012    iCPU/regfile_inst_n_16
    SLICE_X52Y75         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.897ns (43.011%)  route 1.188ns (56.989%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.455    -3.095    iCPU/clk0
    SLICE_X52Y70         FDCE                                         r  iCPU/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.367    -2.728 r  iCPU/pc_reg[16]/Q
                         net (fo=5, routed)           0.376    -2.351    iCPU/pc_reg[16]
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.100    -2.251 r  iCPU/pc_next0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    -2.251    iCPU/pc_next0_carry__3_i_4_n_1
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -2.062 r  iCPU/pc_next0_carry__3/O[0]
                         net (fo=1, routed)           0.536    -1.526    iCPU/regfile_inst/data0[16]
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.241    -1.285 r  iCPU/regfile_inst/pc_next_reg[16]_i_1/O
                         net (fo=1, routed)           0.276    -1.009    iCPU/regfile_inst_n_29
    SLICE_X50Y72         LDCE                                         r  iCPU/pc_next_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.135ns  (logic 0.903ns (42.299%)  route 1.232ns (57.701%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.449    -3.101    iCPU/clk0
    SLICE_X52Y74         FDCE                                         r  iCPU/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.367    -2.734 r  iCPU/pc_reg[31]/Q
                         net (fo=4, routed)           0.503    -2.230    iCPU/pc_reg[31]
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.100    -2.130 r  iCPU/pc_next0_carry__6_i_1/O
                         net (fo=1, routed)           0.000    -2.130    iCPU/pc_next0_carry__6_i_1_n_1
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.941 r  iCPU/pc_next0_carry__6/O[3]
                         net (fo=1, routed)           0.282    -1.659    iCPU/regfile_inst/data0[31]
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.247    -1.412 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.447    -0.966    iCPU/regfile_inst_n_14
    SLICE_X52Y75         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.132ns  (logic 1.058ns (49.633%)  route 1.074ns (50.367%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.456    -3.094    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.367    -2.727 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.318    -2.408    iCPU/fetch_addr[6]
    SLICE_X51Y69         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448    -1.960 r  iCPU/pc_next0_carry__1/O[2]
                         net (fo=1, routed)           0.755    -1.205    iCPU/regfile_inst/data0[10]
    SLICE_X54Y70         LUT4 (Prop_lut4_I3_O)        0.243    -0.962 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.962    iCPU/regfile_inst_n_35
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.184ns  (logic 1.079ns (49.394%)  route 1.105ns (50.606%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.451    -3.099    iCPU/clk0
    SLICE_X52Y73         FDCE                                         r  iCPU/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDCE (Prop_fdce_C_Q)         0.367    -2.732 r  iCPU/pc_reg[26]/Q
                         net (fo=5, routed)           0.320    -2.411    iCPU/pc_reg[26]
    SLICE_X51Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.090 r  iCPU/pc_next0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -2.090    iCPU/pc_next0_carry__5_n_1
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150    -1.940 r  iCPU/pc_next0_carry__6/O[0]
                         net (fo=1, routed)           0.293    -1.647    iCPU/regfile_inst/data0[28]
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.241    -1.406 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.492    -0.914    iCPU/regfile_inst_n_17
    SLICE_X52Y75         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.665ns  (logic 4.985ns (28.220%)  route 12.680ns (71.780%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           0.636    37.680    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I3_O)        0.124    37.804 f  iCPU/regfile_inst/cs_mem_reg_i_11/O
                         net (fo=3, routed)           0.985    38.789    iCPU/regfile_inst/cs_mem_reg_i_11_n_1
    SLICE_X50Y71         LUT5 (Prop_lut5_I0_O)        0.124    38.913 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.196    40.109    iDec/cs_gpio_reg/CLR
    SLICE_X55Y69         LUT3 (Prop_lut3_I1_O)        0.124    40.233 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    40.233    iDec/cs_gpio_reg/D0
    SLICE_X55Y69         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.516ns  (logic 4.985ns (28.460%)  route 12.531ns (71.540%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 r  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           0.636    37.680    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I3_O)        0.124    37.804 r  iCPU/regfile_inst/cs_mem_reg_i_11/O
                         net (fo=3, routed)           0.985    38.789    iCPU/regfile_inst/cs_mem_reg_i_11_n_1
    SLICE_X50Y71         LUT5 (Prop_lut5_I0_O)        0.124    38.913 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           1.047    39.960    iDec/cs_mem_reg/PRE
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.124    40.084 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    40.084    iDec/cs_mem_reg/D0
    SLICE_X55Y70         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.006ns  (logic 4.861ns (28.583%)  route 12.145ns (71.417%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 r  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           1.031    38.074    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I4_O)        0.124    38.198 r  iCPU/regfile_inst/cs_mem_reg_i_7/O
                         net (fo=2, routed)           0.676    38.875    iCPU/regfile_inst/cs_mem_reg_i_7_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    38.999 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.576    39.575    iDec/uart_tx_reg_reg[7]_0
    SLICE_X54Y71         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.623ns  (logic 4.507ns (27.114%)  route 12.116ns (72.886%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           0.846    35.021    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.326    35.347 f  iCPU/regfile_inst/pc_next_reg[27]_i_6/O
                         net (fo=2, routed)           0.824    36.171    iCPU/regfile_inst/pc_next_reg[27]_i_6_n_1
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    36.295 f  iCPU/regfile_inst/pc_next_reg[27]_i_2/O
                         net (fo=4, routed)           1.756    38.051    iCPU/regfile_inst/pc_next_reg[27]_i_6_0
    SLICE_X54Y73         LUT4 (Prop_lut4_I0_O)        0.124    38.175 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           1.016    39.191    iCPU/regfile_inst_n_18
    SLICE_X53Y73         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.316ns  (logic 4.861ns (29.793%)  route 11.455ns (70.207%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           0.814    36.400    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.326    36.726 r  iCPU/regfile_inst/b_true_reg_i_18/O
                         net (fo=1, routed)           0.947    37.673    iCPU/regfile_inst/b_true_reg_i_18_n_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    37.797 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           0.440    38.237    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    38.361 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.523    38.885    iCPU/inst0/b_true__0
    SLICE_X46Y67         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.294ns  (logic 4.737ns (29.073%)  route 11.557ns (70.927%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.749    34.057    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y74         LUT5 (Prop_lut5_I2_O)        0.118    34.175 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=6, routed)           1.057    35.232    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.354    35.586 r  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.132    36.718    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.326    37.044 f  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=6, routed)           0.821    37.865    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X50Y73         LUT4 (Prop_lut4_I0_O)        0.124    37.989 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.873    38.862    iCPU/regfile_inst_n_19
    SLICE_X51Y73         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.797ns  (logic 4.435ns (28.076%)  route 11.362ns (71.924%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.896    34.203    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    34.327 r  iCPU/regfile_inst/b_true_reg_i_13/O
                         net (fo=7, routed)           1.147    35.474    iCPU/regfile_inst/b_true_reg_i_13_n_1
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.124    35.598 r  iCPU/regfile_inst/b_true_reg_i_4/O
                         net (fo=3, routed)           0.723    36.321    iCPU/regfile_inst/b_true_reg_i_4_n_1
    SLICE_X45Y69         LUT6 (Prop_lut6_I4_O)        0.124    36.445 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.476    36.921    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.124    37.045 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=8, routed)           0.865    37.911    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X51Y66         LUT4 (Prop_lut4_I0_O)        0.124    38.035 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    38.365    iCPU/regfile_inst_n_45
    SLICE_X52Y66         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.550ns  (logic 4.539ns (29.190%)  route 11.011ns (70.810%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 f  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 r  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          0.896    34.203    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X45Y74         LUT6 (Prop_lut6_I3_O)        0.124    34.327 r  iCPU/regfile_inst/b_true_reg_i_13/O
                         net (fo=7, routed)           1.133    35.460    iCPU/regfile_inst/b_true_reg_i_13_n_1
    SLICE_X46Y71         LUT6 (Prop_lut6_I4_O)        0.124    35.584 r  iCPU/regfile_inst/pc_next_reg[31]_i_5/O
                         net (fo=2, routed)           0.715    36.299    iCPU/regfile_inst/pc_next_reg[31]_i_5_n_1
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.150    36.449 r  iCPU/regfile_inst/pc_next_reg[31]_i_2/O
                         net (fo=1, routed)           0.804    37.253    iCPU/regfile_inst/pc_next_reg[31]_i_2_n_1
    SLICE_X50Y75         LUT4 (Prop_lut4_I0_O)        0.326    37.579 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.540    38.119    iCPU/regfile_inst_n_14
    SLICE_X52Y75         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.498ns  (logic 4.311ns (27.816%)  route 11.187ns (72.184%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         2.656    27.679    iCPU/regfile_inst/douta[21]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    27.803 f  iCPU/regfile_inst/iMEM_i_581/O
                         net (fo=1, routed)           0.000    27.803    iCPU/regfile_inst/iMEM_i_581_n_1
    SLICE_X42Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    28.017 f  iCPU/regfile_inst/iMEM_i_299/O
                         net (fo=1, routed)           0.988    29.005    iCPU/regfile_inst/iMEM_i_299_n_1
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.297    29.302 f  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=2, routed)           1.103    30.404    iCPU/regfile_inst/write_data[15]
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.528 r  iCPU/regfile_inst/pc_next_reg[15]_i_14/O
                         net (fo=5, routed)           0.839    31.368    iCPU/regfile_inst/pc_next_reg[15]_i_14_n_1
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.152    31.520 r  iCPU/regfile_inst/pc_next_reg[15]_i_9/O
                         net (fo=2, routed)           0.448    31.967    iCPU/regfile_inst/pc_next_reg[15]_i_9_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.326    32.293 r  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.890    33.184    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  iCPU/regfile_inst/b_true_reg_i_31/O
                         net (fo=13, routed)          1.305    34.612    iCPU/regfile_inst/b_true_reg_i_31_n_1
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.124    34.736 r  iCPU/regfile_inst/pc_next_reg[23]_i_11/O
                         net (fo=1, routed)           0.582    35.319    iCPU/regfile_inst/pc_next_reg[23]_i_11_n_1
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.124    35.443 r  iCPU/regfile_inst/pc_next_reg[23]_i_5/O
                         net (fo=2, routed)           0.529    35.972    iCPU/regfile_inst/pc_next_reg[23]_i_5_n_1
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.124    36.096 f  iCPU/regfile_inst/pc_next_reg[23]_i_2/O
                         net (fo=4, routed)           1.352    37.448    iCPU/regfile_inst/pc_next_reg[23]_i_6_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I0_O)        0.124    37.572 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.495    38.067    iCPU/regfile_inst_n_22
    SLICE_X51Y72         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.207ns  (logic 4.543ns (29.874%)  route 10.664ns (70.126%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.022 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.870    26.893    iCPU/regfile_inst/douta[21]
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.017 r  iCPU/regfile_inst/iMEM_i_358/O
                         net (fo=1, routed)           0.000    27.017    iCPU/regfile_inst/iMEM_i_358_n_1
    SLICE_X62Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    27.231 r  iCPU/regfile_inst/iMEM_i_134/O
                         net (fo=1, routed)           0.776    28.007    iCPU/regfile_inst/iMEM_i_134_n_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.297    28.304 r  iCPU/regfile_inst/iMEM_i_46/O
                         net (fo=10, routed)          0.903    29.208    iCPU/regfile_inst/write_data[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.124    29.332 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=81, routed)          0.993    30.324    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X43Y66         LUT5 (Prop_lut5_I4_O)        0.150    30.474 r  iCPU/regfile_inst/iMEM_i_417/O
                         net (fo=4, routed)           0.636    31.111    iCPU/regfile_inst/iMEM_i_417_n_1
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.326    31.437 r  iCPU/regfile_inst/iMEM_i_184/O
                         net (fo=2, routed)           0.670    32.107    iCPU/regfile_inst/iMEM_i_184_n_1
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.124    32.231 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=9, routed)           1.002    33.233    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.124    33.357 r  iCPU/regfile_inst/pc_next_reg[14]_i_5/O
                         net (fo=3, routed)           0.643    34.000    iCPU/regfile_inst/pc_next_reg[14]_i_5_n_1
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.150    34.150 r  iCPU/regfile_inst/pc_next_reg[15]_i_4/O
                         net (fo=2, routed)           0.839    34.989    iCPU/regfile_inst/pc_next_reg[15]_i_4_n_1
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.332    35.321 r  iCPU/regfile_inst/pc_next_reg[15]_i_2/O
                         net (fo=5, routed)           1.673    36.994    iCPU/regfile_inst/pc_next_reg[15]_i_2_n_1
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.124    37.118 r  iCPU/regfile_inst/pc_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.658    37.776    iCPU/regfile_inst_n_30
    SLICE_X51Y69         LDCE                                         r  iCPU/pc_next_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 1.453ns (61.677%)  route 0.903ns (38.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          0.903    24.275    iCPU/regfile_inst/douta[3]
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.100    24.375 r  iCPU/regfile_inst/pc_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    24.375    iCPU/regfile_inst_n_33
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.363ns  (logic 1.453ns (61.494%)  route 0.910ns (38.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          0.910    24.282    iCPU/regfile_inst/douta[3]
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.100    24.382 r  iCPU/regfile_inst/pc_next_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    24.382    iCPU/regfile_inst_n_28
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 1.453ns (58.640%)  route 1.025ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          1.025    24.397    iCPU/regfile_inst/douta[3]
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.100    24.497 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    24.497    iCPU/regfile_inst_n_32
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.594ns  (logic 1.453ns (56.021%)  route 1.141ns (43.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          0.863    24.235    iCPU/regfile_inst/douta[3]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.100    24.335 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.278    24.613    iCPU/regfile_inst_n_45
    SLICE_X52Y66         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.629ns  (logic 1.453ns (55.261%)  route 1.176ns (44.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          1.176    24.548    iCPU/regfile_inst/douta[3]
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.100    24.648 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    24.648    iCPU/regfile_inst_n_35
    SLICE_X54Y70         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.761ns  (logic 1.453ns (52.630%)  route 1.308ns (47.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.372 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=58, routed)          0.904    24.276    iCPU/regfile_inst/douta[2]
    SLICE_X50Y72         LUT4 (Prop_lut4_I2_O)        0.100    24.376 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.403    24.780    iCPU/regfile_inst_n_26
    SLICE_X51Y72         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.769ns  (logic 1.453ns (52.473%)  route 1.316ns (47.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          1.038    24.410    iCPU/regfile_inst/douta[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I1_O)        0.100    24.510 r  iCPU/regfile_inst/pc_next_reg[24]_i_1/O
                         net (fo=1, routed)           0.278    24.788    iCPU/regfile_inst_n_21
    SLICE_X54Y72         LDCE                                         r  iCPU/pc_next_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.774ns  (logic 1.453ns (52.380%)  route 1.321ns (47.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=58, routed)          0.796    24.168    iCPU/regfile_inst/douta[2]
    SLICE_X53Y66         LUT4 (Prop_lut4_I2_O)        0.100    24.268 r  iCPU/regfile_inst/pc_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.525    24.793    iCPU/regfile_inst_n_40
    SLICE_X53Y68         LDCE                                         r  iCPU/pc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.783ns  (logic 1.453ns (52.218%)  route 1.330ns (47.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=58, routed)          0.857    24.229    iCPU/regfile_inst/douta[2]
    SLICE_X52Y66         LUT4 (Prop_lut4_I2_O)        0.100    24.329 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.473    24.802    iCPU/regfile_inst_n_44
    SLICE_X53Y67         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.799ns  (logic 1.453ns (51.915%)  route 1.346ns (48.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    22.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.372 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=53, routed)          0.867    24.239    iCPU/regfile_inst/douta[3]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.100    24.339 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.479    24.818    iCPU/regfile_inst_n_41
    SLICE_X53Y67         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1256 Endpoints
Min Delay          1256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x13_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.828ns  (logic 1.351ns (13.747%)  route 8.477ns (86.253%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.514     9.828    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    -3.081    iCPU/regfile_inst/clk0
    SLICE_X42Y81         FDRE                                         r  iCPU/regfile_inst/x13_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x15_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 1.351ns (13.931%)  route 8.347ns (86.069%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.384     9.698    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    -3.080    iCPU/regfile_inst/clk0
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x15_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.509ns  (logic 1.351ns (14.208%)  route 8.158ns (85.792%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.195     9.509    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    -3.079    iCPU/regfile_inst/clk0
    SLICE_X47Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x7_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.487ns  (logic 1.351ns (14.240%)  route 8.136ns (85.760%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.173     9.487    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    -3.082    iCPU/regfile_inst/clk0
    SLICE_X47Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x6_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.349ns  (logic 1.351ns (14.450%)  route 7.998ns (85.550%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.035     9.349    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.468    -3.082    iCPU/regfile_inst/clk0
    SLICE_X46Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.326ns  (logic 1.351ns (14.486%)  route 7.975ns (85.514%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          2.012     9.326    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.469    -3.081    iCPU/regfile_inst/clk0
    SLICE_X48Y82         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.308ns  (logic 1.351ns (14.514%)  route 7.957ns (85.486%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.994     9.308    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.471    -3.079    iCPU/regfile_inst/clk0
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x3_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x17_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.205ns  (logic 1.351ns (14.677%)  route 7.854ns (85.323%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          1.870     6.217    iDec/x1[31]_i_8_n_1
    SLICE_X53Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.341 f  iDec/x1[29]_i_2/O
                         net (fo=1, routed)           0.667     7.008    iDec/x1[29]_i_2_n_1
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.132 r  iDec/x1[29]_i_1/O
                         net (fo=31, routed)          2.073     9.205    iCPU/regfile_inst/x31_reg[31]_0[16]
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    -3.086    iCPU/regfile_inst/clk0
    SLICE_X44Y77         FDRE                                         r  iCPU/regfile_inst/x17_reg[29]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x21_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.188ns  (logic 1.351ns (14.704%)  route 7.837ns (85.296%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.874     9.188    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.464    -3.086    iCPU/regfile_inst/clk0
    SLICE_X47Y77         FDRE                                         r  iCPU/regfile_inst/x21_reg[22]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.185ns  (logic 1.351ns (14.708%)  route 7.834ns (85.292%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X54Y71         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.661     2.286    iDec/cs_uart
    SLICE_X55Y65         LUT2 (Prop_lut2_I1_O)        0.152     2.438 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.583     4.021    iDec/cs_uart_reg_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.326     4.347 f  iDec/x1[31]_i_8/O
                         net (fo=16, routed)          2.275     6.622    iDec/x1[31]_i_8_n_1
    SLICE_X52Y75         LUT5 (Prop_lut5_I2_O)        0.124     6.746 f  iDec/x1[22]_i_2/O
                         net (fo=1, routed)           0.444     7.190    iDec/x1[22]_i_2_n_1
    SLICE_X52Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  iDec/x1[22]_i_1/O
                         net (fo=31, routed)          1.871     9.185    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        1.470    -3.080    iCPU/regfile_inst/clk0
    SLICE_X49Y83         FDRE                                         r  iCPU/regfile_inst/x4_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.266ns (81.724%)  route 0.059ns (18.276%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[20]/G
    SLICE_X53Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[20]/Q
                         net (fo=1, routed)           0.059     0.217    iCPU/inst0/Q[20]
    SLICE_X52Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.262 r  iCPU/inst0/pc[17]_i_2/O
                         net (fo=1, routed)           0.000     0.262    iCPU/inst0/pc[17]_i_2_n_1
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.325 r  iCPU/inst0/pc_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.325    iCPU/inst0_n_38
    SLICE_X52Y71         FDCE                                         r  iCPU/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.808    -1.338    iCPU/clk0
    SLICE_X52Y71         FDCE                                         r  iCPU/pc_reg[20]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.268ns (82.339%)  route 0.057ns (17.661%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[6]/G
    SLICE_X53Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[6]/Q
                         net (fo=1, routed)           0.057     0.215    iCPU/inst0/Q[6]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.260 r  iCPU/inst0/pc[5]_i_4/O
                         net (fo=1, routed)           0.000     0.260    iCPU/inst0/pc[5]_i_4_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.325 r  iCPU/inst0/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.325    iCPU/inst0_n_28
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.811    -1.335    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[6]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.266ns (73.680%)  route 0.095ns (26.320%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[4]/G
    SLICE_X53Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[4]/Q
                         net (fo=1, routed)           0.095     0.253    iCPU/inst0/Q[4]
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.298 r  iCPU/inst0/pc[1]_i_2/O
                         net (fo=1, routed)           0.000     0.298    iCPU/inst0/pc[1]_i_2_n_1
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.361 r  iCPU/inst0/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.361    iCPU/inst0_n_22
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.812    -1.334    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[4]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.266ns (73.680%)  route 0.095ns (26.320%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[8]/G
    SLICE_X53Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[8]/Q
                         net (fo=1, routed)           0.095     0.253    iCPU/inst0/Q[8]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.298 r  iCPU/inst0/pc[5]_i_2/O
                         net (fo=1, routed)           0.000     0.298    iCPU/inst0/pc[5]_i_2_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.361 r  iCPU/inst0/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.361    iCPU/inst0_n_26
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.811    -1.335    iCPU/clk0
    SLICE_X52Y68         FDCE                                         r  iCPU/pc_reg[8]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.268ns (73.251%)  route 0.098ns (26.749%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[18]/G
    SLICE_X53Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[18]/Q
                         net (fo=1, routed)           0.098     0.256    iCPU/inst0/Q[18]
    SLICE_X52Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.301 r  iCPU/inst0/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     0.301    iCPU/inst0/pc[17]_i_4_n_1
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.366 r  iCPU/inst0/pc_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.366    iCPU/inst0_n_40
    SLICE_X52Y71         FDCE                                         r  iCPU/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.808    -1.338    iCPU/clk0
    SLICE_X52Y71         FDCE                                         r  iCPU/pc_reg[18]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.273ns (73.810%)  route 0.097ns (26.190%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[1]/G
    SLICE_X53Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[1]/Q
                         net (fo=1, routed)           0.097     0.255    iCPU/inst0/Q[1]
    SLICE_X52Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.300 r  iCPU/inst0/pc[1]_i_5/O
                         net (fo=1, routed)           0.000     0.300    iCPU/inst0/pc[1]_i_5_n_1
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.370 r  iCPU/inst0/pc_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    iCPU/inst0_n_25
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.812    -1.334    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[1]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.273ns (73.810%)  route 0.097ns (26.190%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[9]/G
    SLICE_X53Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[9]/Q
                         net (fo=1, routed)           0.097     0.255    iCPU/inst0/Q[9]
    SLICE_X52Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.300 r  iCPU/inst0/pc[9]_i_5/O
                         net (fo=1, routed)           0.000     0.300    iCPU/inst0/pc[9]_i_5_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.370 r  iCPU/inst0/pc_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    iCPU/inst0_n_33
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.810    -1.336    iCPU/clk0
    SLICE_X52Y69         FDCE                                         r  iCPU/pc_reg[9]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.268ns (72.130%)  route 0.104ns (27.870%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[26]/G
    SLICE_X51Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[26]/Q
                         net (fo=1, routed)           0.104     0.262    iCPU/inst0/Q[26]
    SLICE_X52Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.307 r  iCPU/inst0/pc[25]_i_4/O
                         net (fo=1, routed)           0.000     0.307    iCPU/inst0/pc[25]_i_4_n_1
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.372 r  iCPU/inst0/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.372    iCPU/inst0_n_48
    SLICE_X52Y73         FDCE                                         r  iCPU/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.805    -1.341    iCPU/clk0
    SLICE_X52Y73         FDCE                                         r  iCPU/pc_reg[26]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.269ns (72.234%)  route 0.103ns (27.766%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[23]/G
    SLICE_X51Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[23]/Q
                         net (fo=1, routed)           0.103     0.261    iCPU/inst0/Q[23]
    SLICE_X52Y72         LUT3 (Prop_lut3_I2_O)        0.045     0.306 r  iCPU/inst0/pc[21]_i_3/O
                         net (fo=1, routed)           0.000     0.306    iCPU/inst0/pc[21]_i_3_n_1
    SLICE_X52Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.372 r  iCPU/inst0/pc_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    iCPU/inst0_n_43
    SLICE_X52Y72         FDCE                                         r  iCPU/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.807    -1.339    iCPU/clk0
    SLICE_X52Y72         FDCE                                         r  iCPU/pc_reg[23]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.268ns (66.181%)  route 0.137ns (33.819%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[2]/G
    SLICE_X53Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[2]/Q
                         net (fo=1, routed)           0.137     0.295    iCPU/inst0/Q[2]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  iCPU/inst0/pc[1]_i_4/O
                         net (fo=1, routed)           0.000     0.340    iCPU/inst0/pc[1]_i_4_n_1
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.405 r  iCPU/inst0/pc_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.405    iCPU/inst0_n_24
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1169, routed)        0.812    -1.334    iCPU/clk0
    SLICE_X52Y67         FDCE                                         r  iCPU/pc_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.197ns  (logic 0.559ns (46.688%)  route 0.638ns (53.312%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X55Y70         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.638     1.197    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.571    47.022    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.053ns  (logic 0.559ns (53.067%)  route 0.494ns (46.933%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X55Y70         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.494     1.053    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.158ns (41.428%)  route 0.223ns (58.572%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X55Y70         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.223     0.381    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.158ns (36.130%)  route 0.279ns (63.870%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X55Y70         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.279     0.437    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.880    48.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





