###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        96698   # Number of WRITE/WRITEP commands
num_reads_done                 =      1500081   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1155645   # Number of read row buffer hits
num_read_cmds                  =      1500074   # Number of READ/READP commands
num_writes_done                =        96713   # Number of read requests issued
num_write_row_hits             =        60100   # Number of write row buffer hits
num_act_cmds                   =       383758   # Number of ACT commands
num_pre_cmds                   =       383729   # Number of PRE commands
num_ondemand_pres              =       358201   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502487   # Cyles of rank active rank.0
rank_active_cycles.1           =      9315827   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497513   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       684173   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1502917   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        39804   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10995   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6506   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5804   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3607   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2636   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2158   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1303   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1055   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20076   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =           12   # Write cmd latency (cycles)
write_latency[60-79]           =           37   # Write cmd latency (cycles)
write_latency[80-99]           =           57   # Write cmd latency (cycles)
write_latency[100-119]         =          109   # Write cmd latency (cycles)
write_latency[120-139]         =          167   # Write cmd latency (cycles)
write_latency[140-159]         =          270   # Write cmd latency (cycles)
write_latency[160-179]         =          399   # Write cmd latency (cycles)
write_latency[180-199]         =          525   # Write cmd latency (cycles)
write_latency[200-]            =        95113   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       325051   # Read request latency (cycles)
read_latency[40-59]            =       136190   # Read request latency (cycles)
read_latency[60-79]            =       151807   # Read request latency (cycles)
read_latency[80-99]            =        96750   # Read request latency (cycles)
read_latency[100-119]          =        80816   # Read request latency (cycles)
read_latency[120-139]          =        73942   # Read request latency (cycles)
read_latency[140-159]          =        59474   # Read request latency (cycles)
read_latency[160-179]          =        51129   # Read request latency (cycles)
read_latency[180-199]          =        44221   # Read request latency (cycles)
read_latency[200-]             =       480689   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.82716e+08   # Write energy
read_energy                    =   6.0483e+09   # Read energy
act_energy                     =  1.04996e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38806e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.28403e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92955e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81308e+09   # Active standby energy rank.1
average_read_latency           =      230.619   # Average read request latency (cycles)
average_interarrival           =      6.26228   # Average request interarrival latency (cycles)
total_energy                   =  2.05955e+10   # Total energy (pJ)
average_power                  =      2059.55   # Average power (mW)
average_bandwidth              =       13.626   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        92931   # Number of WRITE/WRITEP commands
num_reads_done                 =      1519480   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1177422   # Number of read row buffer hits
num_read_cmds                  =      1519476   # Number of READ/READP commands
num_writes_done                =        92961   # Number of read requests issued
num_write_row_hits             =        56915   # Number of write row buffer hits
num_act_cmds                   =       380416   # Number of ACT commands
num_pre_cmds                   =       380390   # Number of PRE commands
num_ondemand_pres              =       354470   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9428986   # Cyles of rank active rank.0
rank_active_cycles.1           =      9399073   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       571014   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       600927   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1518554   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        38772   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10814   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6445   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5886   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3899   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2740   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2362   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1420   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1152   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20411   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           54   # Write cmd latency (cycles)
write_latency[100-119]         =           80   # Write cmd latency (cycles)
write_latency[120-139]         =          160   # Write cmd latency (cycles)
write_latency[140-159]         =          211   # Write cmd latency (cycles)
write_latency[160-179]         =          391   # Write cmd latency (cycles)
write_latency[180-199]         =          537   # Write cmd latency (cycles)
write_latency[200-]            =        91442   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       340968   # Read request latency (cycles)
read_latency[40-59]            =       144219   # Read request latency (cycles)
read_latency[60-79]            =       164352   # Read request latency (cycles)
read_latency[80-99]            =       104581   # Read request latency (cycles)
read_latency[100-119]          =        86456   # Read request latency (cycles)
read_latency[120-139]          =        79382   # Read request latency (cycles)
read_latency[140-159]          =        63343   # Read request latency (cycles)
read_latency[160-179]          =        53222   # Read request latency (cycles)
read_latency[180-199]          =        45643   # Read request latency (cycles)
read_latency[200-]             =       437305   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.63912e+08   # Write energy
read_energy                    =  6.12653e+09   # Read energy
act_energy                     =  1.04082e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.74087e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.88445e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88369e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86502e+09   # Active standby energy rank.1
average_read_latency           =       201.78   # Average read request latency (cycles)
average_interarrival           =      6.20172   # Average request interarrival latency (cycles)
total_energy                   =  2.06471e+10   # Total energy (pJ)
average_power                  =      2064.71   # Average power (mW)
average_bandwidth              =      13.7595   # Average bandwidth
