Running: F:\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/7th semester/DSD LAB/lab10/lab10/lab10_isim_beh.exe -prj F:/7th semester/DSD LAB/lab10/lab10/lab10_beh.prj work.lab10 work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/7th semester/DSD LAB/lab10/lab10/lab10.v" into library work
Analyzing Verilog file "F:/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160488 KB
Fuse CPU Usage: 234 ms
Compiling module lab10
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
