<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_n.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_n" name="index_n"></a>- n -</h3><ul>
<li>NVIC_ADC12_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad72d3aab6ac1488323dc064c4523f0dc">stm32/g4/nvic.h</a></li>
<li>NVIC_ADC3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">stm32/g4/nvic.h</a></li>
<li>NVIC_ADC4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga501b16a91cab7e0580677149afb661a7">stm32/g4/nvic.h</a></li>
<li>NVIC_ADC5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab284dbdba2150decc5e14deec2a1668f">stm32/g4/nvic.h</a></li>
<li>NVIC_AES_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d6f13e48378eb69c4b06af07a3d0fad">stm32/g4/nvic.h</a></li>
<li>NVIC_BASE&#160;:&#160;<a class="el" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">cm3/memorymap.h</a></li>
<li>NVIC_BUS_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gacd890922541397f8fd92856d392a865d">cm3/nvic.h</a></li>
<li>NVIC_COMP123_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga26b2c0a144a3e04c17ab9868a04dc4c9">stm32/g4/nvic.h</a></li>
<li>NVIC_COMP456_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga98a49ced875f32719c3deb517f8ff1b8">stm32/g4/nvic.h</a></li>
<li>NVIC_COMP7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad3ed1b4ee2e578d350f2d112459aeca9">stm32/g4/nvic.h</a></li>
<li>NVIC_CORDIC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae6e4b9d2858dc95f8972e7cbbd11920f">stm32/g4/nvic.h</a></li>
<li>NVIC_CRS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga38d128c70d5be541d1a283e74cf93aee">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae5733a4fe236b6e63c59e7190b5674bd">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e4188fdd9274e29724f55b373f17917">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac75c829c7dd5c8a3502967354b311917">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga32f459933cd63f80fa65fc794e8f7428">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6764fae7693868a7acccf8bba7552833">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab1516d929b8b02cc21a2d484e10b1514">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga5a515d490d4cd88b0b34e89e8ceca20f">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA1_CHANNEL8_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gada87fd1e9602238598b87c24db26dfef">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga33941d7ae650eff793b6e218572b1a52">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga5eb0be679ef234be19a20ddfd88ee79e">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga308f988de4b513fd201be34a09536543">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa4a2d1ab11cfa165616cc5e4fdf91e65">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad196f770af180ca4e16dcd3f94738617">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga024938bdf34c9801667b7e25da7183ec">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga188bb8b3790935dfff48686ecb63b827">stm32/g4/nvic.h</a></li>
<li>NVIC_DMA2_CHANNEL8_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafc02b372cd378a4c4ba96d55bd612a46">stm32/g4/nvic.h</a></li>
<li>NVIC_DMAMUX_OVR_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6ff16f17bbec116dd93dd5b66a42c821">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI15_10_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">stm32/g4/nvic.h</a></li>
<li>NVIC_EXTI9_5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">stm32/g4/nvic.h</a></li>
<li>NVIC_FDCAN1_INTR0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga07e15fd95ff82cdf6ca6946397c43d8e">stm32/g4/nvic.h</a></li>
<li>NVIC_FDCAN1_INTR1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga80ddc38bb503af82c05fd477a9c88ba7">stm32/g4/nvic.h</a></li>
<li>NVIC_FDCAN2_INTR0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0865ceb64649a1a235fc1d583077eb6e">stm32/g4/nvic.h</a></li>
<li>NVIC_FDCAN2_INTR1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga60d83fac95510ae1880838fecd034ae5">stm32/g4/nvic.h</a></li>
<li>NVIC_FDCAN3_INTR0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf7a59a21f60b9177b0086fef2c433fef">stm32/g4/nvic.h</a></li>
<li>NVIC_FDCAN3_INTR1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab68c0e84bbb0fa422e347c539a3b69be">stm32/g4/nvic.h</a></li>
<li>NVIC_FLASH_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">stm32/g4/nvic.h</a></li>
<li>NVIC_FMAC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a593d29df917e3e16d09fc9e60f5ff1">stm32/g4/nvic.h</a></li>
<li>NVIC_FPU_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">stm32/g4/nvic.h</a></li>
<li>NVIC_FSMC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">stm32/g4/nvic.h</a></li>
<li>NVIC_HARD_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaedbe55d3baf2439fb49301f0b5f9bc53">cm3/nvic.h</a></li>
<li>NVIC_HRTIM_FAULT_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga19ec5cc77c33656d0dffe5f3d6e1bf80">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_MASTER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga760920b5d3a236926bceb40fb6b66841">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_TIMA_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e5a7a97c7fc5727e675b5f74ba97067">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_TIMB_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a5668b08d7ba185907685c1020f471a">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_TIMC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga10c05208f5c5b958e1aff82f339d373b">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_TIMD_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6aca5c7894f15abdb699258816048082">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_TIME_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3f81c3128d09830bd6e61dc61753c28b">stm32/g4/nvic.h</a></li>
<li>NVIC_HRTIM_TIMF_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga13d25b637754685c85e0f2d39c648f8a">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C1_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C1_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C2_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C2_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C3_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C3_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C4_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">stm32/g4/nvic.h</a></li>
<li>NVIC_I2C4_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">stm32/g4/nvic.h</a></li>
<li>NVIC_IABR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">cm3/nvic.h</a></li>
<li>NVIC_ICER&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">cm3/nvic.h</a></li>
<li>NVIC_ICPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">cm3/nvic.h</a></li>
<li>NVIC_IPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">cm3/nvic.h</a></li>
<li>NVIC_IRQ_COUNT&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">stm32/g4/nvic.h</a>, <a class="el" href="dispatch_2nvic_8h.html#ab5735bab073d7a2c893b4c0b85fc5357">dispatch/nvic.h</a></li>
<li>NVIC_ISER&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">cm3/nvic.h</a></li>
<li>NVIC_ISPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">cm3/nvic.h</a></li>
<li>NVIC_LPTIM1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gace5fd270f0c4672e4e4dfa3a3ec21428">stm32/g4/nvic.h</a></li>
<li>NVIC_LPUART_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a21be59826980459aabdb3089e90f71">stm32/g4/nvic.h</a></li>
<li>NVIC_MEM_MANAGE_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaa842b6ef46aa6cecce5d382abac75271">cm3/nvic.h</a></li>
<li>NVIC_NMI_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gabdeb6fa799341f6cf23d242d2e8e704b">cm3/nvic.h</a></li>
<li>NVIC_PENDSV_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#ga60500110edbdb7d0992e8aef8fe04b7d">cm3/nvic.h</a></li>
<li>NVIC_PVD_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">stm32/g4/nvic.h</a></li>
<li>NVIC_QUADSPI_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">stm32/g4/nvic.h</a></li>
<li>NVIC_RCC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">stm32/g4/nvic.h</a></li>
<li>NVIC_RNG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga52b908ecce5f22d5a8b609e1c9e3805e">stm32/g4/nvic.h</a></li>
<li>NVIC_RTC_ALARM_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">stm32/g4/nvic.h</a></li>
<li>NVIC_RTC_TAMP_CSS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaacd58ab595ec7cf9952751929c1ddebe">stm32/g4/nvic.h</a></li>
<li>NVIC_RTC_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">stm32/g4/nvic.h</a></li>
<li>NVIC_SAI_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac0b8199005602d1129eb045cc4140bac">stm32/g4/nvic.h</a></li>
<li>NVIC_SPI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">stm32/g4/nvic.h</a></li>
<li>NVIC_SPI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">stm32/g4/nvic.h</a></li>
<li>NVIC_SPI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">stm32/g4/nvic.h</a></li>
<li>NVIC_SPI4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae2298c79a2de4ee13cdaa55ab7126406">stm32/g4/nvic.h</a></li>
<li>NVIC_STIR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">cm3/nvic.h</a></li>
<li>NVIC_SV_CALL_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaaefda4fe69bd9acbd73c12ff2d023ad2">cm3/nvic.h</a></li>
<li>NVIC_SYSTICK_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gafd650ffcb7f54e1f619d2ff3b1331d1f">cm3/nvic.h</a></li>
<li>NVIC_TIM1_BRK_TIM15_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga795ad13353ae5583532663844cfeeb3f">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM1_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM1_TRG_TIM17_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa107a1990ebae23db0601df680dd8afc">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM1_UP_TIM16_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga35183e2b1f3d379f11648119bf358bf9">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM20_BRK_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf1fa9381058b8cab143170d012919fec">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM20_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac578c37460e86550e51b27c52bf768b7">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM20_TRG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1f8e5d870385e93a7f5c7dd0e5031184">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM20_UP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6dad1c465966a7deee35938197c390d9">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM6_DAC13UNDER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a3465c7bb5aa80434bf33ea9b54a56b">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM7_DAC24UNDER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga303c86515c603fad50bf4762138a2d11">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM8_BRK_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga96fc506e33467672cb75e41f8b9321eb">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM8_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM8_TRG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d3294daaada3c99a23c66e8df5bfadf">stm32/g4/nvic.h</a></li>
<li>NVIC_TIM8_UP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac64b66b5bc4e235d731aea398aa14920">stm32/g4/nvic.h</a></li>
<li>NVIC_UART4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">stm32/g4/nvic.h</a></li>
<li>NVIC_UART5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">stm32/g4/nvic.h</a></li>
<li>NVIC_UCPD1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaef1eb1154470105afccda99c428b2e85">stm32/g4/nvic.h</a></li>
<li>NVIC_USAGE_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaa5477aa1c88059e4a0f84622795b0ea9">cm3/nvic.h</a></li>
<li>NVIC_USART1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">stm32/g4/nvic.h</a></li>
<li>NVIC_USART2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">stm32/g4/nvic.h</a></li>
<li>NVIC_USART3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">stm32/g4/nvic.h</a></li>
<li>NVIC_USB_HP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga848fb875a1afdd324029589ddb97fd37">stm32/g4/nvic.h</a></li>
<li>NVIC_USB_LP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga605840ceaeb4e2b754e98e0433d31d3d">stm32/g4/nvic.h</a></li>
<li>NVIC_USB_WAKEUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafd173782bc5d0402ec4e75b362f854c2">stm32/g4/nvic.h</a></li>
<li>NVIC_WWDG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">stm32/g4/nvic.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:23 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
