// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_aa_e
//
// Generated
//  by:  wig
//  on:  Wed Aug  4 11:15:41 2004
//  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../constant.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_aa_e.v,v 1.2 2004/08/04 13:22:30 wig Exp $
// $Date: 2004/08/04 13:22:30 $
// $Log: inst_aa_e.v,v $
// Revision 1.2  2004/08/04 13:22:30  wig
// Updated constant testcase
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.42 2004/08/02 07:13:40 wig Exp 
//
// Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_aa_e
//

	// No `defines in this module

module inst_aa_e
	//
	// Generated module inst_aa
	//
		(
		bit_vector_p,
		bug20040329a_t1,
		bug20040329a_t2,
		bug20040329a_t3,
		bug20040329a_t4,
		bus20040728_all_i,
		bus20040728_part_i,
		const_01_p,
		const_02_p,
		const_03,
		const_05,
		inst_duo_1,
		int_time_p,
		integer_p,
		one_p,
		real_p,
		real_time_p,
		reale_p,
		std_u_11_vport,
		std_u_logic_bin_p,
		std_u_logic_binv_p,
		std_u_logic_hexerr_p,
		std_u_logic_octv_p,
		std_u_logic_port_02,
		std_u_logic_quadv_p,
		std_u_logic_vport,
		std_u_logic_vport_ext,
		std_ulogic_vector_p,
		string_p,
		under_p,
		vector_duo_1,
		vector_duo_2,
		vhdl_basehex_p,
		vhdlbase2_p,
		zero_p
		);
		// Generated Module Inputs:
		input	[7:0]	bit_vector_p;
		input		bug20040329a_t1;
		input		bug20040329a_t2;
		input		bug20040329a_t3;
		input		bug20040329a_t4;
		input	[7:0]	bus20040728_all_i;
		input	[7:0]	bus20040728_part_i;
		input		const_01_p;
		input		const_02_p;
		input	[6:0]	const_03;
		input		const_05;
		input	[7:0]	inst_duo_1;
		input		int_time_p;
		input		integer_p;
		input		one_p;
		input		real_p;
		input		real_time_p;
		input		reale_p;
		input	[7:0]	std_u_11_vport;
		input	[7:0]	std_u_logic_bin_p;
		input	[7:0]	std_u_logic_binv_p;
		input	[3:0]	std_u_logic_hexerr_p;
		input	[7:0]	std_u_logic_octv_p;
		input	[7:0]	std_u_logic_port_02;
		input	[7:0]	std_u_logic_quadv_p;
		input	[7:0]	std_u_logic_vport;
		input	[10:0]	std_u_logic_vport_ext;
		input	[7:0]	std_ulogic_vector_p;
		input		string_p;
		input		under_p;
		input	[7:0]	vector_duo_1;
		input	[7:0]	vector_duo_2;
		input		vhdl_basehex_p;
		input		vhdlbase2_p;
		input		zero_p;
		// Generated Wires:
		wire	[7:0]	bit_vector_p;
		wire		bug20040329a_t1;
		wire		bug20040329a_t2;
		wire		bug20040329a_t3;
		wire		bug20040329a_t4;
		wire	[7:0]	bus20040728_all_i;
		wire	[7:0]	bus20040728_part_i;
		wire		const_01_p;
		wire		const_02_p;
		wire	[6:0]	const_03;
		wire		const_05;
		wire	[7:0]	inst_duo_1;
		wire		int_time_p;
		wire		integer_p;
		wire		one_p;
		wire		real_p;
		wire		real_time_p;
		wire		reale_p;
		wire	[7:0]	std_u_11_vport;
		wire	[7:0]	std_u_logic_bin_p;
		wire	[7:0]	std_u_logic_binv_p;
		wire	[3:0]	std_u_logic_hexerr_p;
		wire	[7:0]	std_u_logic_octv_p;
		wire	[7:0]	std_u_logic_port_02;
		wire	[7:0]	std_u_logic_quadv_p;
		wire	[7:0]	std_u_logic_vport;
		wire	[10:0]	std_u_logic_vport_ext;
		wire	[7:0]	std_ulogic_vector_p;
		wire		string_p;
		wire		under_p;
		wire	[7:0]	vector_duo_1;
		wire	[7:0]	vector_duo_2;
		wire		vhdl_basehex_p;
		wire		vhdlbase2_p;
		wire		zero_p;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_aa_e
//
//
//!End of Module/s
// --------------------------------------------------------------
