
semua_inti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ecc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fa4  0800405c  0800405c  0000505c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005000  08005000  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005000  08005000  00006000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005008  08005008  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005008  08005008  00006008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800500c  0800500c  0000600c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005010  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000706c  2**0
                  CONTENTS
 10 .bss          00000454  2000006c  2000006c  0000706c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004c0  200004c0  0000706c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000087ff  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000182b  00000000  00000000  0000f89b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000790  00000000  00000000  000110c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005b9  00000000  00000000  00011858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000211be  00000000  00000000  00011e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a196  00000000  00000000  00032fcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4d3d  00000000  00000000  0003d165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00101ea2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002540  00000000  00000000  00101ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00104428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004044 	.word	0x08004044

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08004044 	.word	0x08004044

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <_write>:
extern UART_HandleTypeDef huart1;

// Fungsi _write untuk printf ke UART1 (USB-TTL) dan UART2 (WiFi ESP-01)
// Sekarang serial output keluar ke 2 tempat: USB debug + WiFi esp-link
int _write(int file, char *ptr, int len)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  (void)file; // Tidak digunakan
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100); // USB-TTL debug (115200 baud)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	@ 0x64
 80005ae:	68b9      	ldr	r1, [r7, #8]
 80005b0:	4807      	ldr	r0, [pc, #28]	@ (80005d0 <_write+0x34>)
 80005b2:	f002 f969 	bl	8002888 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 100); // WiFi esp-link (115200 baud)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	2364      	movs	r3, #100	@ 0x64
 80005bc:	68b9      	ldr	r1, [r7, #8]
 80005be:	4805      	ldr	r0, [pc, #20]	@ (80005d4 <_write+0x38>)
 80005c0:	f002 f962 	bl	8002888 <HAL_UART_Transmit>
  return len;
 80005c4:	687b      	ldr	r3, [r7, #4]
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000088 	.word	0x20000088
 80005d4:	200000d0 	.word	0x200000d0

080005d8 <read_green_button>:
// Active LOW buttons with internal pull-up (pressed = 0, not pressed = 1)
// =================================================================

// Read GREEN button (PC0)
// Returns 1 if pressed, 0 if not pressed
uint8_t read_green_button(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
    // Active LOW: Button pressed = GPIO_PIN_RESET (0)
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80005dc:	2101      	movs	r1, #1
 80005de:	480a      	ldr	r0, [pc, #40]	@ (8000608 <read_green_button+0x30>)
 80005e0:	f001 fc5e 	bl	8001ea0 <HAL_GPIO_ReadPin>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d10b      	bne.n	8000602 <read_green_button+0x2a>
        HAL_Delay(50);  // Debounce 50ms
 80005ea:	2032      	movs	r0, #50	@ 0x32
 80005ec:	f001 f9b2 	bl	8001954 <HAL_Delay>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80005f0:	2101      	movs	r1, #1
 80005f2:	4805      	ldr	r0, [pc, #20]	@ (8000608 <read_green_button+0x30>)
 80005f4:	f001 fc54 	bl	8001ea0 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d101      	bne.n	8000602 <read_green_button+0x2a>
            return 1;  // Pressed
 80005fe:	2301      	movs	r3, #1
 8000600:	e000      	b.n	8000604 <read_green_button+0x2c>
        }
    }
    return 0;  // Not pressed
 8000602:	2300      	movs	r3, #0
}
 8000604:	4618      	mov	r0, r3
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40020800 	.word	0x40020800

0800060c <read_red_button>:

// Read RED button (PC2)
// Returns 1 if pressed, 0 if not pressed
uint8_t read_red_button(void) {
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
    // Active LOW: Button pressed = GPIO_PIN_RESET (0)
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8000610:	2104      	movs	r1, #4
 8000612:	480a      	ldr	r0, [pc, #40]	@ (800063c <read_red_button+0x30>)
 8000614:	f001 fc44 	bl	8001ea0 <HAL_GPIO_ReadPin>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d10b      	bne.n	8000636 <read_red_button+0x2a>
        HAL_Delay(50);  // Debounce 50ms
 800061e:	2032      	movs	r0, #50	@ 0x32
 8000620:	f001 f998 	bl	8001954 <HAL_Delay>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8000624:	2104      	movs	r1, #4
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <read_red_button+0x30>)
 8000628:	f001 fc3a 	bl	8001ea0 <HAL_GPIO_ReadPin>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d101      	bne.n	8000636 <read_red_button+0x2a>
            return 1;  // Pressed
 8000632:	2301      	movs	r3, #1
 8000634:	e000      	b.n	8000638 <read_red_button+0x2c>
        }
    }
    return 0;  // Not pressed
 8000636:	2300      	movs	r3, #0
}
 8000638:	4618      	mov	r0, r3
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40020800 	.word	0x40020800

08000640 <ModbusMaster_WaitForCompletion_WithButton>:
// RED button every 200ms, allowing user to abort during upload
// =================================================================
#define MODBUS_ERR_USER_ABORT -10  // User pressed RED button

int ModbusMaster_WaitForCompletion_WithButton(ModbusMaster_t *modbus, uint32_t max_wait_ms)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	6039      	str	r1, [r7, #0]
    printf("[CRITICAL DEBUG] ModbusMaster_WaitForCompletion_WithButton() CALLED!\r\n");
 800064a:	4831      	ldr	r0, [pc, #196]	@ (8000710 <ModbusMaster_WaitForCompletion_WithButton+0xd0>)
 800064c:	f002 fe98 	bl	8003380 <puts>

    uint32_t start_tick = HAL_GetTick();
 8000650:	f001 f974 	bl	800193c <HAL_GetTick>
 8000654:	6178      	str	r0, [r7, #20]
    uint16_t status = STATUS_IDLE;
 8000656:	2300      	movs	r3, #0
 8000658:	817b      	strh	r3, [r7, #10]
    uint8_t consecutive_errors = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	77fb      	strb	r3, [r7, #31]
    const uint8_t MAX_CONSECUTIVE_ERRORS = 5;
 800065e:	2305      	movs	r3, #5
 8000660:	74fb      	strb	r3, [r7, #19]
    uint32_t iteration_count = 0;  // Track loop iterations
 8000662:	2300      	movs	r3, #0
 8000664:	61bb      	str	r3, [r7, #24]

    while ((HAL_GetTick() - start_tick) < max_wait_ms) {
 8000666:	e040      	b.n	80006ea <ModbusMaster_WaitForCompletion_WithButton+0xaa>
        iteration_count++;
 8000668:	69bb      	ldr	r3, [r7, #24]
 800066a:	3301      	adds	r3, #1
 800066c:	61bb      	str	r3, [r7, #24]
        // ===================================================================
        // CHECK RED BUTTON EVERY ITERATION (every 200ms)
        // This makes RED button super responsive even during 90s upload!
        // ===================================================================
        if (read_red_button()) {
 800066e:	f7ff ffcd 	bl	800060c <read_red_button>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d009      	beq.n	800068c <ModbusMaster_WaitForCompletion_WithButton+0x4c>
            printf("[CRITICAL DEBUG] RED button detected in iteration %lu!\r\n", iteration_count);
 8000678:	69b9      	ldr	r1, [r7, #24]
 800067a:	4826      	ldr	r0, [pc, #152]	@ (8000714 <ModbusMaster_WaitForCompletion_WithButton+0xd4>)
 800067c:	f002 fe18 	bl	80032b0 <iprintf>
            printf("[System] RED button pressed during upload! Aborting...\r\n");
 8000680:	4825      	ldr	r0, [pc, #148]	@ (8000718 <ModbusMaster_WaitForCompletion_WithButton+0xd8>)
 8000682:	f002 fe7d 	bl	8003380 <puts>
            return MODBUS_ERR_USER_ABORT;  // Signal user abort
 8000686:	f06f 0309 	mvn.w	r3, #9
 800068a:	e03c      	b.n	8000706 <ModbusMaster_WaitForCompletion_WithButton+0xc6>
        }

        // Read status register
        int result = ModbusMaster_ReadStatus(modbus, &status);
 800068c:	f107 030a 	add.w	r3, r7, #10
 8000690:	4619      	mov	r1, r3
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f000 ff0b 	bl	80014ae <ModbusMaster_ReadStatus>
 8000698:	60f8      	str	r0, [r7, #12]

        // Handle communication errors (allow retries for transient errors)
        if (result != MODBUS_OK) {
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d00c      	beq.n	80006ba <ModbusMaster_WaitForCompletion_WithButton+0x7a>
            consecutive_errors++;
 80006a0:	7ffb      	ldrb	r3, [r7, #31]
 80006a2:	3301      	adds	r3, #1
 80006a4:	77fb      	strb	r3, [r7, #31]
            if (consecutive_errors >= MAX_CONSECUTIVE_ERRORS) {
 80006a6:	7ffa      	ldrb	r2, [r7, #31]
 80006a8:	7cfb      	ldrb	r3, [r7, #19]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d301      	bcc.n	80006b2 <ModbusMaster_WaitForCompletion_WithButton+0x72>
                return result;  // Communication failure
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	e029      	b.n	8000706 <ModbusMaster_WaitForCompletion_WithButton+0xc6>
            }
            HAL_Delay(200);
 80006b2:	20c8      	movs	r0, #200	@ 0xc8
 80006b4:	f001 f94e 	bl	8001954 <HAL_Delay>
            continue;
 80006b8:	e017      	b.n	80006ea <ModbusMaster_WaitForCompletion_WithButton+0xaa>
        }

        // Communication successful, reset error counter
        consecutive_errors = 0;
 80006ba:	2300      	movs	r3, #0
 80006bc:	77fb      	strb	r3, [r7, #31]

        // Check status
        if (status == STATUS_SUCCESS) {
 80006be:	897b      	ldrh	r3, [r7, #10]
 80006c0:	2b02      	cmp	r3, #2
 80006c2:	d105      	bne.n	80006d0 <ModbusMaster_WaitForCompletion_WithButton+0x90>
            printf("[CRITICAL DEBUG] Upload SUCCESS after %lu iterations!\r\n", iteration_count);
 80006c4:	69b9      	ldr	r1, [r7, #24]
 80006c6:	4815      	ldr	r0, [pc, #84]	@ (800071c <ModbusMaster_WaitForCompletion_WithButton+0xdc>)
 80006c8:	f002 fdf2 	bl	80032b0 <iprintf>
            return MODBUS_OK;  // Success!
 80006cc:	2300      	movs	r3, #0
 80006ce:	e01a      	b.n	8000706 <ModbusMaster_WaitForCompletion_WithButton+0xc6>
        } else if (status == STATUS_ERROR) {
 80006d0:	897b      	ldrh	r3, [r7, #10]
 80006d2:	2b03      	cmp	r3, #3
 80006d4:	d106      	bne.n	80006e4 <ModbusMaster_WaitForCompletion_WithButton+0xa4>
            printf("[CRITICAL DEBUG] Upload ERROR after %lu iterations!\r\n", iteration_count);
 80006d6:	69b9      	ldr	r1, [r7, #24]
 80006d8:	4811      	ldr	r0, [pc, #68]	@ (8000720 <ModbusMaster_WaitForCompletion_WithButton+0xe0>)
 80006da:	f002 fde9 	bl	80032b0 <iprintf>
            return MODBUS_ERR_EXCEPTION;  // Slave reported error
 80006de:	f06f 0302 	mvn.w	r3, #2
 80006e2:	e010      	b.n	8000706 <ModbusMaster_WaitForCompletion_WithButton+0xc6>
        }

        // Status is IDLE or BUSY, wait and retry
        HAL_Delay(200);  // Poll every 200ms
 80006e4:	20c8      	movs	r0, #200	@ 0xc8
 80006e6:	f001 f935 	bl	8001954 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < max_wait_ms) {
 80006ea:	f001 f927 	bl	800193c <HAL_GetTick>
 80006ee:	4602      	mov	r2, r0
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	1ad3      	subs	r3, r2, r3
 80006f4:	683a      	ldr	r2, [r7, #0]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d8b6      	bhi.n	8000668 <ModbusMaster_WaitForCompletion_WithButton+0x28>
    }

    // Timeout - exceeded max_wait_ms
    printf("[CRITICAL DEBUG] Upload TIMEOUT after %lu iterations!\r\n", iteration_count);
 80006fa:	69b9      	ldr	r1, [r7, #24]
 80006fc:	4809      	ldr	r0, [pc, #36]	@ (8000724 <ModbusMaster_WaitForCompletion_WithButton+0xe4>)
 80006fe:	f002 fdd7 	bl	80032b0 <iprintf>
    return MODBUS_ERR_TIMEOUT;
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000706:	4618      	mov	r0, r3
 8000708:	3720      	adds	r7, #32
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	0800405c 	.word	0x0800405c
 8000714:	080040a4 	.word	0x080040a4
 8000718:	080040e0 	.word	0x080040e0
 800071c:	08004118 	.word	0x08004118
 8000720:	08004150 	.word	0x08004150
 8000724:	08004188 	.word	0x08004188

08000728 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08e      	sub	sp, #56	@ 0x38
 800072c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072e:	f001 f89f 	bl	8001870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000732:	f000 fb59 	bl	8000de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000736:	f000 fc33 	bl	8000fa0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800073a:	f000 fbdd 	bl	8000ef8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800073e:	f000 fbb1 	bl	8000ea4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000742:	f000 fc03 	bl	8000f4c <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */

  // Initialize Modbus Master untuk komunikasi dengan ESP32-CAM via UART3
  ModbusMaster_Init(&modbus_master, &huart3, MODBUS_TIMEOUT_MS);
 8000746:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800074a:	49b0      	ldr	r1, [pc, #704]	@ (8000a0c <main+0x2e4>)
 800074c:	48b0      	ldr	r0, [pc, #704]	@ (8000a10 <main+0x2e8>)
 800074e:	f000 fc8b 	bl	8001068 <ModbusMaster_Init>
  printf("=== Modbus RTU Master Initialized (UART3, 9600 baud) ===\r\n");
 8000752:	48b0      	ldr	r0, [pc, #704]	@ (8000a14 <main+0x2ec>)
 8000754:	f002 fe14 	bl	8003380 <puts>
  // =================================================================
  // == ESP-01 WIFI SETUP (Using esp-link firmware) ==
  // == WiFi configuration handled by esp-link web UI ==
  // == STM32 just sends serial data to UART2, esp-link forwards via WiFi ==
  // =================================================================
  printf("=== ESP-01 (esp-link) Serial-WiFi Bridge Active ===\r\n");
 8000758:	48af      	ldr	r0, [pc, #700]	@ (8000a18 <main+0x2f0>)
 800075a:	f002 fe11 	bl	8003380 <puts>
  printf("=== Access via browser: http://<esp-link-IP> ===\r\n");
 800075e:	48af      	ldr	r0, [pc, #700]	@ (8000a1c <main+0x2f4>)
 8000760:	f002 fe0e 	bl	8003380 <puts>
  printf("=== Or Telnet: telnet <esp-link-IP> 23 ===\r\n\r\n");
 8000764:	48ae      	ldr	r0, [pc, #696]	@ (8000a20 <main+0x2f8>)
 8000766:	f002 fe0b 	bl	8003380 <puts>

  // LED indicator: System ready
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // LED NYALA (system ready)
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000770:	48ac      	ldr	r0, [pc, #688]	@ (8000a24 <main+0x2fc>)
 8000772:	f001 fbad 	bl	8001ed0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Print configuration mode
#if ENABLE_PHOTO_LIMIT
  printf("\r\n========================================\r\n");
 8000776:	48ac      	ldr	r0, [pc, #688]	@ (8000a28 <main+0x300>)
 8000778:	f002 fe02 	bl	8003380 <puts>
  printf("[Config] TESTING MODE ACTIVE\r\n");
 800077c:	48ab      	ldr	r0, [pc, #684]	@ (8000a2c <main+0x304>)
 800077e:	f002 fdff 	bl	8003380 <puts>
  printf("[Config] Will capture maximum %d photos\r\n", MAX_PHOTOS);
 8000782:	210a      	movs	r1, #10
 8000784:	48aa      	ldr	r0, [pc, #680]	@ (8000a30 <main+0x308>)
 8000786:	f002 fd93 	bl	80032b0 <iprintf>
  printf("========================================\r\n\r\n");
 800078a:	48aa      	ldr	r0, [pc, #680]	@ (8000a34 <main+0x30c>)
 800078c:	f002 fdf8 	bl	8003380 <puts>

  // ===================================================================
  // FIX 2: Wait for ESP32-CAM to be ready (Handshake mechanism)
  // ESP32 sets READY flag (0x0006) after WiFi + Session + Camera init
  // ===================================================================
  printf("\r\n[Startup] Waiting for ESP32-CAM initialization...\r\n");
 8000790:	48a9      	ldr	r0, [pc, #676]	@ (8000a38 <main+0x310>)
 8000792:	f002 fdf5 	bl	8003380 <puts>
  printf("[Startup] Checking READY flag (Register 0x0006) every 2 seconds...\r\n\r\n");
 8000796:	48a9      	ldr	r0, [pc, #676]	@ (8000a3c <main+0x314>)
 8000798:	f002 fdf2 	bl	8003380 <puts>

  uint8_t ready_check_count = 0;
 800079c:	2300      	movs	r3, #0
 800079e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t esp32_ready = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	80fb      	strh	r3, [r7, #6]

  while (1) {
      // Flush RX buffer before critical read (Fix 4)
      ModbusMaster_FlushRxBuffer(modbus_master.huart);
 80007a6:	4b9a      	ldr	r3, [pc, #616]	@ (8000a10 <main+0x2e8>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 fc86 	bl	80010bc <ModbusMaster_FlushRxBuffer>

      // Read ESP32 READY register (0x0006)
      int result = ModbusMaster_ReadHoldingRegisters(&modbus_master,
 80007b0:	1dbb      	adds	r3, r7, #6
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	2301      	movs	r3, #1
 80007b6:	2206      	movs	r2, #6
 80007b8:	2101      	movs	r1, #1
 80007ba:	4895      	ldr	r0, [pc, #596]	@ (8000a10 <main+0x2e8>)
 80007bc:	f000 fddb 	bl	8001376 <ModbusMaster_ReadHoldingRegisters>
 80007c0:	61f8      	str	r0, [r7, #28]
                                                      MODBUS_SLAVE_ADDR,
                                                      MODBUS_REG_ESP32_READY,
                                                      1,
                                                      &esp32_ready);

      if (result == MODBUS_OK && esp32_ready == 1) {
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d106      	bne.n	80007d6 <main+0xae>
 80007c8:	88fb      	ldrh	r3, [r7, #6]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d103      	bne.n	80007d6 <main+0xae>
          printf("[Startup] ESP32-CAM is READY! Starting capture sequence...\r\n\r\n");
 80007ce:	489c      	ldr	r0, [pc, #624]	@ (8000a40 <main+0x318>)
 80007d0:	f002 fdd6 	bl	8003380 <puts>
          break;  // ESP32 ready, exit wait loop
 80007d4:	e025      	b.n	8000822 <main+0xfa>
      }

      ready_check_count++;
 80007d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007da:	3301      	adds	r3, #1
 80007dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

      if (result == MODBUS_OK) {
 80007e0:	69fb      	ldr	r3, [r7, #28]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d108      	bne.n	80007f8 <main+0xd0>
          printf("[Startup] ESP32-CAM not ready yet (READY=%d), check #%d, waiting 2s...\r\n",
 80007e6:	88fb      	ldrh	r3, [r7, #6]
 80007e8:	4619      	mov	r1, r3
 80007ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007ee:	461a      	mov	r2, r3
 80007f0:	4894      	ldr	r0, [pc, #592]	@ (8000a44 <main+0x31c>)
 80007f2:	f002 fd5d 	bl	80032b0 <iprintf>
 80007f6:	e006      	b.n	8000806 <main+0xde>
                 esp32_ready, ready_check_count);
      } else {
          printf("[Startup] Cannot read READY register (error %d), check #%d, waiting 2s...\r\n",
 80007f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007fc:	461a      	mov	r2, r3
 80007fe:	69f9      	ldr	r1, [r7, #28]
 8000800:	4891      	ldr	r0, [pc, #580]	@ (8000a48 <main+0x320>)
 8000802:	f002 fd55 	bl	80032b0 <iprintf>
                 result, ready_check_count);
      }

      HAL_Delay(2000);  // Check every 2 seconds
 8000806:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800080a:	f001 f8a3 	bl	8001954 <HAL_Delay>

      // Optional: Timeout after 60 seconds (30 checks)
      if (ready_check_count >= 30) {
 800080e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000812:	2b1d      	cmp	r3, #29
 8000814:	d9c7      	bls.n	80007a6 <main+0x7e>
          printf("\r\n[Startup] WARNING: ESP32-CAM tidak ready setelah 60 detik!\r\n");
 8000816:	488d      	ldr	r0, [pc, #564]	@ (8000a4c <main+0x324>)
 8000818:	f002 fdb2 	bl	8003380 <puts>
          printf("[Startup] Proceeding anyway, but first capture may fail.\r\n\r\n");
 800081c:	488c      	ldr	r0, [pc, #560]	@ (8000a50 <main+0x328>)
 800081e:	f002 fdaf 	bl	8003380 <puts>
  }

  // ===================================================================
  // FIX 6: Set Group ID once at startup (not every capture)
  // ===================================================================
  printf("[Startup] Setting Group ID to %d (once at startup)...\r\n", current_group);
 8000822:	4b8c      	ldr	r3, [pc, #560]	@ (8000a54 <main+0x32c>)
 8000824:	881b      	ldrh	r3, [r3, #0]
 8000826:	4619      	mov	r1, r3
 8000828:	488b      	ldr	r0, [pc, #556]	@ (8000a58 <main+0x330>)
 800082a:	f002 fd41 	bl	80032b0 <iprintf>

  // Flush buffer before critical command (Fix 4)
  ModbusMaster_FlushRxBuffer(modbus_master.huart);
 800082e:	4b78      	ldr	r3, [pc, #480]	@ (8000a10 <main+0x2e8>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4618      	mov	r0, r3
 8000834:	f000 fc42 	bl	80010bc <ModbusMaster_FlushRxBuffer>

  int group_result = ModbusMaster_WriteSingleRegister(&modbus_master,
 8000838:	4b86      	ldr	r3, [pc, #536]	@ (8000a54 <main+0x32c>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	2205      	movs	r2, #5
 800083e:	2101      	movs	r1, #1
 8000840:	4873      	ldr	r0, [pc, #460]	@ (8000a10 <main+0x2e8>)
 8000842:	f000 fd3c 	bl	80012be <ModbusMaster_WriteSingleRegister>
 8000846:	61b8      	str	r0, [r7, #24]
                                                       MODBUS_SLAVE_ADDR,
                                                       0x0005,  // REG_GROUP_ID
                                                       current_group);
  if (group_result == MODBUS_OK) {
 8000848:	69bb      	ldr	r3, [r7, #24]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d103      	bne.n	8000856 <main+0x12e>
      printf("[Startup] Group ID set successfully.\r\n\r\n");
 800084e:	4883      	ldr	r0, [pc, #524]	@ (8000a5c <main+0x334>)
 8000850:	f002 fd96 	bl	8003380 <puts>
 8000854:	e003      	b.n	800085e <main+0x136>
  } else {
      printf("[Startup] WARNING: Failed to set Group ID (error %d)\r\n\r\n", group_result);
 8000856:	69b9      	ldr	r1, [r7, #24]
 8000858:	4881      	ldr	r0, [pc, #516]	@ (8000a60 <main+0x338>)
 800085a:	f002 fd29 	bl	80032b0 <iprintf>
  }

  printf("========================================\r\n");
 800085e:	4881      	ldr	r0, [pc, #516]	@ (8000a64 <main+0x33c>)
 8000860:	f002 fd8e 	bl	8003380 <puts>
  printf("[System] READY TO START CAPTURE\r\n");
 8000864:	4880      	ldr	r0, [pc, #512]	@ (8000a68 <main+0x340>)
 8000866:	f002 fd8b 	bl	8003380 <puts>
  printf("[System] Press GREEN button to begin...\r\n");
 800086a:	4880      	ldr	r0, [pc, #512]	@ (8000a6c <main+0x344>)
 800086c:	f002 fd88 	bl	8003380 <puts>
  printf("========================================\r\n\r\n");
 8000870:	4870      	ldr	r0, [pc, #448]	@ (8000a34 <main+0x30c>)
 8000872:	f002 fd85 	bl	8003380 <puts>

  // ===================================================================
  // WAIT FOR GREEN BUTTON PRESS (Blocking wait)
  // User must press GREEN button to start capture sequence
  // ===================================================================
  while (!read_green_button()) {
 8000876:	e002      	b.n	800087e <main+0x156>
      HAL_Delay(100);  // Check every 100ms
 8000878:	2064      	movs	r0, #100	@ 0x64
 800087a:	f001 f86b 	bl	8001954 <HAL_Delay>
  while (!read_green_button()) {
 800087e:	f7ff feab 	bl	80005d8 <read_green_button>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d0f7      	beq.n	8000878 <main+0x150>
  }

  printf("[System] GREEN button pressed! Starting capture sequence...\r\n\r\n");
 8000888:	4879      	ldr	r0, [pc, #484]	@ (8000a70 <main+0x348>)
 800088a:	f002 fd79 	bl	8003380 <puts>

    /* USER CODE BEGIN 3 */

    // Check photo limit (if enabled)
#if ENABLE_PHOTO_LIMIT
    if (photo_counter > MAX_PHOTOS) {
 800088e:	4b79      	ldr	r3, [pc, #484]	@ (8000a74 <main+0x34c>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	2b0a      	cmp	r3, #10
 8000894:	d917      	bls.n	80008c6 <main+0x19e>
        printf("\r\n========================================\r\n");
 8000896:	4864      	ldr	r0, [pc, #400]	@ (8000a28 <main+0x300>)
 8000898:	f002 fd72 	bl	8003380 <puts>
        printf("[System] MAXIMUM PHOTOS REACHED (%d)\r\n", MAX_PHOTOS);
 800089c:	210a      	movs	r1, #10
 800089e:	4876      	ldr	r0, [pc, #472]	@ (8000a78 <main+0x350>)
 80008a0:	f002 fd06 	bl	80032b0 <iprintf>
        printf("[System] Total captured: %d photos\r\n", photo_counter - 1);
 80008a4:	4b73      	ldr	r3, [pc, #460]	@ (8000a74 <main+0x34c>)
 80008a6:	881b      	ldrh	r3, [r3, #0]
 80008a8:	3b01      	subs	r3, #1
 80008aa:	4619      	mov	r1, r3
 80008ac:	4873      	ldr	r0, [pc, #460]	@ (8000a7c <main+0x354>)
 80008ae:	f002 fcff 	bl	80032b0 <iprintf>
        printf("[System] Program stopped.\r\n");
 80008b2:	4873      	ldr	r0, [pc, #460]	@ (8000a80 <main+0x358>)
 80008b4:	f002 fd64 	bl	8003380 <puts>
        printf("[System] Press RESET button to restart.\r\n");
 80008b8:	4872      	ldr	r0, [pc, #456]	@ (8000a84 <main+0x35c>)
 80008ba:	f002 fd61 	bl	8003380 <puts>
        printf("========================================\r\n\r\n");
 80008be:	485d      	ldr	r0, [pc, #372]	@ (8000a34 <main+0x30c>)
 80008c0:	f002 fd5e 	bl	8003380 <puts>
        break;  // Exit main loop
 80008c4:	e231      	b.n	8000d2a <main+0x602>

    // =================================================================
    // CHECK RED BUTTON FOR MANUAL STOP (Non-blocking)
    // User can press RED button anytime to end session
    // =================================================================
    if (read_red_button()) {
 80008c6:	f7ff fea1 	bl	800060c <read_red_button>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d043      	beq.n	8000958 <main+0x230>
        printf("\r\n========================================\r\n");
 80008d0:	4855      	ldr	r0, [pc, #340]	@ (8000a28 <main+0x300>)
 80008d2:	f002 fd55 	bl	8003380 <puts>
        printf("[System] RED button pressed! Stopping session...\r\n");
 80008d6:	486c      	ldr	r0, [pc, #432]	@ (8000a88 <main+0x360>)
 80008d8:	f002 fd52 	bl	8003380 <puts>
        printf("========================================\r\n\r\n");
 80008dc:	4855      	ldr	r0, [pc, #340]	@ (8000a34 <main+0x30c>)
 80008de:	f002 fd4f 	bl	8003380 <puts>

        // Send END_SESSION command to ESP32-CAM
        printf("[Modbus] Sending END_SESSION command to ESP32-CAM...\r\n");
 80008e2:	486a      	ldr	r0, [pc, #424]	@ (8000a8c <main+0x364>)
 80008e4:	f002 fd4c 	bl	8003380 <puts>

        // Flush buffer before command
        ModbusMaster_FlushRxBuffer(modbus_master.huart);
 80008e8:	4b49      	ldr	r3, [pc, #292]	@ (8000a10 <main+0x2e8>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f000 fbe5 	bl	80010bc <ModbusMaster_FlushRxBuffer>

        int result = ModbusMaster_WriteSingleRegister(&modbus_master,
 80008f2:	2302      	movs	r3, #2
 80008f4:	2207      	movs	r2, #7
 80008f6:	2101      	movs	r1, #1
 80008f8:	4845      	ldr	r0, [pc, #276]	@ (8000a10 <main+0x2e8>)
 80008fa:	f000 fce0 	bl	80012be <ModbusMaster_WriteSingleRegister>
 80008fe:	60b8      	str	r0, [r7, #8]
                                                       MODBUS_SLAVE_ADDR,
                                                       0x0007,  // SESSION_CONTROL register
                                                       2);      // END_SESSION command

        if (result == MODBUS_OK) {
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d10d      	bne.n	8000922 <main+0x1fa>
            printf("[Modbus] END_SESSION command sent successfully.\r\n");
 8000906:	4862      	ldr	r0, [pc, #392]	@ (8000a90 <main+0x368>)
 8000908:	f002 fd3a 	bl	8003380 <puts>
            printf("[Modbus] Waiting for ESP32 to complete API call...\r\n");
 800090c:	4861      	ldr	r0, [pc, #388]	@ (8000a94 <main+0x36c>)
 800090e:	f002 fd37 	bl	8003380 <puts>
            HAL_Delay(3000);  // Wait for ESP32 to call /session/end API
 8000912:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000916:	f001 f81d 	bl	8001954 <HAL_Delay>
            printf("[Modbus] Session ended.\r\n");
 800091a:	485f      	ldr	r0, [pc, #380]	@ (8000a98 <main+0x370>)
 800091c:	f002 fd30 	bl	8003380 <puts>
 8000920:	e006      	b.n	8000930 <main+0x208>
        } else {
            printf("[Modbus] WARNING: Failed to send END_SESSION (Error: %d)\r\n", result);
 8000922:	68b9      	ldr	r1, [r7, #8]
 8000924:	485d      	ldr	r0, [pc, #372]	@ (8000a9c <main+0x374>)
 8000926:	f002 fcc3 	bl	80032b0 <iprintf>
            printf("[Modbus] Proceeding to stop anyway.\r\n");
 800092a:	485d      	ldr	r0, [pc, #372]	@ (8000aa0 <main+0x378>)
 800092c:	f002 fd28 	bl	8003380 <puts>
        }

        printf("\r\n========================================\r\n");
 8000930:	483d      	ldr	r0, [pc, #244]	@ (8000a28 <main+0x300>)
 8000932:	f002 fd25 	bl	8003380 <puts>
        printf("[System] SESSION ENDED\r\n");
 8000936:	485b      	ldr	r0, [pc, #364]	@ (8000aa4 <main+0x37c>)
 8000938:	f002 fd22 	bl	8003380 <puts>
        printf("[System] Total photos captured: %d\r\n", photo_counter - 1);
 800093c:	4b4d      	ldr	r3, [pc, #308]	@ (8000a74 <main+0x34c>)
 800093e:	881b      	ldrh	r3, [r3, #0]
 8000940:	3b01      	subs	r3, #1
 8000942:	4619      	mov	r1, r3
 8000944:	4858      	ldr	r0, [pc, #352]	@ (8000aa8 <main+0x380>)
 8000946:	f002 fcb3 	bl	80032b0 <iprintf>
        printf("[System] Press RESET button to restart.\r\n");
 800094a:	484e      	ldr	r0, [pc, #312]	@ (8000a84 <main+0x35c>)
 800094c:	f002 fd18 	bl	8003380 <puts>
        printf("========================================\r\n\r\n");
 8000950:	4838      	ldr	r0, [pc, #224]	@ (8000a34 <main+0x30c>)
 8000952:	f002 fd15 	bl	8003380 <puts>

        break;  // Exit capture loop
 8000956:	e1e8      	b.n	8000d2a <main+0x602>

    // =================================================================
    // STEP 1: Send Photo ID and Group ID to ESP32-CAM
    // =================================================================
#if ENABLE_PHOTO_LIMIT
    printf("\r\n[Capture #%d / %d] === Starting new capture sequence ===\r\n", photo_counter, MAX_PHOTOS);
 8000958:	4b46      	ldr	r3, [pc, #280]	@ (8000a74 <main+0x34c>)
 800095a:	881b      	ldrh	r3, [r3, #0]
 800095c:	220a      	movs	r2, #10
 800095e:	4619      	mov	r1, r3
 8000960:	4852      	ldr	r0, [pc, #328]	@ (8000aac <main+0x384>)
 8000962:	f002 fca5 	bl	80032b0 <iprintf>
#else
    printf("\r\n[Capture #%d] === Starting new capture sequence ===\r\n", photo_counter);
#endif
    printf("[Modbus] Photo ID: %d, Group ID: %d\r\n", photo_counter, current_group);
 8000966:	4b43      	ldr	r3, [pc, #268]	@ (8000a74 <main+0x34c>)
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	4619      	mov	r1, r3
 800096c:	4b39      	ldr	r3, [pc, #228]	@ (8000a54 <main+0x32c>)
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	461a      	mov	r2, r3
 8000972:	484f      	ldr	r0, [pc, #316]	@ (8000ab0 <main+0x388>)
 8000974:	f002 fc9c 	bl	80032b0 <iprintf>

    // Flush RX buffer before critical command (Fix 4)
    ModbusMaster_FlushRxBuffer(modbus_master.huart);
 8000978:	4b25      	ldr	r3, [pc, #148]	@ (8000a10 <main+0x2e8>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4618      	mov	r0, r3
 800097e:	f000 fb9d 	bl	80010bc <ModbusMaster_FlushRxBuffer>

    // Send Photo ID to ESP32-CAM (Register 0x0004)
    printf("[Modbus] Setting Photo ID to %d (Reg 0x0004)...\r\n", photo_counter);
 8000982:	4b3c      	ldr	r3, [pc, #240]	@ (8000a74 <main+0x34c>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	4619      	mov	r1, r3
 8000988:	484a      	ldr	r0, [pc, #296]	@ (8000ab4 <main+0x38c>)
 800098a:	f002 fc91 	bl	80032b0 <iprintf>
    int result = ModbusMaster_WriteSingleRegister(&modbus_master,
 800098e:	4b39      	ldr	r3, [pc, #228]	@ (8000a74 <main+0x34c>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	2204      	movs	r2, #4
 8000994:	2101      	movs	r1, #1
 8000996:	481e      	ldr	r0, [pc, #120]	@ (8000a10 <main+0x2e8>)
 8000998:	f000 fc91 	bl	80012be <ModbusMaster_WriteSingleRegister>
 800099c:	6178      	str	r0, [r7, #20]
                                                   MODBUS_SLAVE_ADDR,
                                                   0x0004,  // REG_PHOTO_ID
                                                   photo_counter);
    if (result != MODBUS_OK) {
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d019      	beq.n	80009d8 <main+0x2b0>
        printf("[Modbus] ERROR: Gagal set Photo ID (Error code: %d)\r\n", result);
 80009a4:	6979      	ldr	r1, [r7, #20]
 80009a6:	4844      	ldr	r0, [pc, #272]	@ (8000ab8 <main+0x390>)
 80009a8:	f002 fc82 	bl	80032b0 <iprintf>

        // Button-aware error recovery delay (5 seconds)
        for (int i = 0; i < 50; i++) {
 80009ac:	2300      	movs	r3, #0
 80009ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009b0:	e00e      	b.n	80009d0 <main+0x2a8>
            if (read_red_button()) {
 80009b2:	f7ff fe2b 	bl	800060c <read_red_button>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d003      	beq.n	80009c4 <main+0x29c>
                printf("[System] RED button pressed during error recovery. Aborting...\r\n");
 80009bc:	483f      	ldr	r0, [pc, #252]	@ (8000abc <main+0x394>)
 80009be:	f002 fcdf 	bl	8003380 <puts>
                goto exit_capture_loop;
 80009c2:	e1b2      	b.n	8000d2a <main+0x602>
            }
            HAL_Delay(100);
 80009c4:	2064      	movs	r0, #100	@ 0x64
 80009c6:	f000 ffc5 	bl	8001954 <HAL_Delay>
        for (int i = 0; i < 50; i++) {
 80009ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009cc:	3301      	adds	r3, #1
 80009ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009d2:	2b31      	cmp	r3, #49	@ 0x31
 80009d4:	dded      	ble.n	80009b2 <main+0x28a>
        }
        continue;
 80009d6:	e1a7      	b.n	8000d28 <main+0x600>
    }
    printf("[Modbus] Photo ID set successfully.\r\n");
 80009d8:	4839      	ldr	r0, [pc, #228]	@ (8000ac0 <main+0x398>)
 80009da:	f002 fcd1 	bl	8003380 <puts>
    // NOTE: Group ID set once at startup (Fix 6 - optimization)

    // =================================================================
    // STEP 2: Send CAPTURE command to ESP32-CAM
    // =================================================================
    printf("[Modbus] Mengirim perintah CAPTURE ke ESP32-CAM (Reg 0x0001 = 1)...\r\n");
 80009de:	4839      	ldr	r0, [pc, #228]	@ (8000ac4 <main+0x39c>)
 80009e0:	f002 fcce 	bl	8003380 <puts>

    result = ModbusMaster_SendCaptureCommand(&modbus_master);
 80009e4:	480a      	ldr	r0, [pc, #40]	@ (8000a10 <main+0x2e8>)
 80009e6:	f000 fd53 	bl	8001490 <ModbusMaster_SendCaptureCommand>
 80009ea:	6178      	str	r0, [r7, #20]

    if (result != MODBUS_OK) {
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	f000 8093 	beq.w	8000b1a <main+0x3f2>
        printf("[Modbus] ERROR: Gagal mengirim command (Error code: %d)\r\n", result);
 80009f4:	6979      	ldr	r1, [r7, #20]
 80009f6:	4834      	ldr	r0, [pc, #208]	@ (8000ac8 <main+0x3a0>)
 80009f8:	f002 fc5a 	bl	80032b0 <iprintf>
        if (result == MODBUS_ERR_TIMEOUT) {
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a02:	d165      	bne.n	8000ad0 <main+0x3a8>
            printf("  -> Timeout! Cek koneksi UART atau ESP32-CAM tidak merespon.\r\n");
 8000a04:	4831      	ldr	r0, [pc, #196]	@ (8000acc <main+0x3a4>)
 8000a06:	f002 fcbb 	bl	8003380 <puts>
 8000a0a:	e070      	b.n	8000aee <main+0x3c6>
 8000a0c:	20000118 	.word	0x20000118
 8000a10:	20000160 	.word	0x20000160
 8000a14:	080041c0 	.word	0x080041c0
 8000a18:	080041fc 	.word	0x080041fc
 8000a1c:	08004234 	.word	0x08004234
 8000a20:	08004268 	.word	0x08004268
 8000a24:	40020800 	.word	0x40020800
 8000a28:	08004298 	.word	0x08004298
 8000a2c:	080042c4 	.word	0x080042c4
 8000a30:	080042e4 	.word	0x080042e4
 8000a34:	08004310 	.word	0x08004310
 8000a38:	0800433c 	.word	0x0800433c
 8000a3c:	08004374 	.word	0x08004374
 8000a40:	080043bc 	.word	0x080043bc
 8000a44:	080043fc 	.word	0x080043fc
 8000a48:	08004448 	.word	0x08004448
 8000a4c:	08004494 	.word	0x08004494
 8000a50:	080044d4 	.word	0x080044d4
 8000a54:	20000002 	.word	0x20000002
 8000a58:	08004510 	.word	0x08004510
 8000a5c:	08004548 	.word	0x08004548
 8000a60:	08004570 	.word	0x08004570
 8000a64:	080045ac 	.word	0x080045ac
 8000a68:	080045d8 	.word	0x080045d8
 8000a6c:	080045fc 	.word	0x080045fc
 8000a70:	08004628 	.word	0x08004628
 8000a74:	20000000 	.word	0x20000000
 8000a78:	08004668 	.word	0x08004668
 8000a7c:	08004690 	.word	0x08004690
 8000a80:	080046b8 	.word	0x080046b8
 8000a84:	080046d4 	.word	0x080046d4
 8000a88:	08004700 	.word	0x08004700
 8000a8c:	08004734 	.word	0x08004734
 8000a90:	0800476c 	.word	0x0800476c
 8000a94:	080047a0 	.word	0x080047a0
 8000a98:	080047d4 	.word	0x080047d4
 8000a9c:	080047f0 	.word	0x080047f0
 8000aa0:	0800482c 	.word	0x0800482c
 8000aa4:	08004854 	.word	0x08004854
 8000aa8:	0800486c 	.word	0x0800486c
 8000aac:	08004894 	.word	0x08004894
 8000ab0:	080048d4 	.word	0x080048d4
 8000ab4:	080048fc 	.word	0x080048fc
 8000ab8:	08004930 	.word	0x08004930
 8000abc:	08004968 	.word	0x08004968
 8000ac0:	080049a8 	.word	0x080049a8
 8000ac4:	080049d0 	.word	0x080049d0
 8000ac8:	08004a18 	.word	0x08004a18
 8000acc:	08004a54 	.word	0x08004a54
        } else if (result == MODBUS_ERR_CRC) {
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	f113 0f02 	cmn.w	r3, #2
 8000ad6:	d103      	bne.n	8000ae0 <main+0x3b8>
            printf("  -> CRC Error! Data corrupted atau noise di line.\r\n");
 8000ad8:	489c      	ldr	r0, [pc, #624]	@ (8000d4c <main+0x624>)
 8000ada:	f002 fc51 	bl	8003380 <puts>
 8000ade:	e006      	b.n	8000aee <main+0x3c6>
        } else if (result == MODBUS_ERR_EXCEPTION) {
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	f113 0f03 	cmn.w	r3, #3
 8000ae6:	d102      	bne.n	8000aee <main+0x3c6>
            printf("  -> Modbus Exception! ESP32-CAM menolak request.\r\n");
 8000ae8:	4899      	ldr	r0, [pc, #612]	@ (8000d50 <main+0x628>)
 8000aea:	f002 fc49 	bl	8003380 <puts>
        }

        // Button-aware error recovery delay (5 seconds)
        for (int i = 0; i < 50; i++) {
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000af2:	e00e      	b.n	8000b12 <main+0x3ea>
            if (read_red_button()) {
 8000af4:	f7ff fd8a 	bl	800060c <read_red_button>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <main+0x3de>
                printf("[System] RED button pressed during error recovery. Aborting...\r\n");
 8000afe:	4895      	ldr	r0, [pc, #596]	@ (8000d54 <main+0x62c>)
 8000b00:	f002 fc3e 	bl	8003380 <puts>
                goto exit_capture_loop;
 8000b04:	e111      	b.n	8000d2a <main+0x602>
            }
            HAL_Delay(100);
 8000b06:	2064      	movs	r0, #100	@ 0x64
 8000b08:	f000 ff24 	bl	8001954 <HAL_Delay>
        for (int i = 0; i < 50; i++) {
 8000b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0e:	3301      	adds	r3, #1
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	2b31      	cmp	r3, #49	@ 0x31
 8000b16:	dded      	ble.n	8000af4 <main+0x3cc>
        }
        continue; // Skip ke iterasi berikutnya
 8000b18:	e106      	b.n	8000d28 <main+0x600>
    }

    printf("[Modbus] Command berhasil dikirim! ESP32-CAM acknowledge.\r\n");
 8000b1a:	488f      	ldr	r0, [pc, #572]	@ (8000d58 <main+0x630>)
 8000b1c:	f002 fc30 	bl	8003380 <puts>

    // =================================================================
    // STEP 3: Poll status sampai selesai (max 90 detik for Azure upload)
    // RED button checked every 200ms during this wait!
    // =================================================================
    printf("[Modbus] Polling status ESP32-CAM (max 90 detik)...\r\n");
 8000b20:	488e      	ldr	r0, [pc, #568]	@ (8000d5c <main+0x634>)
 8000b22:	f002 fc2d 	bl	8003380 <puts>
    printf("[Modbus] RED button can abort anytime during upload!\r\n");
 8000b26:	488e      	ldr	r0, [pc, #568]	@ (8000d60 <main+0x638>)
 8000b28:	f002 fc2a 	bl	8003380 <puts>

    result = ModbusMaster_WaitForCompletion_WithButton(&modbus_master, 90000); // 90 detik timeout + button check every 200ms
 8000b2c:	498d      	ldr	r1, [pc, #564]	@ (8000d64 <main+0x63c>)
 8000b2e:	488e      	ldr	r0, [pc, #568]	@ (8000d68 <main+0x640>)
 8000b30:	f7ff fd86 	bl	8000640 <ModbusMaster_WaitForCompletion_WithButton>
 8000b34:	6178      	str	r0, [r7, #20]

    if (result == MODBUS_OK) {
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d118      	bne.n	8000b6e <main+0x446>
        printf("[Modbus] SUCCESS! ESP32-CAM selesai capture & upload.\r\n");
 8000b3c:	488b      	ldr	r0, [pc, #556]	@ (8000d6c <main+0x644>)
 8000b3e:	f002 fc1f 	bl	8003380 <puts>
        printf("[Modbus] Photo #%03d uploaded successfully (Group %d).\r\n", photo_counter, current_group);
 8000b42:	4b8b      	ldr	r3, [pc, #556]	@ (8000d70 <main+0x648>)
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	4619      	mov	r1, r3
 8000b48:	4b8a      	ldr	r3, [pc, #552]	@ (8000d74 <main+0x64c>)
 8000b4a:	881b      	ldrh	r3, [r3, #0]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	488a      	ldr	r0, [pc, #552]	@ (8000d78 <main+0x650>)
 8000b50:	f002 fbae 	bl	80032b0 <iprintf>

        // Increment photo counter untuk foto berikutnya
        photo_counter++;
 8000b54:	4b86      	ldr	r3, [pc, #536]	@ (8000d70 <main+0x648>)
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	b29a      	uxth	r2, r3
 8000b5c:	4b84      	ldr	r3, [pc, #528]	@ (8000d70 <main+0x648>)
 8000b5e:	801a      	strh	r2, [r3, #0]
        printf("[Counter] Photo counter incremented to: %d\r\n", photo_counter);
 8000b60:	4b83      	ldr	r3, [pc, #524]	@ (8000d70 <main+0x648>)
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	4619      	mov	r1, r3
 8000b66:	4885      	ldr	r0, [pc, #532]	@ (8000d7c <main+0x654>)
 8000b68:	f002 fba2 	bl	80032b0 <iprintf>
 8000b6c:	e092      	b.n	8000c94 <main+0x56c>

    } else if (result == MODBUS_ERR_USER_ABORT) {
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	f113 0f0a 	cmn.w	r3, #10
 8000b74:	d12f      	bne.n	8000bd6 <main+0x4ae>
        // RED button pressed during upload!
        printf("[Modbus] USER ABORT! RED button pressed during upload.\r\n");
 8000b76:	4882      	ldr	r0, [pc, #520]	@ (8000d80 <main+0x658>)
 8000b78:	f002 fc02 	bl	8003380 <puts>
        printf("[System] Stopping capture session...\r\n");
 8000b7c:	4881      	ldr	r0, [pc, #516]	@ (8000d84 <main+0x65c>)
 8000b7e:	f002 fbff 	bl	8003380 <puts>

        // Send END_SESSION command to ESP32-CAM
        printf("[Modbus] Sending END_SESSION command to ESP32-CAM...\r\n");
 8000b82:	4881      	ldr	r0, [pc, #516]	@ (8000d88 <main+0x660>)
 8000b84:	f002 fbfc 	bl	8003380 <puts>
        ModbusMaster_FlushRxBuffer(modbus_master.huart);
 8000b88:	4b77      	ldr	r3, [pc, #476]	@ (8000d68 <main+0x640>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f000 fa95 	bl	80010bc <ModbusMaster_FlushRxBuffer>
        int end_result = ModbusMaster_WriteSingleRegister(&modbus_master,
 8000b92:	2302      	movs	r3, #2
 8000b94:	2207      	movs	r2, #7
 8000b96:	2101      	movs	r1, #1
 8000b98:	4873      	ldr	r0, [pc, #460]	@ (8000d68 <main+0x640>)
 8000b9a:	f000 fb90 	bl	80012be <ModbusMaster_WriteSingleRegister>
 8000b9e:	6138      	str	r0, [r7, #16]
                                                           MODBUS_SLAVE_ADDR,
                                                           0x0007,  // SESSION_CONTROL register
                                                           2);      // END_SESSION command
        if (end_result == MODBUS_OK) {
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d106      	bne.n	8000bb4 <main+0x48c>
            printf("[Modbus] END_SESSION sent successfully.\r\n");
 8000ba6:	4879      	ldr	r0, [pc, #484]	@ (8000d8c <main+0x664>)
 8000ba8:	f002 fbea 	bl	8003380 <puts>
            HAL_Delay(3000);  // Wait for API call
 8000bac:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000bb0:	f000 fed0 	bl	8001954 <HAL_Delay>
        }

        printf("\r\n========================================\r\n");
 8000bb4:	4876      	ldr	r0, [pc, #472]	@ (8000d90 <main+0x668>)
 8000bb6:	f002 fbe3 	bl	8003380 <puts>
        printf("[System] SESSION ENDED BY USER\r\n");
 8000bba:	4876      	ldr	r0, [pc, #472]	@ (8000d94 <main+0x66c>)
 8000bbc:	f002 fbe0 	bl	8003380 <puts>
        printf("[System] Total photos captured: %d\r\n", photo_counter - 1);
 8000bc0:	4b6b      	ldr	r3, [pc, #428]	@ (8000d70 <main+0x648>)
 8000bc2:	881b      	ldrh	r3, [r3, #0]
 8000bc4:	3b01      	subs	r3, #1
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4873      	ldr	r0, [pc, #460]	@ (8000d98 <main+0x670>)
 8000bca:	f002 fb71 	bl	80032b0 <iprintf>
        printf("========================================\r\n\r\n");
 8000bce:	4873      	ldr	r0, [pc, #460]	@ (8000d9c <main+0x674>)
 8000bd0:	f002 fbd6 	bl	8003380 <puts>
        break;  // Exit capture loop
 8000bd4:	e0a9      	b.n	8000d2a <main+0x602>

    } else if (result == MODBUS_ERR_TIMEOUT) {
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bdc:	d103      	bne.n	8000be6 <main+0x4be>
        printf("[Modbus] TIMEOUT! ESP32-CAM tidak selesai dalam 90 detik.\r\n");
 8000bde:	4870      	ldr	r0, [pc, #448]	@ (8000da0 <main+0x678>)
 8000be0:	f002 fbce 	bl	8003380 <puts>
 8000be4:	e056      	b.n	8000c94 <main+0x56c>
    } else if (result == MODBUS_ERR_EXCEPTION) {
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	f113 0f03 	cmn.w	r3, #3
 8000bec:	d14e      	bne.n	8000c8c <main+0x564>
        printf("[Modbus] ERROR! ESP32-CAM melaporkan kegagalan (status=ERROR).\r\n");
 8000bee:	486d      	ldr	r0, [pc, #436]	@ (8000da4 <main+0x67c>)
 8000bf0:	f002 fbc6 	bl	8003380 <puts>

        // Read error code from register 0x0003
        uint16_t error_code = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	80bb      	strh	r3, [r7, #4]
        if (ModbusMaster_ReadHoldingRegisters(&modbus_master, MODBUS_SLAVE_ADDR,
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	2203      	movs	r2, #3
 8000c00:	2101      	movs	r1, #1
 8000c02:	4859      	ldr	r0, [pc, #356]	@ (8000d68 <main+0x640>)
 8000c04:	f000 fbb7 	bl	8001376 <ModbusMaster_ReadHoldingRegisters>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d134      	bne.n	8000c78 <main+0x550>
                                               MODBUS_REG_ERROR_CODE, 1, &error_code) == MODBUS_OK) {
            printf("  -> Error Code: 0x%04X ", error_code);
 8000c0e:	88bb      	ldrh	r3, [r7, #4]
 8000c10:	4619      	mov	r1, r3
 8000c12:	4865      	ldr	r0, [pc, #404]	@ (8000da8 <main+0x680>)
 8000c14:	f002 fb4c 	bl	80032b0 <iprintf>

            // Decode error code
            switch(error_code) {
 8000c18:	88bb      	ldrh	r3, [r7, #4]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	2b05      	cmp	r3, #5
 8000c1e:	d827      	bhi.n	8000c70 <main+0x548>
 8000c20:	a201      	add	r2, pc, #4	@ (adr r2, 8000c28 <main+0x500>)
 8000c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c26:	bf00      	nop
 8000c28:	08000c41 	.word	0x08000c41
 8000c2c:	08000c49 	.word	0x08000c49
 8000c30:	08000c51 	.word	0x08000c51
 8000c34:	08000c59 	.word	0x08000c59
 8000c38:	08000c61 	.word	0x08000c61
 8000c3c:	08000c69 	.word	0x08000c69
                case 0x0001: printf("(Camera capture failed)\r\n"); break;
 8000c40:	485a      	ldr	r0, [pc, #360]	@ (8000dac <main+0x684>)
 8000c42:	f002 fb9d 	bl	8003380 <puts>
 8000c46:	e017      	b.n	8000c78 <main+0x550>
                case 0x0002: printf("(WiFi disconnected)\r\n"); break;
 8000c48:	4859      	ldr	r0, [pc, #356]	@ (8000db0 <main+0x688>)
 8000c4a:	f002 fb99 	bl	8003380 <puts>
 8000c4e:	e013      	b.n	8000c78 <main+0x550>
                case 0x0003: printf("(Image upload failed)\r\n"); break;
 8000c50:	4858      	ldr	r0, [pc, #352]	@ (8000db4 <main+0x68c>)
 8000c52:	f002 fb95 	bl	8003380 <puts>
 8000c56:	e00f      	b.n	8000c78 <main+0x550>
                case 0x0004: printf("(Metadata upload failed)\r\n"); break;
 8000c58:	4857      	ldr	r0, [pc, #348]	@ (8000db8 <main+0x690>)
 8000c5a:	f002 fb91 	bl	8003380 <puts>
 8000c5e:	e00b      	b.n	8000c78 <main+0x550>
                case 0x0005: printf("(Session ID retrieval failed)\r\n"); break;
 8000c60:	4856      	ldr	r0, [pc, #344]	@ (8000dbc <main+0x694>)
 8000c62:	f002 fb8d 	bl	8003380 <puts>
 8000c66:	e007      	b.n	8000c78 <main+0x550>
                case 0x0006: printf("(Invalid Photo ID)\r\n"); break;
 8000c68:	4855      	ldr	r0, [pc, #340]	@ (8000dc0 <main+0x698>)
 8000c6a:	f002 fb89 	bl	8003380 <puts>
 8000c6e:	e003      	b.n	8000c78 <main+0x550>
                default: printf("(Unknown error)\r\n"); break;
 8000c70:	4854      	ldr	r0, [pc, #336]	@ (8000dc4 <main+0x69c>)
 8000c72:	f002 fb85 	bl	8003380 <puts>
 8000c76:	bf00      	nop
            }
        }

        // Optional: Retry logic bisa ditambahkan di sini
        // Untuk sekarang, skip dan lanjut ke foto berikutnya
        printf("[Recovery] Skipping failed capture, moving to next photo...\r\n");
 8000c78:	4853      	ldr	r0, [pc, #332]	@ (8000dc8 <main+0x6a0>)
 8000c7a:	f002 fb81 	bl	8003380 <puts>
        photo_counter++;  // Increment juga untuk skip photo_id yang gagal
 8000c7e:	4b3c      	ldr	r3, [pc, #240]	@ (8000d70 <main+0x648>)
 8000c80:	881b      	ldrh	r3, [r3, #0]
 8000c82:	3301      	adds	r3, #1
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	4b3a      	ldr	r3, [pc, #232]	@ (8000d70 <main+0x648>)
 8000c88:	801a      	strh	r2, [r3, #0]
 8000c8a:	e003      	b.n	8000c94 <main+0x56c>
    } else {
        printf("[Modbus] ERROR: Communication error (Error code: %d)\r\n", result);
 8000c8c:	6979      	ldr	r1, [r7, #20]
 8000c8e:	484f      	ldr	r0, [pc, #316]	@ (8000dcc <main+0x6a4>)
 8000c90:	f002 fb0e 	bl	80032b0 <iprintf>

    // =================================================================
    // STEP 5: Wait 5 seconds before next capture (with RED button check)
    // Check RED button every 100ms during this delay
    // =================================================================
    printf("\r\nMenunggu 5 detik sebelum capture berikutnya...\r\n");
 8000c94:	484e      	ldr	r0, [pc, #312]	@ (8000dd0 <main+0x6a8>)
 8000c96:	f002 fb73 	bl	8003380 <puts>
    printf("[System] RED button can abort during this delay!\r\n");
 8000c9a:	484e      	ldr	r0, [pc, #312]	@ (8000dd4 <main+0x6ac>)
 8000c9c:	f002 fb70 	bl	8003380 <puts>

    // Button-aware delay: 5000ms = 50 iterations x 100ms
    for (int i = 0; i < 50; i++) {
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
 8000ca4:	e03d      	b.n	8000d22 <main+0x5fa>
        if (read_red_button()) {
 8000ca6:	f7ff fcb1 	bl	800060c <read_red_button>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d032      	beq.n	8000d16 <main+0x5ee>
            printf("\r\n========================================\r\n");
 8000cb0:	4837      	ldr	r0, [pc, #220]	@ (8000d90 <main+0x668>)
 8000cb2:	f002 fb65 	bl	8003380 <puts>
            printf("[System] RED button pressed during delay! Stopping...\r\n");
 8000cb6:	4848      	ldr	r0, [pc, #288]	@ (8000dd8 <main+0x6b0>)
 8000cb8:	f002 fb62 	bl	8003380 <puts>
            printf("========================================\r\n\r\n");
 8000cbc:	4837      	ldr	r0, [pc, #220]	@ (8000d9c <main+0x674>)
 8000cbe:	f002 fb5f 	bl	8003380 <puts>

            // Send END_SESSION command
            printf("[Modbus] Sending END_SESSION command to ESP32-CAM...\r\n");
 8000cc2:	4831      	ldr	r0, [pc, #196]	@ (8000d88 <main+0x660>)
 8000cc4:	f002 fb5c 	bl	8003380 <puts>
            ModbusMaster_FlushRxBuffer(modbus_master.huart);
 8000cc8:	4b27      	ldr	r3, [pc, #156]	@ (8000d68 <main+0x640>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f000 f9f5 	bl	80010bc <ModbusMaster_FlushRxBuffer>
            int end_result = ModbusMaster_WriteSingleRegister(&modbus_master,
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	4823      	ldr	r0, [pc, #140]	@ (8000d68 <main+0x640>)
 8000cda:	f000 faf0 	bl	80012be <ModbusMaster_WriteSingleRegister>
 8000cde:	60f8      	str	r0, [r7, #12]
                                                               MODBUS_SLAVE_ADDR,
                                                               0x0007,  // SESSION_CONTROL
                                                               2);      // END_SESSION
            if (end_result == MODBUS_OK) {
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d106      	bne.n	8000cf4 <main+0x5cc>
                printf("[Modbus] END_SESSION sent successfully.\r\n");
 8000ce6:	4829      	ldr	r0, [pc, #164]	@ (8000d8c <main+0x664>)
 8000ce8:	f002 fb4a 	bl	8003380 <puts>
                HAL_Delay(3000);
 8000cec:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000cf0:	f000 fe30 	bl	8001954 <HAL_Delay>
            }

            printf("\r\n========================================\r\n");
 8000cf4:	4826      	ldr	r0, [pc, #152]	@ (8000d90 <main+0x668>)
 8000cf6:	f002 fb43 	bl	8003380 <puts>
            printf("[System] SESSION ENDED BY USER\r\n");
 8000cfa:	4826      	ldr	r0, [pc, #152]	@ (8000d94 <main+0x66c>)
 8000cfc:	f002 fb40 	bl	8003380 <puts>
            printf("[System] Total photos captured: %d\r\n", photo_counter - 1);
 8000d00:	4b1b      	ldr	r3, [pc, #108]	@ (8000d70 <main+0x648>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	3b01      	subs	r3, #1
 8000d06:	4619      	mov	r1, r3
 8000d08:	4823      	ldr	r0, [pc, #140]	@ (8000d98 <main+0x670>)
 8000d0a:	f002 fad1 	bl	80032b0 <iprintf>
            printf("========================================\r\n\r\n");
 8000d0e:	4823      	ldr	r0, [pc, #140]	@ (8000d9c <main+0x674>)
 8000d10:	f002 fb36 	bl	8003380 <puts>

            // Exit main loop by jumping to end of while(1)
            goto exit_capture_loop;
 8000d14:	e009      	b.n	8000d2a <main+0x602>
        }
        HAL_Delay(100);  // 100ms per iteration
 8000d16:	2064      	movs	r0, #100	@ 0x64
 8000d18:	f000 fe1c 	bl	8001954 <HAL_Delay>
    for (int i = 0; i < 50; i++) {
 8000d1c:	6a3b      	ldr	r3, [r7, #32]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	623b      	str	r3, [r7, #32]
 8000d22:	6a3b      	ldr	r3, [r7, #32]
 8000d24:	2b31      	cmp	r3, #49	@ 0x31
 8000d26:	ddbe      	ble.n	8000ca6 <main+0x57e>
{
 8000d28:	e5b1      	b.n	800088e <main+0x166>
}

exit_capture_loop:  // Label for exiting capture loop from delay

  // Idle mode after photo limit reached (only executed if ENABLE_PHOTO_LIMIT = 1)
  printf("\r\n[System] Entering idle mode...\r\n");
 8000d2a:	482c      	ldr	r0, [pc, #176]	@ (8000ddc <main+0x6b4>)
 8000d2c:	f002 fb28 	bl	8003380 <puts>
  printf("[System] LED will blink slowly to indicate idle state.\r\n");
 8000d30:	482b      	ldr	r0, [pc, #172]	@ (8000de0 <main+0x6b8>)
 8000d32:	f002 fb25 	bl	8003380 <puts>
  while (1) {
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Blink LED slowly
 8000d36:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d3a:	482a      	ldr	r0, [pc, #168]	@ (8000de4 <main+0x6bc>)
 8000d3c:	f001 f8e1 	bl	8001f02 <HAL_GPIO_TogglePin>
      HAL_Delay(1000);  // 1 second on, 1 second off
 8000d40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d44:	f000 fe06 	bl	8001954 <HAL_Delay>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Blink LED slowly
 8000d48:	bf00      	nop
 8000d4a:	e7f4      	b.n	8000d36 <main+0x60e>
 8000d4c:	08004a94 	.word	0x08004a94
 8000d50:	08004ac8 	.word	0x08004ac8
 8000d54:	08004968 	.word	0x08004968
 8000d58:	08004afc 	.word	0x08004afc
 8000d5c:	08004b38 	.word	0x08004b38
 8000d60:	08004b70 	.word	0x08004b70
 8000d64:	00015f90 	.word	0x00015f90
 8000d68:	20000160 	.word	0x20000160
 8000d6c:	08004ba8 	.word	0x08004ba8
 8000d70:	20000000 	.word	0x20000000
 8000d74:	20000002 	.word	0x20000002
 8000d78:	08004be0 	.word	0x08004be0
 8000d7c:	08004c1c 	.word	0x08004c1c
 8000d80:	08004c4c 	.word	0x08004c4c
 8000d84:	08004c84 	.word	0x08004c84
 8000d88:	08004734 	.word	0x08004734
 8000d8c:	08004cac 	.word	0x08004cac
 8000d90:	08004298 	.word	0x08004298
 8000d94:	08004cd8 	.word	0x08004cd8
 8000d98:	0800486c 	.word	0x0800486c
 8000d9c:	08004310 	.word	0x08004310
 8000da0:	08004cf8 	.word	0x08004cf8
 8000da4:	08004d34 	.word	0x08004d34
 8000da8:	08004d74 	.word	0x08004d74
 8000dac:	08004d90 	.word	0x08004d90
 8000db0:	08004dac 	.word	0x08004dac
 8000db4:	08004dc4 	.word	0x08004dc4
 8000db8:	08004ddc 	.word	0x08004ddc
 8000dbc:	08004df8 	.word	0x08004df8
 8000dc0:	08004e18 	.word	0x08004e18
 8000dc4:	08004e2c 	.word	0x08004e2c
 8000dc8:	08004e40 	.word	0x08004e40
 8000dcc:	08004e80 	.word	0x08004e80
 8000dd0:	08004eb8 	.word	0x08004eb8
 8000dd4:	08004eec 	.word	0x08004eec
 8000dd8:	08004f20 	.word	0x08004f20
 8000ddc:	08004f58 	.word	0x08004f58
 8000de0:	08004f7c 	.word	0x08004f7c
 8000de4:	40020800 	.word	0x40020800

08000de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b094      	sub	sp, #80	@ 0x50
 8000dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dee:	f107 0320 	add.w	r3, r7, #32
 8000df2:	2230      	movs	r2, #48	@ 0x30
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f002 fba2 	bl	8003540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	4b22      	ldr	r3, [pc, #136]	@ (8000e9c <SystemClock_Config+0xb4>)
 8000e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e14:	4a21      	ldr	r2, [pc, #132]	@ (8000e9c <SystemClock_Config+0xb4>)
 8000e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e9c <SystemClock_Config+0xb4>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e28:	2300      	movs	r3, #0
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <SystemClock_Config+0xb8>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea0 <SystemClock_Config+0xb8>)
 8000e32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e36:	6013      	str	r3, [r2, #0]
 8000e38:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <SystemClock_Config+0xb8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e44:	2302      	movs	r3, #2
 8000e46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e4c:	2310      	movs	r3, #16
 8000e4e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e50:	2300      	movs	r3, #0
 8000e52:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e54:	f107 0320 	add.w	r3, r7, #32
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f001 f86d 	bl	8001f38 <HAL_RCC_OscConfig>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000e64:	f000 f8fa 	bl	800105c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e68:	230f      	movs	r3, #15
 8000e6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f001 fad0 	bl	8002428 <HAL_RCC_ClockConfig>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e8e:	f000 f8e5 	bl	800105c <Error_Handler>
  }
}
 8000e92:	bf00      	nop
 8000e94:	3750      	adds	r7, #80	@ 0x50
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40007000 	.word	0x40007000

08000ea4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eaa:	4a12      	ldr	r2, [pc, #72]	@ (8000ef4 <MX_USART1_UART_Init+0x50>)
 8000eac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eca:	220c      	movs	r2, #12
 8000ecc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ece:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eda:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000edc:	f001 fc84 	bl	80027e8 <HAL_UART_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ee6:	f000 f8b9 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000088 	.word	0x20000088
 8000ef4:	40011000 	.word	0x40011000

08000ef8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	@ (8000f48 <MX_USART2_UART_Init+0x50>)
 8000f00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f10:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f16:	4b0b      	ldr	r3, [pc, #44]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f1c:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f1e:	220c      	movs	r2, #12
 8000f20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f22:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f2e:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f30:	f001 fc5a 	bl	80027e8 <HAL_UART_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f3a:	f000 f88f 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200000d0 	.word	0x200000d0
 8000f48:	40004400 	.word	0x40004400

08000f4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f50:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f52:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <MX_USART3_UART_Init+0x50>)
 8000f54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000f5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f64:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f72:	220c      	movs	r2, #12
 8000f74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f76:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f84:	f001 fc30 	bl	80027e8 <HAL_UART_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f8e:	f000 f865 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000118 	.word	0x20000118
 8000f9c:	40004800 	.word	0x40004800

08000fa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
 8000fb4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	4b26      	ldr	r3, [pc, #152]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a25      	ldr	r2, [pc, #148]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000fc0:	f043 0304 	orr.w	r3, r3, #4
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b23      	ldr	r3, [pc, #140]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0304 	and.w	r3, r3, #4
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a1e      	ldr	r2, [pc, #120]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	603b      	str	r3, [r7, #0]
 8000ff2:	4b18      	ldr	r3, [pc, #96]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a17      	ldr	r2, [pc, #92]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b15      	ldr	r3, [pc, #84]	@ (8001054 <MX_GPIO_Init+0xb4>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	603b      	str	r3, [r7, #0]
 8001008:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001010:	4811      	ldr	r0, [pc, #68]	@ (8001058 <MX_GPIO_Init+0xb8>)
 8001012:	f000 ff5d 	bl	8001ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001016:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800101a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	2301      	movs	r3, #1
 800101e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	2300      	movs	r3, #0
 8001026:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	4619      	mov	r1, r3
 800102e:	480a      	ldr	r0, [pc, #40]	@ (8001058 <MX_GPIO_Init+0xb8>)
 8001030:	f000 fd9a 	bl	8001b68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PC0 (GREEN button) and PC2 (RED button) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2;
 8001034:	2305      	movs	r3, #5
 8001036:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;  // Active LOW with pull-up
 800103c:	2301      	movs	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	4619      	mov	r1, r3
 8001046:	4804      	ldr	r0, [pc, #16]	@ (8001058 <MX_GPIO_Init+0xb8>)
 8001048:	f000 fd8e 	bl	8001b68 <HAL_GPIO_Init>

/* USER CODE END MX_GPIO_Init_2 */
}
 800104c:	bf00      	nop
 800104e:	3720      	adds	r7, #32
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40023800 	.word	0x40023800
 8001058:	40020800 	.word	0x40020800

0800105c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001060:	b672      	cpsid	i
}
 8001062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <Error_Handler+0x8>

08001068 <ModbusMaster_Init>:

/**
 * @brief Initialize Modbus Master
 */
void ModbusMaster_Init(ModbusMaster_t *modbus, UART_HandleTypeDef *huart, uint32_t timeout_ms)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
    modbus->huart = huart;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	68ba      	ldr	r2, [r7, #8]
 8001078:	601a      	str	r2, [r3, #0]
    modbus->timeout_ms = timeout_ms;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    modbus->tx_length = 0;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2200      	movs	r2, #0
 8001086:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    modbus->rx_length = 0;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	2200      	movs	r2, #0
 800108e:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    memset(modbus->tx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	3304      	adds	r3, #4
 8001096:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f002 fa4f 	bl	8003540 <memset>
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80010a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f002 fa46 	bl	8003540 <memset>
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <ModbusMaster_FlushRxBuffer>:
/**
 * @brief Flush UART RX buffer (Fix 4: Clear stale data)
 * This prevents CRC errors from old/corrupt data in buffer
 */
void ModbusMaster_FlushRxBuffer(UART_HandleTypeDef *huart)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
    uint8_t dummy;
    // Read and discard any pending data in RX buffer (with short timeout)
    while (HAL_UART_Receive(huart, &dummy, 1, 10) == HAL_OK) {
 80010c4:	bf00      	nop
 80010c6:	f107 010f 	add.w	r1, r7, #15
 80010ca:	230a      	movs	r3, #10
 80010cc:	2201      	movs	r2, #1
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f001 fc65 	bl	800299e <HAL_UART_Receive>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0f5      	beq.n	80010c6 <ModbusMaster_FlushRxBuffer+0xa>
        // Empty loop - just draining the buffer
    }
}
 80010da:	bf00      	nop
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <ModbusMaster_CRC16>:
/**
 * @brief Calculate Modbus CRC16
 * CRC16-MODBUS (Polynomial: 0xA001, Init: 0xFFFF, RefIn: true, RefOut: true)
 */
uint16_t ModbusMaster_CRC16(uint8_t *buffer, uint16_t length)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80010f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010f4:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 80010f6:	2300      	movs	r3, #0
 80010f8:	81bb      	strh	r3, [r7, #12]
 80010fa:	e026      	b.n	800114a <ModbusMaster_CRC16+0x66>
        crc ^= buffer[i];
 80010fc:	89bb      	ldrh	r3, [r7, #12]
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	461a      	mov	r2, r3
 8001106:	89fb      	ldrh	r3, [r7, #14]
 8001108:	4053      	eors	r3, r2
 800110a:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 800110c:	2300      	movs	r3, #0
 800110e:	72fb      	strb	r3, [r7, #11]
 8001110:	e015      	b.n	800113e <ModbusMaster_CRC16+0x5a>
            if (crc & 0x0001) {
 8001112:	89fb      	ldrh	r3, [r7, #14]
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00a      	beq.n	8001132 <ModbusMaster_CRC16+0x4e>
                crc >>= 1;
 800111c:	89fb      	ldrh	r3, [r7, #14]
 800111e:	085b      	lsrs	r3, r3, #1
 8001120:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 8001122:	89fb      	ldrh	r3, [r7, #14]
 8001124:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001128:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800112c:	43db      	mvns	r3, r3
 800112e:	81fb      	strh	r3, [r7, #14]
 8001130:	e002      	b.n	8001138 <ModbusMaster_CRC16+0x54>
            } else {
                crc >>= 1;
 8001132:	89fb      	ldrh	r3, [r7, #14]
 8001134:	085b      	lsrs	r3, r3, #1
 8001136:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001138:	7afb      	ldrb	r3, [r7, #11]
 800113a:	3301      	adds	r3, #1
 800113c:	72fb      	strb	r3, [r7, #11]
 800113e:	7afb      	ldrb	r3, [r7, #11]
 8001140:	2b07      	cmp	r3, #7
 8001142:	d9e6      	bls.n	8001112 <ModbusMaster_CRC16+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8001144:	89bb      	ldrh	r3, [r7, #12]
 8001146:	3301      	adds	r3, #1
 8001148:	81bb      	strh	r3, [r7, #12]
 800114a:	89ba      	ldrh	r2, [r7, #12]
 800114c:	887b      	ldrh	r3, [r7, #2]
 800114e:	429a      	cmp	r2, r3
 8001150:	d3d4      	bcc.n	80010fc <ModbusMaster_CRC16+0x18>
            }
        }
    }

    return crc;
 8001152:	89fb      	ldrh	r3, [r7, #14]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <ModbusMaster_VerifyCRC>:

/**
 * @brief Verify CRC of received frame
 */
static bool ModbusMaster_VerifyCRC(uint8_t *buffer, uint16_t length)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	807b      	strh	r3, [r7, #2]
    if (length < 4) return false;  // Minimum frame: addr(1) + fc(1) + data(0+) + crc(2)
 800116c:	887b      	ldrh	r3, [r7, #2]
 800116e:	2b03      	cmp	r3, #3
 8001170:	d801      	bhi.n	8001176 <ModbusMaster_VerifyCRC+0x16>
 8001172:	2300      	movs	r3, #0
 8001174:	e020      	b.n	80011b8 <ModbusMaster_VerifyCRC+0x58>

    // Calculate CRC of data (excluding last 2 bytes which is the CRC)
    uint16_t calculated_crc = ModbusMaster_CRC16(buffer, length - 2);
 8001176:	887b      	ldrh	r3, [r7, #2]
 8001178:	3b02      	subs	r3, #2
 800117a:	b29b      	uxth	r3, r3
 800117c:	4619      	mov	r1, r3
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ffb0 	bl	80010e4 <ModbusMaster_CRC16>
 8001184:	4603      	mov	r3, r0
 8001186:	81fb      	strh	r3, [r7, #14]

    // Extract received CRC (CRC is sent LSB first)
    uint16_t received_crc = (uint16_t)buffer[length - 1] << 8 | buffer[length - 2];
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	3b01      	subs	r3, #1
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	4413      	add	r3, r2
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b21b      	sxth	r3, r3
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b21a      	sxth	r2, r3
 8001198:	887b      	ldrh	r3, [r7, #2]
 800119a:	3b02      	subs	r3, #2
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	440b      	add	r3, r1
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	81bb      	strh	r3, [r7, #12]

    return (calculated_crc == received_crc);
 80011aa:	89fa      	ldrh	r2, [r7, #14]
 80011ac:	89bb      	ldrh	r3, [r7, #12]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	bf0c      	ite	eq
 80011b2:	2301      	moveq	r3, #1
 80011b4:	2300      	movne	r3, #0
 80011b6:	b2db      	uxtb	r3, r3
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <ModbusMaster_SendFrame>:

/**
 * @brief Send Modbus frame via UART
 */
static int ModbusMaster_SendFrame(ModbusMaster_t *modbus, uint16_t tx_length)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
    // Calculate and append CRC
    uint16_t crc = ModbusMaster_CRC16(modbus->tx_buffer, tx_length);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3304      	adds	r3, #4
 80011d0:	887a      	ldrh	r2, [r7, #2]
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff85 	bl	80010e4 <ModbusMaster_CRC16>
 80011da:	4603      	mov	r3, r0
 80011dc:	81fb      	strh	r3, [r7, #14]
    modbus->tx_buffer[tx_length++] = (uint8_t)(crc & 0xFF);        // CRC Low
 80011de:	887b      	ldrh	r3, [r7, #2]
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	807a      	strh	r2, [r7, #2]
 80011e4:	4619      	mov	r1, r3
 80011e6:	89fb      	ldrh	r3, [r7, #14]
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	440b      	add	r3, r1
 80011ee:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[tx_length++] = (uint8_t)((crc >> 8) & 0xFF); // CRC High
 80011f0:	89fb      	ldrh	r3, [r7, #14]
 80011f2:	0a1b      	lsrs	r3, r3, #8
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	887b      	ldrh	r3, [r7, #2]
 80011f8:	1c59      	adds	r1, r3, #1
 80011fa:	8079      	strh	r1, [r7, #2]
 80011fc:	4619      	mov	r1, r3
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	440b      	add	r3, r1
 8001204:	711a      	strb	r2, [r3, #4]

    // Send frame
    HAL_StatusTypeDef status = HAL_UART_Transmit(modbus->huart, modbus->tx_buffer,
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6818      	ldr	r0, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	1d19      	adds	r1, r3, #4
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8001214:	887a      	ldrh	r2, [r7, #2]
 8001216:	f001 fb37 	bl	8002888 <HAL_UART_Transmit>
 800121a:	4603      	mov	r3, r0
 800121c:	737b      	strb	r3, [r7, #13]
                                                   tx_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 800121e:	7b7b      	ldrb	r3, [r7, #13]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d002      	beq.n	800122a <ModbusMaster_SendFrame+0x6a>
        return MODBUS_ERR_TIMEOUT;
 8001224:	f04f 33ff 	mov.w	r3, #4294967295
 8001228:	e000      	b.n	800122c <ModbusMaster_SendFrame+0x6c>
    }

    return MODBUS_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <ModbusMaster_ReceiveFrame>:

/**
 * @brief Receive Modbus frame via UART
 */
static int ModbusMaster_ReceiveFrame(ModbusMaster_t *modbus, uint16_t expected_length)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
    // Clear RX buffer
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8001246:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800124a:	2100      	movs	r1, #0
 800124c:	4618      	mov	r0, r3
 800124e:	f002 f977 	bl	8003540 <memset>

    // Receive frame with timeout
    HAL_StatusTypeDef status = HAL_UART_Receive(modbus->huart, modbus->rx_buffer,
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6818      	ldr	r0, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8001262:	887a      	ldrh	r2, [r7, #2]
 8001264:	f001 fb9b 	bl	800299e <HAL_UART_Receive>
 8001268:	4603      	mov	r3, r0
 800126a:	73fb      	strb	r3, [r7, #15]
                                                  expected_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 800126c:	7bfb      	ldrb	r3, [r7, #15]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d002      	beq.n	8001278 <ModbusMaster_ReceiveFrame+0x44>
        return MODBUS_ERR_TIMEOUT;
 8001272:	f04f 33ff 	mov.w	r3, #4294967295
 8001276:	e01e      	b.n	80012b6 <ModbusMaster_ReceiveFrame+0x82>
    }

    modbus->rx_length = expected_length;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	887a      	ldrh	r2, [r7, #2]
 800127c:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206

    // Verify CRC
    if (!ModbusMaster_VerifyCRC(modbus->rx_buffer, expected_length)) {
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8001286:	887a      	ldrh	r2, [r7, #2]
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff68 	bl	8001160 <ModbusMaster_VerifyCRC>
 8001290:	4603      	mov	r3, r0
 8001292:	f083 0301 	eor.w	r3, r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <ModbusMaster_ReceiveFrame+0x6e>
        return MODBUS_ERR_CRC;
 800129c:	f06f 0301 	mvn.w	r3, #1
 80012a0:	e009      	b.n	80012b6 <ModbusMaster_ReceiveFrame+0x82>
    }

    // Check for exception response (function code with MSB set)
    if (modbus->rx_buffer[1] & 0x80) {
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80012a8:	b25b      	sxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	da02      	bge.n	80012b4 <ModbusMaster_ReceiveFrame+0x80>
        return MODBUS_ERR_EXCEPTION;
 80012ae:	f06f 0302 	mvn.w	r3, #2
 80012b2:	e000      	b.n	80012b6 <ModbusMaster_ReceiveFrame+0x82>
    }

    return MODBUS_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <ModbusMaster_WriteSingleRegister>:
 * Frame format: [Addr][FC][Reg_Hi][Reg_Lo][Val_Hi][Val_Lo][CRC_Lo][CRC_Hi]
 * Response: Same as request if successful
 */
int ModbusMaster_WriteSingleRegister(ModbusMaster_t *modbus, uint8_t slave_addr,
                                      uint16_t reg_addr, uint16_t reg_value)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b086      	sub	sp, #24
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	4608      	mov	r0, r1
 80012c8:	4611      	mov	r1, r2
 80012ca:	461a      	mov	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	72fb      	strb	r3, [r7, #11]
 80012d0:	460b      	mov	r3, r1
 80012d2:	813b      	strh	r3, [r7, #8]
 80012d4:	4613      	mov	r3, r2
 80012d6:	80fb      	strh	r3, [r7, #6]
    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	7afa      	ldrb	r2, [r7, #11]
 80012dc:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_WRITE_SINGLE_REG;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2206      	movs	r2, #6
 80012e2:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((reg_addr >> 8) & 0xFF);  // Register address high
 80012e4:	893b      	ldrh	r3, [r7, #8]
 80012e6:	0a1b      	lsrs	r3, r3, #8
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(reg_addr & 0xFF);         // Register address low
 80012f0:	893b      	ldrh	r3, [r7, #8]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((reg_value >> 8) & 0xFF); // Register value high
 80012f8:	88fb      	ldrh	r3, [r7, #6]
 80012fa:	0a1b      	lsrs	r3, r3, #8
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(reg_value & 0xFF);        // Register value low
 8001304:	88fb      	ldrh	r3, [r7, #6]
 8001306:	b2da      	uxtb	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 800130c:	2106      	movs	r1, #6
 800130e:	68f8      	ldr	r0, [r7, #12]
 8001310:	f7ff ff56 	bl	80011c0 <ModbusMaster_SendFrame>
 8001314:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <ModbusMaster_WriteSingleRegister+0x62>
        return result;
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	e026      	b.n	800136e <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Wait for response (same format as request: 8 bytes)
    result = ModbusMaster_ReceiveFrame(modbus, 8);
 8001320:	2108      	movs	r1, #8
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f7ff ff86 	bl	8001234 <ModbusMaster_ReceiveFrame>
 8001328:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <ModbusMaster_WriteSingleRegister+0x76>
        return result;
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	e01c      	b.n	800136e <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Verify response matches request
    if (modbus->rx_buffer[0] != slave_addr ||
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800133a:	7afa      	ldrb	r2, [r7, #11]
 800133c:	429a      	cmp	r2, r3
 800133e:	d112      	bne.n	8001366 <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 8001346:	2b06      	cmp	r3, #6
 8001348:	d10d      	bne.n	8001366 <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	799b      	ldrb	r3, [r3, #6]
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 8001354:	429a      	cmp	r2, r3
 8001356:	d106      	bne.n	8001366 <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[3] != modbus->tx_buffer[3]) {
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f893 2107 	ldrb.w	r2, [r3, #263]	@ 0x107
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	79db      	ldrb	r3, [r3, #7]
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 8001362:	429a      	cmp	r2, r3
 8001364:	d002      	beq.n	800136c <ModbusMaster_WriteSingleRegister+0xae>
        return MODBUS_ERR_INVALID_RESPONSE;
 8001366:	f06f 0303 	mvn.w	r3, #3
 800136a:	e000      	b.n	800136e <ModbusMaster_WriteSingleRegister+0xb0>
    }

    return MODBUS_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <ModbusMaster_ReadHoldingRegisters>:
 * Response: [Addr][FC][ByteCount][Data...][CRC_Lo][CRC_Hi]
 */
int ModbusMaster_ReadHoldingRegisters(ModbusMaster_t *modbus, uint8_t slave_addr,
                                       uint16_t start_addr, uint16_t num_regs,
                                       uint16_t *output_buffer)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b088      	sub	sp, #32
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	4608      	mov	r0, r1
 8001380:	4611      	mov	r1, r2
 8001382:	461a      	mov	r2, r3
 8001384:	4603      	mov	r3, r0
 8001386:	72fb      	strb	r3, [r7, #11]
 8001388:	460b      	mov	r3, r1
 800138a:	813b      	strh	r3, [r7, #8]
 800138c:	4613      	mov	r3, r2
 800138e:	80fb      	strh	r3, [r7, #6]
    if (num_regs == 0 || num_regs > 125) {
 8001390:	88fb      	ldrh	r3, [r7, #6]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d002      	beq.n	800139c <ModbusMaster_ReadHoldingRegisters+0x26>
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	2b7d      	cmp	r3, #125	@ 0x7d
 800139a:	d902      	bls.n	80013a2 <ModbusMaster_ReadHoldingRegisters+0x2c>
        return MODBUS_ERR_INVALID_RESPONSE;
 800139c:	f06f 0303 	mvn.w	r3, #3
 80013a0:	e072      	b.n	8001488 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	7afa      	ldrb	r2, [r7, #11]
 80013a6:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_READ_HOLDING_REG;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2203      	movs	r2, #3
 80013ac:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((start_addr >> 8) & 0xFF); // Start address high
 80013ae:	893b      	ldrh	r3, [r7, #8]
 80013b0:	0a1b      	lsrs	r3, r3, #8
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(start_addr & 0xFF);        // Start address low
 80013ba:	893b      	ldrh	r3, [r7, #8]
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((num_regs >> 8) & 0xFF);   // Number of regs high
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	0a1b      	lsrs	r3, r3, #8
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(num_regs & 0xFF);          // Number of regs low
 80013ce:	88fb      	ldrh	r3, [r7, #6]
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 80013d6:	2106      	movs	r1, #6
 80013d8:	68f8      	ldr	r0, [r7, #12]
 80013da:	f7ff fef1 	bl	80011c0 <ModbusMaster_SendFrame>
 80013de:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <ModbusMaster_ReadHoldingRegisters+0x74>
        return result;
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	e04e      	b.n	8001488 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Calculate expected response length: Addr(1) + FC(1) + ByteCount(1) + Data(n*2) + CRC(2)
    uint16_t expected_length = 3 + (num_regs * 2) + 2;
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	3305      	adds	r3, #5
 80013f2:	82fb      	strh	r3, [r7, #22]

    // Receive response
    result = ModbusMaster_ReceiveFrame(modbus, expected_length);
 80013f4:	8afb      	ldrh	r3, [r7, #22]
 80013f6:	4619      	mov	r1, r3
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7ff ff1b 	bl	8001234 <ModbusMaster_ReceiveFrame>
 80013fe:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <ModbusMaster_ReadHoldingRegisters+0x94>
        return result;
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	e03e      	b.n	8001488 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Verify response header
    if (modbus->rx_buffer[0] != slave_addr ||
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8001410:	7afa      	ldrb	r2, [r7, #11]
 8001412:	429a      	cmp	r2, r3
 8001414:	d10c      	bne.n	8001430 <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 800141c:	2b03      	cmp	r3, #3
 800141e:	d107      	bne.n	8001430 <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[2] != (num_regs * 2)) {
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8001426:	461a      	mov	r2, r3
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	005b      	lsls	r3, r3, #1
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 800142c:	429a      	cmp	r2, r3
 800142e:	d002      	beq.n	8001436 <ModbusMaster_ReadHoldingRegisters+0xc0>
        return MODBUS_ERR_INVALID_RESPONSE;
 8001430:	f06f 0303 	mvn.w	r3, #3
 8001434:	e028      	b.n	8001488 <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Extract register values (Big Endian)
    for (uint16_t i = 0; i < num_regs; i++) {
 8001436:	2300      	movs	r3, #0
 8001438:	83fb      	strh	r3, [r7, #30]
 800143a:	e020      	b.n	800147e <ModbusMaster_ReadHoldingRegisters+0x108>
        uint8_t high_byte = modbus->rx_buffer[3 + (i * 2)];
 800143c:	8bfb      	ldrh	r3, [r7, #30]
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	3303      	adds	r3, #3
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	4413      	add	r3, r2
 8001446:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800144a:	757b      	strb	r3, [r7, #21]
        uint8_t low_byte = modbus->rx_buffer[3 + (i * 2) + 1];
 800144c:	8bfb      	ldrh	r3, [r7, #30]
 800144e:	3302      	adds	r3, #2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	4413      	add	r3, r2
 8001456:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800145a:	753b      	strb	r3, [r7, #20]
        output_buffer[i] = (uint16_t)(high_byte << 8 | low_byte);
 800145c:	7d7b      	ldrb	r3, [r7, #21]
 800145e:	b21b      	sxth	r3, r3
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b21a      	sxth	r2, r3
 8001464:	7d3b      	ldrb	r3, [r7, #20]
 8001466:	b21b      	sxth	r3, r3
 8001468:	4313      	orrs	r3, r2
 800146a:	b219      	sxth	r1, r3
 800146c:	8bfb      	ldrh	r3, [r7, #30]
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001472:	4413      	add	r3, r2
 8001474:	b28a      	uxth	r2, r1
 8001476:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < num_regs; i++) {
 8001478:	8bfb      	ldrh	r3, [r7, #30]
 800147a:	3301      	adds	r3, #1
 800147c:	83fb      	strh	r3, [r7, #30]
 800147e:	8bfa      	ldrh	r2, [r7, #30]
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	429a      	cmp	r2, r3
 8001484:	d3da      	bcc.n	800143c <ModbusMaster_ReadHoldingRegisters+0xc6>
    }

    return MODBUS_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3720      	adds	r7, #32
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <ModbusMaster_SendCaptureCommand>:

/**
 * @brief Send capture command to ESP32-CAM
 */
int ModbusMaster_SendCaptureCommand(ModbusMaster_t *modbus)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    return ModbusMaster_WriteSingleRegister(modbus, MODBUS_SLAVE_ADDR,
 8001498:	2301      	movs	r3, #1
 800149a:	2201      	movs	r2, #1
 800149c:	2101      	movs	r1, #1
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff ff0d 	bl	80012be <ModbusMaster_WriteSingleRegister>
 80014a4:	4603      	mov	r3, r0
                                             MODBUS_REG_COMMAND, CMD_CAPTURE);
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <ModbusMaster_ReadStatus>:

/**
 * @brief Read status from ESP32-CAM
 */
int ModbusMaster_ReadStatus(ModbusMaster_t *modbus, uint16_t *status)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b084      	sub	sp, #16
 80014b2:	af02      	add	r7, sp, #8
 80014b4:	6078      	str	r0, [r7, #4]
 80014b6:	6039      	str	r1, [r7, #0]
    return ModbusMaster_ReadHoldingRegisters(modbus, MODBUS_SLAVE_ADDR,
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2301      	movs	r3, #1
 80014be:	2202      	movs	r2, #2
 80014c0:	2101      	movs	r1, #1
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ff57 	bl	8001376 <ModbusMaster_ReadHoldingRegisters>
 80014c8:	4603      	mov	r3, r0
                                              MODBUS_REG_STATUS, 1, status);
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <HAL_MspInit+0x4c>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001520 <HAL_MspInit+0x4c>)
 80014e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <HAL_MspInit+0x4c>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	603b      	str	r3, [r7, #0]
 80014fa:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <HAL_MspInit+0x4c>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	4a08      	ldr	r2, [pc, #32]	@ (8001520 <HAL_MspInit+0x4c>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001504:	6413      	str	r3, [r2, #64]	@ 0x40
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_MspInit+0x4c>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800

08001524 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08e      	sub	sp, #56	@ 0x38
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a4c      	ldr	r2, [pc, #304]	@ (8001674 <HAL_UART_MspInit+0x150>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d12d      	bne.n	80015a2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	623b      	str	r3, [r7, #32]
 800154a:	4b4b      	ldr	r3, [pc, #300]	@ (8001678 <HAL_UART_MspInit+0x154>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154e:	4a4a      	ldr	r2, [pc, #296]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001550:	f043 0310 	orr.w	r3, r3, #16
 8001554:	6453      	str	r3, [r2, #68]	@ 0x44
 8001556:	4b48      	ldr	r3, [pc, #288]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155a:	f003 0310 	and.w	r3, r3, #16
 800155e:	623b      	str	r3, [r7, #32]
 8001560:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
 8001566:	4b44      	ldr	r3, [pc, #272]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a43      	ldr	r2, [pc, #268]	@ (8001678 <HAL_UART_MspInit+0x154>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b41      	ldr	r3, [pc, #260]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800157e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	2302      	movs	r3, #2
 8001586:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158c:	2303      	movs	r3, #3
 800158e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001590:	2307      	movs	r3, #7
 8001592:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001594:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001598:	4619      	mov	r1, r3
 800159a:	4838      	ldr	r0, [pc, #224]	@ (800167c <HAL_UART_MspInit+0x158>)
 800159c:	f000 fae4 	bl	8001b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80015a0:	e063      	b.n	800166a <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART2)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a36      	ldr	r2, [pc, #216]	@ (8001680 <HAL_UART_MspInit+0x15c>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d12c      	bne.n	8001606 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80015ac:	2300      	movs	r3, #0
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <HAL_UART_MspInit+0x154>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b4:	4a30      	ldr	r2, [pc, #192]	@ (8001678 <HAL_UART_MspInit+0x154>)
 80015b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80015bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001678 <HAL_UART_MspInit+0x154>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015c4:	61bb      	str	r3, [r7, #24]
 80015c6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <HAL_UART_MspInit+0x154>)
 80015ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d0:	4a29      	ldr	r2, [pc, #164]	@ (8001678 <HAL_UART_MspInit+0x154>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d8:	4b27      	ldr	r3, [pc, #156]	@ (8001678 <HAL_UART_MspInit+0x154>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015e4:	230c      	movs	r3, #12
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e8:	2302      	movs	r3, #2
 80015ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f0:	2303      	movs	r3, #3
 80015f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015f4:	2307      	movs	r3, #7
 80015f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015fc:	4619      	mov	r1, r3
 80015fe:	481f      	ldr	r0, [pc, #124]	@ (800167c <HAL_UART_MspInit+0x158>)
 8001600:	f000 fab2 	bl	8001b68 <HAL_GPIO_Init>
}
 8001604:	e031      	b.n	800166a <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART3)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a1e      	ldr	r2, [pc, #120]	@ (8001684 <HAL_UART_MspInit+0x160>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d12c      	bne.n	800166a <HAL_UART_MspInit+0x146>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001610:	2300      	movs	r3, #0
 8001612:	613b      	str	r3, [r7, #16]
 8001614:	4b18      	ldr	r3, [pc, #96]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001618:	4a17      	ldr	r2, [pc, #92]	@ (8001678 <HAL_UART_MspInit+0x154>)
 800161a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800161e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001620:	4b15      	ldr	r3, [pc, #84]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001624:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001628:	613b      	str	r3, [r7, #16]
 800162a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	2300      	movs	r3, #0
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001634:	4a10      	ldr	r2, [pc, #64]	@ (8001678 <HAL_UART_MspInit+0x154>)
 8001636:	f043 0302 	orr.w	r3, r3, #2
 800163a:	6313      	str	r3, [r2, #48]	@ 0x30
 800163c:	4b0e      	ldr	r3, [pc, #56]	@ (8001678 <HAL_UART_MspInit+0x154>)
 800163e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001648:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001656:	2303      	movs	r3, #3
 8001658:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800165a:	2307      	movs	r3, #7
 800165c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001662:	4619      	mov	r1, r3
 8001664:	4808      	ldr	r0, [pc, #32]	@ (8001688 <HAL_UART_MspInit+0x164>)
 8001666:	f000 fa7f 	bl	8001b68 <HAL_GPIO_Init>
}
 800166a:	bf00      	nop
 800166c:	3738      	adds	r7, #56	@ 0x38
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40011000 	.word	0x40011000
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000
 8001680:	40004400 	.word	0x40004400
 8001684:	40004800 	.word	0x40004800
 8001688:	40020400 	.word	0x40020400

0800168c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <NMI_Handler+0x4>

08001694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <HardFault_Handler+0x4>

0800169c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <MemManage_Handler+0x4>

080016a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <BusFault_Handler+0x4>

080016ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <UsageFault_Handler+0x4>

080016b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e2:	f000 f917 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	60f8      	str	r0, [r7, #12]
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e00a      	b.n	8001712 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016fc:	f3af 8000 	nop.w
 8001700:	4601      	mov	r1, r0
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	60ba      	str	r2, [r7, #8]
 8001708:	b2ca      	uxtb	r2, r1
 800170a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	3301      	adds	r3, #1
 8001710:	617b      	str	r3, [r7, #20]
 8001712:	697a      	ldr	r2, [r7, #20]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	429a      	cmp	r2, r3
 8001718:	dbf0      	blt.n	80016fc <_read+0x12>
  }

  return len;
 800171a:	687b      	ldr	r3, [r7, #4]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3718      	adds	r7, #24
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800172c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800174c:	605a      	str	r2, [r3, #4]
  return 0;
 800174e:	2300      	movs	r3, #0
}
 8001750:	4618      	mov	r0, r3
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <_isatty>:

int _isatty(int file)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001764:	2301      	movs	r3, #1
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001772:	b480      	push	{r7}
 8001774:	b085      	sub	sp, #20
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001794:	4a14      	ldr	r2, [pc, #80]	@ (80017e8 <_sbrk+0x5c>)
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <_sbrk+0x60>)
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017a0:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d102      	bne.n	80017ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <_sbrk+0x64>)
 80017aa:	4a12      	ldr	r2, [pc, #72]	@ (80017f4 <_sbrk+0x68>)
 80017ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ae:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d207      	bcs.n	80017cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017bc:	f001 ff0e 	bl	80035dc <__errno>
 80017c0:	4603      	mov	r3, r0
 80017c2:	220c      	movs	r2, #12
 80017c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	e009      	b.n	80017e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <_sbrk+0x64>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017d2:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <_sbrk+0x64>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4413      	add	r3, r2
 80017da:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <_sbrk+0x64>)
 80017dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017de:	68fb      	ldr	r3, [r7, #12]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20020000 	.word	0x20020000
 80017ec:	00000400 	.word	0x00000400
 80017f0:	2000036c 	.word	0x2000036c
 80017f4:	200004c0 	.word	0x200004c0

080017f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <SystemInit+0x20>)
 80017fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001802:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <SystemInit+0x20>)
 8001804:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001808:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800181c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001854 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001820:	f7ff ffea 	bl	80017f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001824:	480c      	ldr	r0, [pc, #48]	@ (8001858 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001826:	490d      	ldr	r1, [pc, #52]	@ (800185c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800182a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800182c:	e002      	b.n	8001834 <LoopCopyDataInit>

0800182e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800182e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001832:	3304      	adds	r3, #4

08001834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001838:	d3f9      	bcc.n	800182e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800183a:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800183c:	4c0a      	ldr	r4, [pc, #40]	@ (8001868 <LoopFillZerobss+0x22>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001840:	e001      	b.n	8001846 <LoopFillZerobss>

08001842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001844:	3204      	adds	r2, #4

08001846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001848:	d3fb      	bcc.n	8001842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800184a:	f001 fecd 	bl	80035e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800184e:	f7fe ff6b 	bl	8000728 <main>
  bx  lr    
 8001852:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001854:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800185c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001860:	08005010 	.word	0x08005010
  ldr r2, =_sbss
 8001864:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001868:	200004c0 	.word	0x200004c0

0800186c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC_IRQHandler>
	...

08001870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001874:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <HAL_Init+0x40>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a0d      	ldr	r2, [pc, #52]	@ (80018b0 <HAL_Init+0x40>)
 800187a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800187e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001880:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <HAL_Init+0x40>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a0a      	ldr	r2, [pc, #40]	@ (80018b0 <HAL_Init+0x40>)
 8001886:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800188a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <HAL_Init+0x40>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <HAL_Init+0x40>)
 8001892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001896:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001898:	2003      	movs	r0, #3
 800189a:	f000 f931 	bl	8001b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189e:	200f      	movs	r0, #15
 80018a0:	f000 f808 	bl	80018b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a4:	f7ff fe16 	bl	80014d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023c00 	.word	0x40023c00

080018b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_InitTick+0x54>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <HAL_InitTick+0x58>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	4619      	mov	r1, r3
 80018c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f93b 	bl	8001b4e <HAL_SYSTICK_Config>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e00e      	b.n	8001900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b0f      	cmp	r3, #15
 80018e6:	d80a      	bhi.n	80018fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e8:	2200      	movs	r2, #0
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	f04f 30ff 	mov.w	r0, #4294967295
 80018f0:	f000 f911 	bl	8001b16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f4:	4a06      	ldr	r2, [pc, #24]	@ (8001910 <HAL_InitTick+0x5c>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e000      	b.n	8001900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000004 	.word	0x20000004
 800190c:	2000000c 	.word	0x2000000c
 8001910:	20000008 	.word	0x20000008

08001914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <HAL_IncTick+0x20>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_IncTick+0x24>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a04      	ldr	r2, [pc, #16]	@ (8001938 <HAL_IncTick+0x24>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	2000000c 	.word	0x2000000c
 8001938:	20000370 	.word	0x20000370

0800193c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return uwTick;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <HAL_GetTick+0x14>)
 8001942:	681b      	ldr	r3, [r3, #0]
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000370 	.word	0x20000370

08001954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800195c:	f7ff ffee 	bl	800193c <HAL_GetTick>
 8001960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196c:	d005      	beq.n	800197a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800196e:	4b0a      	ldr	r3, [pc, #40]	@ (8001998 <HAL_Delay+0x44>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	461a      	mov	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800197a:	bf00      	nop
 800197c:	f7ff ffde 	bl	800193c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	429a      	cmp	r2, r3
 800198a:	d8f7      	bhi.n	800197c <HAL_Delay+0x28>
  {
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	2000000c 	.word	0x2000000c

0800199c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019ac:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019b8:	4013      	ands	r3, r2
 80019ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ce:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <__NVIC_SetPriorityGrouping+0x44>)
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	60d3      	str	r3, [r2, #12]
}
 80019d4:	bf00      	nop
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e8:	4b04      	ldr	r3, [pc, #16]	@ (80019fc <__NVIC_GetPriorityGrouping+0x18>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	0a1b      	lsrs	r3, r3, #8
 80019ee:	f003 0307 	and.w	r3, r3, #7
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	6039      	str	r1, [r7, #0]
 8001a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	db0a      	blt.n	8001a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	490c      	ldr	r1, [pc, #48]	@ (8001a4c <__NVIC_SetPriority+0x4c>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	0112      	lsls	r2, r2, #4
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	440b      	add	r3, r1
 8001a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a28:	e00a      	b.n	8001a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4908      	ldr	r1, [pc, #32]	@ (8001a50 <__NVIC_SetPriority+0x50>)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	3b04      	subs	r3, #4
 8001a38:	0112      	lsls	r2, r2, #4
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	761a      	strb	r2, [r3, #24]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr
 8001a4c:	e000e100 	.word	0xe000e100
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	@ 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f1c3 0307 	rsb	r3, r3, #7
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	bf28      	it	cs
 8001a72:	2304      	movcs	r3, #4
 8001a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	2b06      	cmp	r3, #6
 8001a7c:	d902      	bls.n	8001a84 <NVIC_EncodePriority+0x30>
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3b03      	subs	r3, #3
 8001a82:	e000      	b.n	8001a86 <NVIC_EncodePriority+0x32>
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	f04f 32ff 	mov.w	r2, #4294967295
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43da      	mvns	r2, r3
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	401a      	ands	r2, r3
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa6:	43d9      	mvns	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	4313      	orrs	r3, r2
         );
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	@ 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
	...

08001abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001acc:	d301      	bcc.n	8001ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e00f      	b.n	8001af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8001afc <SysTick_Config+0x40>)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ada:	210f      	movs	r1, #15
 8001adc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae0:	f7ff ff8e 	bl	8001a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <SysTick_Config+0x40>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aea:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <SysTick_Config+0x40>)
 8001aec:	2207      	movs	r2, #7
 8001aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	e000e010 	.word	0xe000e010

08001b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7ff ff47 	bl	800199c <__NVIC_SetPriorityGrouping>
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b28:	f7ff ff5c 	bl	80019e4 <__NVIC_GetPriorityGrouping>
 8001b2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	68b9      	ldr	r1, [r7, #8]
 8001b32:	6978      	ldr	r0, [r7, #20]
 8001b34:	f7ff ff8e 	bl	8001a54 <NVIC_EncodePriority>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3e:	4611      	mov	r1, r2
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff5d 	bl	8001a00 <__NVIC_SetPriority>
}
 8001b46:	bf00      	nop
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff ffb0 	bl	8001abc <SysTick_Config>
 8001b5c:	4603      	mov	r3, r0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	@ 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
 8001b82:	e16b      	b.n	8001e5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b84:	2201      	movs	r2, #1
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	f040 815a 	bne.w	8001e56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f003 0303 	and.w	r3, r3, #3
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d005      	beq.n	8001bba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d130      	bne.n	8001c1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	091b      	lsrs	r3, r3, #4
 8001c06:	f003 0201 	and.w	r2, r3, #1
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b03      	cmp	r3, #3
 8001c26:	d017      	beq.n	8001c58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	2203      	movs	r2, #3
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0303 	and.w	r3, r3, #3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d123      	bne.n	8001cac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	08da      	lsrs	r2, r3, #3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3208      	adds	r2, #8
 8001c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	220f      	movs	r2, #15
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	691a      	ldr	r2, [r3, #16]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	08da      	lsrs	r2, r3, #3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3208      	adds	r2, #8
 8001ca6:	69b9      	ldr	r1, [r7, #24]
 8001ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0203 	and.w	r2, r3, #3
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	f000 80b4 	beq.w	8001e56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b60      	ldr	r3, [pc, #384]	@ (8001e74 <HAL_GPIO_Init+0x30c>)
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf6:	4a5f      	ldr	r2, [pc, #380]	@ (8001e74 <HAL_GPIO_Init+0x30c>)
 8001cf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfe:	4b5d      	ldr	r3, [pc, #372]	@ (8001e74 <HAL_GPIO_Init+0x30c>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001e78 <HAL_GPIO_Init+0x310>)
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	089b      	lsrs	r3, r3, #2
 8001d10:	3302      	adds	r3, #2
 8001d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	220f      	movs	r2, #15
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a52      	ldr	r2, [pc, #328]	@ (8001e7c <HAL_GPIO_Init+0x314>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d02b      	beq.n	8001d8e <HAL_GPIO_Init+0x226>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a51      	ldr	r2, [pc, #324]	@ (8001e80 <HAL_GPIO_Init+0x318>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d025      	beq.n	8001d8a <HAL_GPIO_Init+0x222>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a50      	ldr	r2, [pc, #320]	@ (8001e84 <HAL_GPIO_Init+0x31c>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01f      	beq.n	8001d86 <HAL_GPIO_Init+0x21e>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a4f      	ldr	r2, [pc, #316]	@ (8001e88 <HAL_GPIO_Init+0x320>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d019      	beq.n	8001d82 <HAL_GPIO_Init+0x21a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a4e      	ldr	r2, [pc, #312]	@ (8001e8c <HAL_GPIO_Init+0x324>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d013      	beq.n	8001d7e <HAL_GPIO_Init+0x216>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a4d      	ldr	r2, [pc, #308]	@ (8001e90 <HAL_GPIO_Init+0x328>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d00d      	beq.n	8001d7a <HAL_GPIO_Init+0x212>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a4c      	ldr	r2, [pc, #304]	@ (8001e94 <HAL_GPIO_Init+0x32c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d007      	beq.n	8001d76 <HAL_GPIO_Init+0x20e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a4b      	ldr	r2, [pc, #300]	@ (8001e98 <HAL_GPIO_Init+0x330>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d101      	bne.n	8001d72 <HAL_GPIO_Init+0x20a>
 8001d6e:	2307      	movs	r3, #7
 8001d70:	e00e      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d72:	2308      	movs	r3, #8
 8001d74:	e00c      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d76:	2306      	movs	r3, #6
 8001d78:	e00a      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d7a:	2305      	movs	r3, #5
 8001d7c:	e008      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d7e:	2304      	movs	r3, #4
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d82:	2303      	movs	r3, #3
 8001d84:	e004      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e002      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <HAL_GPIO_Init+0x228>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	69fa      	ldr	r2, [r7, #28]
 8001d92:	f002 0203 	and.w	r2, r2, #3
 8001d96:	0092      	lsls	r2, r2, #2
 8001d98:	4093      	lsls	r3, r2
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da0:	4935      	ldr	r1, [pc, #212]	@ (8001e78 <HAL_GPIO_Init+0x310>)
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	3302      	adds	r3, #2
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dae:	4b3b      	ldr	r3, [pc, #236]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dd2:	4a32      	ldr	r2, [pc, #200]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dd8:	4b30      	ldr	r3, [pc, #192]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dfc:	4a27      	ldr	r2, [pc, #156]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e02:	4b26      	ldr	r3, [pc, #152]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e26:	4a1d      	ldr	r2, [pc, #116]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e50:	4a12      	ldr	r2, [pc, #72]	@ (8001e9c <HAL_GPIO_Init+0x334>)
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	61fb      	str	r3, [r7, #28]
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	2b0f      	cmp	r3, #15
 8001e60:	f67f ae90 	bls.w	8001b84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	3724      	adds	r7, #36	@ 0x24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40013800 	.word	0x40013800
 8001e7c:	40020000 	.word	0x40020000
 8001e80:	40020400 	.word	0x40020400
 8001e84:	40020800 	.word	0x40020800
 8001e88:	40020c00 	.word	0x40020c00
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	40021400 	.word	0x40021400
 8001e94:	40021800 	.word	0x40021800
 8001e98:	40021c00 	.word	0x40021c00
 8001e9c:	40013c00 	.word	0x40013c00

08001ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	887b      	ldrh	r3, [r7, #2]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d002      	beq.n	8001ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	73fb      	strb	r3, [r7, #15]
 8001ebc:	e001      	b.n	8001ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	807b      	strh	r3, [r7, #2]
 8001edc:	4613      	mov	r3, r2
 8001ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ee0:	787b      	ldrb	r3, [r7, #1]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ee6:	887a      	ldrh	r2, [r7, #2]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001eec:	e003      	b.n	8001ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eee:	887b      	ldrh	r3, [r7, #2]
 8001ef0:	041a      	lsls	r2, r3, #16
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	619a      	str	r2, [r3, #24]
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b085      	sub	sp, #20
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f14:	887a      	ldrh	r2, [r7, #2]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	041a      	lsls	r2, r3, #16
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	43d9      	mvns	r1, r3
 8001f20:	887b      	ldrh	r3, [r7, #2]
 8001f22:	400b      	ands	r3, r1
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	619a      	str	r2, [r3, #24]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
	...

08001f38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e267      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d075      	beq.n	8002042 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f56:	4b88      	ldr	r3, [pc, #544]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d00c      	beq.n	8001f7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f62:	4b85      	ldr	r3, [pc, #532]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f6a:	2b08      	cmp	r3, #8
 8001f6c:	d112      	bne.n	8001f94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f6e:	4b82      	ldr	r3, [pc, #520]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f7a:	d10b      	bne.n	8001f94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f7c:	4b7e      	ldr	r3, [pc, #504]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d05b      	beq.n	8002040 <HAL_RCC_OscConfig+0x108>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d157      	bne.n	8002040 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e242      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f9c:	d106      	bne.n	8001fac <HAL_RCC_OscConfig+0x74>
 8001f9e:	4b76      	ldr	r3, [pc, #472]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a75      	ldr	r2, [pc, #468]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	e01d      	b.n	8001fe8 <HAL_RCC_OscConfig+0xb0>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fb4:	d10c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x98>
 8001fb6:	4b70      	ldr	r3, [pc, #448]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a6f      	ldr	r2, [pc, #444]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	4b6d      	ldr	r3, [pc, #436]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a6c      	ldr	r2, [pc, #432]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	e00b      	b.n	8001fe8 <HAL_RCC_OscConfig+0xb0>
 8001fd0:	4b69      	ldr	r3, [pc, #420]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a68      	ldr	r2, [pc, #416]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fda:	6013      	str	r3, [r2, #0]
 8001fdc:	4b66      	ldr	r3, [pc, #408]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a65      	ldr	r2, [pc, #404]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8001fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fe6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d013      	beq.n	8002018 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff0:	f7ff fca4 	bl	800193c <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ff8:	f7ff fca0 	bl	800193c <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	@ 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e207      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200a:	4b5b      	ldr	r3, [pc, #364]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCC_OscConfig+0xc0>
 8002016:	e014      	b.n	8002042 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002018:	f7ff fc90 	bl	800193c <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002020:	f7ff fc8c 	bl	800193c <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b64      	cmp	r3, #100	@ 0x64
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e1f3      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002032:	4b51      	ldr	r3, [pc, #324]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1f0      	bne.n	8002020 <HAL_RCC_OscConfig+0xe8>
 800203e:	e000      	b.n	8002042 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d063      	beq.n	8002116 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800204e:	4b4a      	ldr	r3, [pc, #296]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00b      	beq.n	8002072 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800205a:	4b47      	ldr	r3, [pc, #284]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002062:	2b08      	cmp	r3, #8
 8002064:	d11c      	bne.n	80020a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002066:	4b44      	ldr	r3, [pc, #272]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d116      	bne.n	80020a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002072:	4b41      	ldr	r3, [pc, #260]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d005      	beq.n	800208a <HAL_RCC_OscConfig+0x152>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d001      	beq.n	800208a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e1c7      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800208a:	4b3b      	ldr	r3, [pc, #236]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4937      	ldr	r1, [pc, #220]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 800209a:	4313      	orrs	r3, r2
 800209c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800209e:	e03a      	b.n	8002116 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d020      	beq.n	80020ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020a8:	4b34      	ldr	r3, [pc, #208]	@ (800217c <HAL_RCC_OscConfig+0x244>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ae:	f7ff fc45 	bl	800193c <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020b6:	f7ff fc41 	bl	800193c <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e1a8      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0f0      	beq.n	80020b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d4:	4b28      	ldr	r3, [pc, #160]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4925      	ldr	r1, [pc, #148]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	600b      	str	r3, [r1, #0]
 80020e8:	e015      	b.n	8002116 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ea:	4b24      	ldr	r3, [pc, #144]	@ (800217c <HAL_RCC_OscConfig+0x244>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f0:	f7ff fc24 	bl	800193c <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f8:	f7ff fc20 	bl	800193c <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e187      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800210a:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f0      	bne.n	80020f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b00      	cmp	r3, #0
 8002120:	d036      	beq.n	8002190 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d016      	beq.n	8002158 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <HAL_RCC_OscConfig+0x248>)
 800212c:	2201      	movs	r2, #1
 800212e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002130:	f7ff fc04 	bl	800193c <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002138:	f7ff fc00 	bl	800193c <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e167      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800214a:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HAL_RCC_OscConfig+0x240>)
 800214c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0f0      	beq.n	8002138 <HAL_RCC_OscConfig+0x200>
 8002156:	e01b      	b.n	8002190 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002158:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <HAL_RCC_OscConfig+0x248>)
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215e:	f7ff fbed 	bl	800193c <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002164:	e00e      	b.n	8002184 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002166:	f7ff fbe9 	bl	800193c <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d907      	bls.n	8002184 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e150      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
 8002178:	40023800 	.word	0x40023800
 800217c:	42470000 	.word	0x42470000
 8002180:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002184:	4b88      	ldr	r3, [pc, #544]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1ea      	bne.n	8002166 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 8097 	beq.w	80022cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800219e:	2300      	movs	r3, #0
 80021a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021a2:	4b81      	ldr	r3, [pc, #516]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10f      	bne.n	80021ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
 80021b2:	4b7d      	ldr	r3, [pc, #500]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	4a7c      	ldr	r2, [pc, #496]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80021b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021be:	4b7a      	ldr	r3, [pc, #488]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c6:	60bb      	str	r3, [r7, #8]
 80021c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ca:	2301      	movs	r3, #1
 80021cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ce:	4b77      	ldr	r3, [pc, #476]	@ (80023ac <HAL_RCC_OscConfig+0x474>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d118      	bne.n	800220c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021da:	4b74      	ldr	r3, [pc, #464]	@ (80023ac <HAL_RCC_OscConfig+0x474>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a73      	ldr	r2, [pc, #460]	@ (80023ac <HAL_RCC_OscConfig+0x474>)
 80021e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021e6:	f7ff fba9 	bl	800193c <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ee:	f7ff fba5 	bl	800193c <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e10c      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002200:	4b6a      	ldr	r3, [pc, #424]	@ (80023ac <HAL_RCC_OscConfig+0x474>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002208:	2b00      	cmp	r3, #0
 800220a:	d0f0      	beq.n	80021ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d106      	bne.n	8002222 <HAL_RCC_OscConfig+0x2ea>
 8002214:	4b64      	ldr	r3, [pc, #400]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002218:	4a63      	ldr	r2, [pc, #396]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002220:	e01c      	b.n	800225c <HAL_RCC_OscConfig+0x324>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	2b05      	cmp	r3, #5
 8002228:	d10c      	bne.n	8002244 <HAL_RCC_OscConfig+0x30c>
 800222a:	4b5f      	ldr	r3, [pc, #380]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 800222c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800222e:	4a5e      	ldr	r2, [pc, #376]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002230:	f043 0304 	orr.w	r3, r3, #4
 8002234:	6713      	str	r3, [r2, #112]	@ 0x70
 8002236:	4b5c      	ldr	r3, [pc, #368]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800223a:	4a5b      	ldr	r2, [pc, #364]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6713      	str	r3, [r2, #112]	@ 0x70
 8002242:	e00b      	b.n	800225c <HAL_RCC_OscConfig+0x324>
 8002244:	4b58      	ldr	r3, [pc, #352]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002248:	4a57      	ldr	r2, [pc, #348]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 800224a:	f023 0301 	bic.w	r3, r3, #1
 800224e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002250:	4b55      	ldr	r3, [pc, #340]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002254:	4a54      	ldr	r2, [pc, #336]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002256:	f023 0304 	bic.w	r3, r3, #4
 800225a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d015      	beq.n	8002290 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002264:	f7ff fb6a 	bl	800193c <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800226a:	e00a      	b.n	8002282 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226c:	f7ff fb66 	bl	800193c <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227a:	4293      	cmp	r3, r2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e0cb      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002282:	4b49      	ldr	r3, [pc, #292]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0ee      	beq.n	800226c <HAL_RCC_OscConfig+0x334>
 800228e:	e014      	b.n	80022ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002290:	f7ff fb54 	bl	800193c <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002296:	e00a      	b.n	80022ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002298:	f7ff fb50 	bl	800193c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e0b5      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ae:	4b3e      	ldr	r3, [pc, #248]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80022b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1ee      	bne.n	8002298 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022ba:	7dfb      	ldrb	r3, [r7, #23]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d105      	bne.n	80022cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022c0:	4b39      	ldr	r3, [pc, #228]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	4a38      	ldr	r2, [pc, #224]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80022c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 80a1 	beq.w	8002418 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022d6:	4b34      	ldr	r3, [pc, #208]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 030c 	and.w	r3, r3, #12
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d05c      	beq.n	800239c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d141      	bne.n	800236e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ea:	4b31      	ldr	r3, [pc, #196]	@ (80023b0 <HAL_RCC_OscConfig+0x478>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f0:	f7ff fb24 	bl	800193c <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f8:	f7ff fb20 	bl	800193c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e087      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800230a:	4b27      	ldr	r3, [pc, #156]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f0      	bne.n	80022f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69da      	ldr	r2, [r3, #28]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	431a      	orrs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002324:	019b      	lsls	r3, r3, #6
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232c:	085b      	lsrs	r3, r3, #1
 800232e:	3b01      	subs	r3, #1
 8002330:	041b      	lsls	r3, r3, #16
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	061b      	lsls	r3, r3, #24
 800233a:	491b      	ldr	r1, [pc, #108]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 800233c:	4313      	orrs	r3, r2
 800233e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002340:	4b1b      	ldr	r3, [pc, #108]	@ (80023b0 <HAL_RCC_OscConfig+0x478>)
 8002342:	2201      	movs	r2, #1
 8002344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002346:	f7ff faf9 	bl	800193c <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234e:	f7ff faf5 	bl	800193c <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e05c      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002360:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0f0      	beq.n	800234e <HAL_RCC_OscConfig+0x416>
 800236c:	e054      	b.n	8002418 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236e:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <HAL_RCC_OscConfig+0x478>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7ff fae2 	bl	800193c <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800237c:	f7ff fade 	bl	800193c <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e045      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238e:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <HAL_RCC_OscConfig+0x470>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x444>
 800239a:	e03d      	b.n	8002418 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d107      	bne.n	80023b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e038      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40007000 	.word	0x40007000
 80023b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80023b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002424 <HAL_RCC_OscConfig+0x4ec>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d028      	beq.n	8002414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d121      	bne.n	8002414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023da:	429a      	cmp	r2, r3
 80023dc:	d11a      	bne.n	8002414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80023e4:	4013      	ands	r3, r2
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80023ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d111      	bne.n	8002414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fa:	085b      	lsrs	r3, r3, #1
 80023fc:	3b01      	subs	r3, #1
 80023fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002400:	429a      	cmp	r2, r3
 8002402:	d107      	bne.n	8002414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002410:	429a      	cmp	r2, r3
 8002412:	d001      	beq.n	8002418 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e000      	b.n	800241a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023800 	.word	0x40023800

08002428 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d101      	bne.n	800243c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0cc      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800243c:	4b68      	ldr	r3, [pc, #416]	@ (80025e0 <HAL_RCC_ClockConfig+0x1b8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d90c      	bls.n	8002464 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b65      	ldr	r3, [pc, #404]	@ (80025e0 <HAL_RCC_ClockConfig+0x1b8>)
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002452:	4b63      	ldr	r3, [pc, #396]	@ (80025e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d001      	beq.n	8002464 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e0b8      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d020      	beq.n	80024b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800247c:	4b59      	ldr	r3, [pc, #356]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	4a58      	ldr	r2, [pc, #352]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002486:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002494:	4b53      	ldr	r3, [pc, #332]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	4a52      	ldr	r2, [pc, #328]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 800249a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800249e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024a0:	4b50      	ldr	r3, [pc, #320]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	494d      	ldr	r1, [pc, #308]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d044      	beq.n	8002548 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c6:	4b47      	ldr	r3, [pc, #284]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d119      	bne.n	8002506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e07f      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d003      	beq.n	80024e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	d107      	bne.n	80024f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024e6:	4b3f      	ldr	r3, [pc, #252]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d109      	bne.n	8002506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e06f      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f6:	4b3b      	ldr	r3, [pc, #236]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e067      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002506:	4b37      	ldr	r3, [pc, #220]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f023 0203 	bic.w	r2, r3, #3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4934      	ldr	r1, [pc, #208]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002514:	4313      	orrs	r3, r2
 8002516:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002518:	f7ff fa10 	bl	800193c <HAL_GetTick>
 800251c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800251e:	e00a      	b.n	8002536 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002520:	f7ff fa0c 	bl	800193c <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800252e:	4293      	cmp	r3, r2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e04f      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002536:	4b2b      	ldr	r3, [pc, #172]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 020c 	and.w	r2, r3, #12
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	429a      	cmp	r2, r3
 8002546:	d1eb      	bne.n	8002520 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002548:	4b25      	ldr	r3, [pc, #148]	@ (80025e0 <HAL_RCC_ClockConfig+0x1b8>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0307 	and.w	r3, r3, #7
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d20c      	bcs.n	8002570 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002556:	4b22      	ldr	r3, [pc, #136]	@ (80025e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	b2d2      	uxtb	r2, r2
 800255c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255e:	4b20      	ldr	r3, [pc, #128]	@ (80025e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e032      	b.n	80025d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b00      	cmp	r3, #0
 800257a:	d008      	beq.n	800258e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800257c:	4b19      	ldr	r3, [pc, #100]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4916      	ldr	r1, [pc, #88]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	4313      	orrs	r3, r2
 800258c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d009      	beq.n	80025ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800259a:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	490e      	ldr	r1, [pc, #56]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ae:	f000 f821 	bl	80025f4 <HAL_RCC_GetSysClockFreq>
 80025b2:	4602      	mov	r2, r0
 80025b4:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <HAL_RCC_ClockConfig+0x1bc>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	490a      	ldr	r1, [pc, #40]	@ (80025e8 <HAL_RCC_ClockConfig+0x1c0>)
 80025c0:	5ccb      	ldrb	r3, [r1, r3]
 80025c2:	fa22 f303 	lsr.w	r3, r2, r3
 80025c6:	4a09      	ldr	r2, [pc, #36]	@ (80025ec <HAL_RCC_ClockConfig+0x1c4>)
 80025c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80025ca:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <HAL_RCC_ClockConfig+0x1c8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7ff f970 	bl	80018b4 <HAL_InitTick>

  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40023c00 	.word	0x40023c00
 80025e4:	40023800 	.word	0x40023800
 80025e8:	08004fb4 	.word	0x08004fb4
 80025ec:	20000004 	.word	0x20000004
 80025f0:	20000008 	.word	0x20000008

080025f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025f8:	b090      	sub	sp, #64	@ 0x40
 80025fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800260c:	4b59      	ldr	r3, [pc, #356]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x180>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b08      	cmp	r3, #8
 8002616:	d00d      	beq.n	8002634 <HAL_RCC_GetSysClockFreq+0x40>
 8002618:	2b08      	cmp	r3, #8
 800261a:	f200 80a1 	bhi.w	8002760 <HAL_RCC_GetSysClockFreq+0x16c>
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <HAL_RCC_GetSysClockFreq+0x34>
 8002622:	2b04      	cmp	r3, #4
 8002624:	d003      	beq.n	800262e <HAL_RCC_GetSysClockFreq+0x3a>
 8002626:	e09b      	b.n	8002760 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002628:	4b53      	ldr	r3, [pc, #332]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x184>)
 800262a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800262c:	e09b      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800262e:	4b53      	ldr	r3, [pc, #332]	@ (800277c <HAL_RCC_GetSysClockFreq+0x188>)
 8002630:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002632:	e098      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002634:	4b4f      	ldr	r3, [pc, #316]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x180>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800263c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800263e:	4b4d      	ldr	r3, [pc, #308]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x180>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d028      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800264a:	4b4a      	ldr	r3, [pc, #296]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x180>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	099b      	lsrs	r3, r3, #6
 8002650:	2200      	movs	r2, #0
 8002652:	623b      	str	r3, [r7, #32]
 8002654:	627a      	str	r2, [r7, #36]	@ 0x24
 8002656:	6a3b      	ldr	r3, [r7, #32]
 8002658:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800265c:	2100      	movs	r1, #0
 800265e:	4b47      	ldr	r3, [pc, #284]	@ (800277c <HAL_RCC_GetSysClockFreq+0x188>)
 8002660:	fb03 f201 	mul.w	r2, r3, r1
 8002664:	2300      	movs	r3, #0
 8002666:	fb00 f303 	mul.w	r3, r0, r3
 800266a:	4413      	add	r3, r2
 800266c:	4a43      	ldr	r2, [pc, #268]	@ (800277c <HAL_RCC_GetSysClockFreq+0x188>)
 800266e:	fba0 1202 	umull	r1, r2, r0, r2
 8002672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002674:	460a      	mov	r2, r1
 8002676:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800267a:	4413      	add	r3, r2
 800267c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800267e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002680:	2200      	movs	r2, #0
 8002682:	61bb      	str	r3, [r7, #24]
 8002684:	61fa      	str	r2, [r7, #28]
 8002686:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800268a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800268e:	f7fd fdef 	bl	8000270 <__aeabi_uldivmod>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4613      	mov	r3, r2
 8002698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800269a:	e053      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800269c:	4b35      	ldr	r3, [pc, #212]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x180>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	099b      	lsrs	r3, r3, #6
 80026a2:	2200      	movs	r2, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	617a      	str	r2, [r7, #20]
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80026ae:	f04f 0b00 	mov.w	fp, #0
 80026b2:	4652      	mov	r2, sl
 80026b4:	465b      	mov	r3, fp
 80026b6:	f04f 0000 	mov.w	r0, #0
 80026ba:	f04f 0100 	mov.w	r1, #0
 80026be:	0159      	lsls	r1, r3, #5
 80026c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026c4:	0150      	lsls	r0, r2, #5
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	ebb2 080a 	subs.w	r8, r2, sl
 80026ce:	eb63 090b 	sbc.w	r9, r3, fp
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80026de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80026e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80026e6:	ebb2 0408 	subs.w	r4, r2, r8
 80026ea:	eb63 0509 	sbc.w	r5, r3, r9
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	00eb      	lsls	r3, r5, #3
 80026f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026fc:	00e2      	lsls	r2, r4, #3
 80026fe:	4614      	mov	r4, r2
 8002700:	461d      	mov	r5, r3
 8002702:	eb14 030a 	adds.w	r3, r4, sl
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	eb45 030b 	adc.w	r3, r5, fp
 800270c:	607b      	str	r3, [r7, #4]
 800270e:	f04f 0200 	mov.w	r2, #0
 8002712:	f04f 0300 	mov.w	r3, #0
 8002716:	e9d7 4500 	ldrd	r4, r5, [r7]
 800271a:	4629      	mov	r1, r5
 800271c:	028b      	lsls	r3, r1, #10
 800271e:	4621      	mov	r1, r4
 8002720:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002724:	4621      	mov	r1, r4
 8002726:	028a      	lsls	r2, r1, #10
 8002728:	4610      	mov	r0, r2
 800272a:	4619      	mov	r1, r3
 800272c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272e:	2200      	movs	r2, #0
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	60fa      	str	r2, [r7, #12]
 8002734:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002738:	f7fd fd9a 	bl	8000270 <__aeabi_uldivmod>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4613      	mov	r3, r2
 8002742:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002744:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <HAL_RCC_GetSysClockFreq+0x180>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	0c1b      	lsrs	r3, r3, #16
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	3301      	adds	r3, #1
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002754:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002758:	fbb2 f3f3 	udiv	r3, r2, r3
 800275c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800275e:	e002      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002760:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x184>)
 8002762:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002764:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002768:	4618      	mov	r0, r3
 800276a:	3740      	adds	r7, #64	@ 0x40
 800276c:	46bd      	mov	sp, r7
 800276e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002772:	bf00      	nop
 8002774:	40023800 	.word	0x40023800
 8002778:	00f42400 	.word	0x00f42400
 800277c:	017d7840 	.word	0x017d7840

08002780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <HAL_RCC_GetHCLKFreq+0x14>)
 8002786:	681b      	ldr	r3, [r3, #0]
}
 8002788:	4618      	mov	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	20000004 	.word	0x20000004

08002798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800279c:	f7ff fff0 	bl	8002780 <HAL_RCC_GetHCLKFreq>
 80027a0:	4602      	mov	r2, r0
 80027a2:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	0a9b      	lsrs	r3, r3, #10
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	4903      	ldr	r1, [pc, #12]	@ (80027bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ae:	5ccb      	ldrb	r3, [r1, r3]
 80027b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40023800 	.word	0x40023800
 80027bc:	08004fc4 	.word	0x08004fc4

080027c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027c4:	f7ff ffdc 	bl	8002780 <HAL_RCC_GetHCLKFreq>
 80027c8:	4602      	mov	r2, r0
 80027ca:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	0b5b      	lsrs	r3, r3, #13
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	4903      	ldr	r1, [pc, #12]	@ (80027e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027d6:	5ccb      	ldrb	r3, [r1, r3]
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027dc:	4618      	mov	r0, r3
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40023800 	.word	0x40023800
 80027e4:	08004fc4 	.word	0x08004fc4

080027e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e042      	b.n	8002880 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d106      	bne.n	8002814 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7fe fe88 	bl	8001524 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2224      	movs	r2, #36	@ 0x24
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800282a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f000 fa09 	bl	8002c44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002840:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	695a      	ldr	r2, [r3, #20]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002850:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68da      	ldr	r2, [r3, #12]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002860:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	@ 0x28
 800288c:	af02      	add	r7, sp, #8
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	4613      	mov	r3, r2
 8002896:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	d175      	bne.n	8002994 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d002      	beq.n	80028b4 <HAL_UART_Transmit+0x2c>
 80028ae:	88fb      	ldrh	r3, [r7, #6]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e06e      	b.n	8002996 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2221      	movs	r2, #33	@ 0x21
 80028c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028c6:	f7ff f839 	bl	800193c <HAL_GetTick>
 80028ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	88fa      	ldrh	r2, [r7, #6]
 80028d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028e0:	d108      	bne.n	80028f4 <HAL_UART_Transmit+0x6c>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	691b      	ldr	r3, [r3, #16]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d104      	bne.n	80028f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	61bb      	str	r3, [r7, #24]
 80028f2:	e003      	b.n	80028fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028fc:	e02e      	b.n	800295c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2200      	movs	r2, #0
 8002906:	2180      	movs	r1, #128	@ 0x80
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 f8df 	bl	8002acc <UART_WaitOnFlagUntilTimeout>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e03a      	b.n	8002996 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10b      	bne.n	800293e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002934:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	3302      	adds	r3, #2
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	e007      	b.n	800294e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	781a      	ldrb	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	3301      	adds	r3, #1
 800294c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002952:	b29b      	uxth	r3, r3
 8002954:	3b01      	subs	r3, #1
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002960:	b29b      	uxth	r3, r3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1cb      	bne.n	80028fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	2200      	movs	r2, #0
 800296e:	2140      	movs	r1, #64	@ 0x40
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 f8ab 	bl	8002acc <UART_WaitOnFlagUntilTimeout>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2220      	movs	r2, #32
 8002980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e006      	b.n	8002996 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2220      	movs	r2, #32
 800298c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	e000      	b.n	8002996 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002994:	2302      	movs	r3, #2
  }
}
 8002996:	4618      	mov	r0, r3
 8002998:	3720      	adds	r7, #32
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b08a      	sub	sp, #40	@ 0x28
 80029a2:	af02      	add	r7, sp, #8
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	4613      	mov	r3, r2
 80029ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b20      	cmp	r3, #32
 80029bc:	f040 8081 	bne.w	8002ac2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d002      	beq.n	80029cc <HAL_UART_Receive+0x2e>
 80029c6:	88fb      	ldrh	r3, [r7, #6]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d101      	bne.n	80029d0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e079      	b.n	8002ac4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2200      	movs	r2, #0
 80029d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2222      	movs	r2, #34	@ 0x22
 80029da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029e4:	f7fe ffaa 	bl	800193c <HAL_GetTick>
 80029e8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	88fa      	ldrh	r2, [r7, #6]
 80029ee:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	88fa      	ldrh	r2, [r7, #6]
 80029f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029fe:	d108      	bne.n	8002a12 <HAL_UART_Receive+0x74>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d104      	bne.n	8002a12 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	61bb      	str	r3, [r7, #24]
 8002a10:	e003      	b.n	8002a1a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002a1a:	e047      	b.n	8002aac <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	2200      	movs	r2, #0
 8002a24:	2120      	movs	r1, #32
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f000 f850 	bl	8002acc <UART_WaitOnFlagUntilTimeout>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d005      	beq.n	8002a3e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e042      	b.n	8002ac4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10c      	bne.n	8002a5e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	3302      	adds	r3, #2
 8002a5a:	61bb      	str	r3, [r7, #24]
 8002a5c:	e01f      	b.n	8002a9e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a66:	d007      	beq.n	8002a78 <HAL_UART_Receive+0xda>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10a      	bne.n	8002a86 <HAL_UART_Receive+0xe8>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d106      	bne.n	8002a86 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	701a      	strb	r2, [r3, #0]
 8002a84:	e008      	b.n	8002a98 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1b2      	bne.n	8002a1c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	e000      	b.n	8002ac4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002ac2:	2302      	movs	r3, #2
  }
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3720      	adds	r7, #32
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002adc:	e03b      	b.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae4:	d037      	beq.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae6:	f7fe ff29 	bl	800193c <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	6a3a      	ldr	r2, [r7, #32]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d302      	bcc.n	8002afc <UART_WaitOnFlagUntilTimeout+0x30>
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d101      	bne.n	8002b00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e03a      	b.n	8002b76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d023      	beq.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	2b80      	cmp	r3, #128	@ 0x80
 8002b12:	d020      	beq.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b40      	cmp	r3, #64	@ 0x40
 8002b18:	d01d      	beq.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d116      	bne.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f000 f81d 	bl	8002b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2208      	movs	r2, #8
 8002b48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e00f      	b.n	8002b76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	bf0c      	ite	eq
 8002b66:	2301      	moveq	r3, #1
 8002b68:	2300      	movne	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d0b4      	beq.n	8002ade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b095      	sub	sp, #84	@ 0x54
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	330c      	adds	r3, #12
 8002b8c:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b90:	e853 3f00 	ldrex	r3, [r3]
 8002b94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	330c      	adds	r3, #12
 8002ba4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ba6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002baa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bae:	e841 2300 	strex	r3, r2, [r1]
 8002bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1e5      	bne.n	8002b86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	3314      	adds	r3, #20
 8002bc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc2:	6a3b      	ldr	r3, [r7, #32]
 8002bc4:	e853 3f00 	ldrex	r3, [r3]
 8002bc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	f023 0301 	bic.w	r3, r3, #1
 8002bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3314      	adds	r3, #20
 8002bd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002be0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002be2:	e841 2300 	strex	r3, r2, [r1]
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1e5      	bne.n	8002bba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d119      	bne.n	8002c2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	330c      	adds	r3, #12
 8002bfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	e853 3f00 	ldrex	r3, [r3]
 8002c04:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	f023 0310 	bic.w	r3, r3, #16
 8002c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	330c      	adds	r3, #12
 8002c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c16:	61ba      	str	r2, [r7, #24]
 8002c18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1a:	6979      	ldr	r1, [r7, #20]
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	e841 2300 	strex	r3, r2, [r1]
 8002c22:	613b      	str	r3, [r7, #16]
   return(result);
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e5      	bne.n	8002bf6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c38:	bf00      	nop
 8002c3a:	3754      	adds	r7, #84	@ 0x54
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c48:	b0c0      	sub	sp, #256	@ 0x100
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c60:	68d9      	ldr	r1, [r3, #12]
 8002c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	ea40 0301 	orr.w	r3, r0, r1
 8002c6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c9c:	f021 010c 	bic.w	r1, r1, #12
 8002ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002caa:	430b      	orrs	r3, r1
 8002cac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cbe:	6999      	ldr	r1, [r3, #24]
 8002cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	ea40 0301 	orr.w	r3, r0, r1
 8002cca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	4b8f      	ldr	r3, [pc, #572]	@ (8002f10 <UART_SetConfig+0x2cc>)
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d005      	beq.n	8002ce4 <UART_SetConfig+0xa0>
 8002cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	4b8d      	ldr	r3, [pc, #564]	@ (8002f14 <UART_SetConfig+0x2d0>)
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d104      	bne.n	8002cee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ce4:	f7ff fd6c 	bl	80027c0 <HAL_RCC_GetPCLK2Freq>
 8002ce8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002cec:	e003      	b.n	8002cf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002cee:	f7ff fd53 	bl	8002798 <HAL_RCC_GetPCLK1Freq>
 8002cf2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d00:	f040 810c 	bne.w	8002f1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002d12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002d16:	4622      	mov	r2, r4
 8002d18:	462b      	mov	r3, r5
 8002d1a:	1891      	adds	r1, r2, r2
 8002d1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002d1e:	415b      	adcs	r3, r3
 8002d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d26:	4621      	mov	r1, r4
 8002d28:	eb12 0801 	adds.w	r8, r2, r1
 8002d2c:	4629      	mov	r1, r5
 8002d2e:	eb43 0901 	adc.w	r9, r3, r1
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d46:	4690      	mov	r8, r2
 8002d48:	4699      	mov	r9, r3
 8002d4a:	4623      	mov	r3, r4
 8002d4c:	eb18 0303 	adds.w	r3, r8, r3
 8002d50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d54:	462b      	mov	r3, r5
 8002d56:	eb49 0303 	adc.w	r3, r9, r3
 8002d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002d6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d72:	460b      	mov	r3, r1
 8002d74:	18db      	adds	r3, r3, r3
 8002d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d78:	4613      	mov	r3, r2
 8002d7a:	eb42 0303 	adc.w	r3, r2, r3
 8002d7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002d84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002d88:	f7fd fa72 	bl	8000270 <__aeabi_uldivmod>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4b61      	ldr	r3, [pc, #388]	@ (8002f18 <UART_SetConfig+0x2d4>)
 8002d92:	fba3 2302 	umull	r2, r3, r3, r2
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	011c      	lsls	r4, r3, #4
 8002d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002da4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002da8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002dac:	4642      	mov	r2, r8
 8002dae:	464b      	mov	r3, r9
 8002db0:	1891      	adds	r1, r2, r2
 8002db2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002db4:	415b      	adcs	r3, r3
 8002db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002db8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002dbc:	4641      	mov	r1, r8
 8002dbe:	eb12 0a01 	adds.w	sl, r2, r1
 8002dc2:	4649      	mov	r1, r9
 8002dc4:	eb43 0b01 	adc.w	fp, r3, r1
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002dd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002dd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ddc:	4692      	mov	sl, r2
 8002dde:	469b      	mov	fp, r3
 8002de0:	4643      	mov	r3, r8
 8002de2:	eb1a 0303 	adds.w	r3, sl, r3
 8002de6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002dea:	464b      	mov	r3, r9
 8002dec:	eb4b 0303 	adc.w	r3, fp, r3
 8002df0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002e04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	18db      	adds	r3, r3, r3
 8002e0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e0e:	4613      	mov	r3, r2
 8002e10:	eb42 0303 	adc.w	r3, r2, r3
 8002e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002e1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002e1e:	f7fd fa27 	bl	8000270 <__aeabi_uldivmod>
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	4611      	mov	r1, r2
 8002e28:	4b3b      	ldr	r3, [pc, #236]	@ (8002f18 <UART_SetConfig+0x2d4>)
 8002e2a:	fba3 2301 	umull	r2, r3, r3, r1
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	2264      	movs	r2, #100	@ 0x64
 8002e32:	fb02 f303 	mul.w	r3, r2, r3
 8002e36:	1acb      	subs	r3, r1, r3
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002e3e:	4b36      	ldr	r3, [pc, #216]	@ (8002f18 <UART_SetConfig+0x2d4>)
 8002e40:	fba3 2302 	umull	r2, r3, r3, r2
 8002e44:	095b      	lsrs	r3, r3, #5
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002e4c:	441c      	add	r4, r3
 8002e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e52:	2200      	movs	r2, #0
 8002e54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002e5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002e60:	4642      	mov	r2, r8
 8002e62:	464b      	mov	r3, r9
 8002e64:	1891      	adds	r1, r2, r2
 8002e66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e68:	415b      	adcs	r3, r3
 8002e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002e70:	4641      	mov	r1, r8
 8002e72:	1851      	adds	r1, r2, r1
 8002e74:	6339      	str	r1, [r7, #48]	@ 0x30
 8002e76:	4649      	mov	r1, r9
 8002e78:	414b      	adcs	r3, r1
 8002e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 0300 	mov.w	r3, #0
 8002e84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002e88:	4659      	mov	r1, fp
 8002e8a:	00cb      	lsls	r3, r1, #3
 8002e8c:	4651      	mov	r1, sl
 8002e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e92:	4651      	mov	r1, sl
 8002e94:	00ca      	lsls	r2, r1, #3
 8002e96:	4610      	mov	r0, r2
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	4642      	mov	r2, r8
 8002e9e:	189b      	adds	r3, r3, r2
 8002ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	460a      	mov	r2, r1
 8002ea8:	eb42 0303 	adc.w	r3, r2, r3
 8002eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002ebc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002ec0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	18db      	adds	r3, r3, r3
 8002ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002eca:	4613      	mov	r3, r2
 8002ecc:	eb42 0303 	adc.w	r3, r2, r3
 8002ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ed2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ed6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002eda:	f7fd f9c9 	bl	8000270 <__aeabi_uldivmod>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <UART_SetConfig+0x2d4>)
 8002ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ee8:	095b      	lsrs	r3, r3, #5
 8002eea:	2164      	movs	r1, #100	@ 0x64
 8002eec:	fb01 f303 	mul.w	r3, r1, r3
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	3332      	adds	r3, #50	@ 0x32
 8002ef6:	4a08      	ldr	r2, [pc, #32]	@ (8002f18 <UART_SetConfig+0x2d4>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	095b      	lsrs	r3, r3, #5
 8002efe:	f003 0207 	and.w	r2, r3, #7
 8002f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4422      	add	r2, r4
 8002f0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f0c:	e106      	b.n	800311c <UART_SetConfig+0x4d8>
 8002f0e:	bf00      	nop
 8002f10:	40011000 	.word	0x40011000
 8002f14:	40011400 	.word	0x40011400
 8002f18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f20:	2200      	movs	r2, #0
 8002f22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002f2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002f2e:	4642      	mov	r2, r8
 8002f30:	464b      	mov	r3, r9
 8002f32:	1891      	adds	r1, r2, r2
 8002f34:	6239      	str	r1, [r7, #32]
 8002f36:	415b      	adcs	r3, r3
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f3e:	4641      	mov	r1, r8
 8002f40:	1854      	adds	r4, r2, r1
 8002f42:	4649      	mov	r1, r9
 8002f44:	eb43 0501 	adc.w	r5, r3, r1
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	00eb      	lsls	r3, r5, #3
 8002f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f56:	00e2      	lsls	r2, r4, #3
 8002f58:	4614      	mov	r4, r2
 8002f5a:	461d      	mov	r5, r3
 8002f5c:	4643      	mov	r3, r8
 8002f5e:	18e3      	adds	r3, r4, r3
 8002f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002f64:	464b      	mov	r3, r9
 8002f66:	eb45 0303 	adc.w	r3, r5, r3
 8002f6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f7e:	f04f 0200 	mov.w	r2, #0
 8002f82:	f04f 0300 	mov.w	r3, #0
 8002f86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f8a:	4629      	mov	r1, r5
 8002f8c:	008b      	lsls	r3, r1, #2
 8002f8e:	4621      	mov	r1, r4
 8002f90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f94:	4621      	mov	r1, r4
 8002f96:	008a      	lsls	r2, r1, #2
 8002f98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f9c:	f7fd f968 	bl	8000270 <__aeabi_uldivmod>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4b60      	ldr	r3, [pc, #384]	@ (8003128 <UART_SetConfig+0x4e4>)
 8002fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8002faa:	095b      	lsrs	r3, r3, #5
 8002fac:	011c      	lsls	r4, r3, #4
 8002fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002fb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002fbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002fc0:	4642      	mov	r2, r8
 8002fc2:	464b      	mov	r3, r9
 8002fc4:	1891      	adds	r1, r2, r2
 8002fc6:	61b9      	str	r1, [r7, #24]
 8002fc8:	415b      	adcs	r3, r3
 8002fca:	61fb      	str	r3, [r7, #28]
 8002fcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fd0:	4641      	mov	r1, r8
 8002fd2:	1851      	adds	r1, r2, r1
 8002fd4:	6139      	str	r1, [r7, #16]
 8002fd6:	4649      	mov	r1, r9
 8002fd8:	414b      	adcs	r3, r1
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	f04f 0300 	mov.w	r3, #0
 8002fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fe8:	4659      	mov	r1, fp
 8002fea:	00cb      	lsls	r3, r1, #3
 8002fec:	4651      	mov	r1, sl
 8002fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ff2:	4651      	mov	r1, sl
 8002ff4:	00ca      	lsls	r2, r1, #3
 8002ff6:	4610      	mov	r0, r2
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	4642      	mov	r2, r8
 8002ffe:	189b      	adds	r3, r3, r2
 8003000:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003004:	464b      	mov	r3, r9
 8003006:	460a      	mov	r2, r1
 8003008:	eb42 0303 	adc.w	r3, r2, r3
 800300c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	67bb      	str	r3, [r7, #120]	@ 0x78
 800301a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003028:	4649      	mov	r1, r9
 800302a:	008b      	lsls	r3, r1, #2
 800302c:	4641      	mov	r1, r8
 800302e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003032:	4641      	mov	r1, r8
 8003034:	008a      	lsls	r2, r1, #2
 8003036:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800303a:	f7fd f919 	bl	8000270 <__aeabi_uldivmod>
 800303e:	4602      	mov	r2, r0
 8003040:	460b      	mov	r3, r1
 8003042:	4611      	mov	r1, r2
 8003044:	4b38      	ldr	r3, [pc, #224]	@ (8003128 <UART_SetConfig+0x4e4>)
 8003046:	fba3 2301 	umull	r2, r3, r3, r1
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	2264      	movs	r2, #100	@ 0x64
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	1acb      	subs	r3, r1, r3
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	3332      	adds	r3, #50	@ 0x32
 8003058:	4a33      	ldr	r2, [pc, #204]	@ (8003128 <UART_SetConfig+0x4e4>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003064:	441c      	add	r4, r3
 8003066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800306a:	2200      	movs	r2, #0
 800306c:	673b      	str	r3, [r7, #112]	@ 0x70
 800306e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003070:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003074:	4642      	mov	r2, r8
 8003076:	464b      	mov	r3, r9
 8003078:	1891      	adds	r1, r2, r2
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	415b      	adcs	r3, r3
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003084:	4641      	mov	r1, r8
 8003086:	1851      	adds	r1, r2, r1
 8003088:	6039      	str	r1, [r7, #0]
 800308a:	4649      	mov	r1, r9
 800308c:	414b      	adcs	r3, r1
 800308e:	607b      	str	r3, [r7, #4]
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800309c:	4659      	mov	r1, fp
 800309e:	00cb      	lsls	r3, r1, #3
 80030a0:	4651      	mov	r1, sl
 80030a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030a6:	4651      	mov	r1, sl
 80030a8:	00ca      	lsls	r2, r1, #3
 80030aa:	4610      	mov	r0, r2
 80030ac:	4619      	mov	r1, r3
 80030ae:	4603      	mov	r3, r0
 80030b0:	4642      	mov	r2, r8
 80030b2:	189b      	adds	r3, r3, r2
 80030b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030b6:	464b      	mov	r3, r9
 80030b8:	460a      	mov	r2, r1
 80030ba:	eb42 0303 	adc.w	r3, r2, r3
 80030be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80030ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f04f 0300 	mov.w	r3, #0
 80030d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80030d8:	4649      	mov	r1, r9
 80030da:	008b      	lsls	r3, r1, #2
 80030dc:	4641      	mov	r1, r8
 80030de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030e2:	4641      	mov	r1, r8
 80030e4:	008a      	lsls	r2, r1, #2
 80030e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80030ea:	f7fd f8c1 	bl	8000270 <__aeabi_uldivmod>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003128 <UART_SetConfig+0x4e4>)
 80030f4:	fba3 1302 	umull	r1, r3, r3, r2
 80030f8:	095b      	lsrs	r3, r3, #5
 80030fa:	2164      	movs	r1, #100	@ 0x64
 80030fc:	fb01 f303 	mul.w	r3, r1, r3
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	011b      	lsls	r3, r3, #4
 8003104:	3332      	adds	r3, #50	@ 0x32
 8003106:	4a08      	ldr	r2, [pc, #32]	@ (8003128 <UART_SetConfig+0x4e4>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	095b      	lsrs	r3, r3, #5
 800310e:	f003 020f 	and.w	r2, r3, #15
 8003112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4422      	add	r2, r4
 800311a:	609a      	str	r2, [r3, #8]
}
 800311c:	bf00      	nop
 800311e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003122:	46bd      	mov	sp, r7
 8003124:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003128:	51eb851f 	.word	0x51eb851f

0800312c <std>:
 800312c:	2300      	movs	r3, #0
 800312e:	b510      	push	{r4, lr}
 8003130:	4604      	mov	r4, r0
 8003132:	e9c0 3300 	strd	r3, r3, [r0]
 8003136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800313a:	6083      	str	r3, [r0, #8]
 800313c:	8181      	strh	r1, [r0, #12]
 800313e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003140:	81c2      	strh	r2, [r0, #14]
 8003142:	6183      	str	r3, [r0, #24]
 8003144:	4619      	mov	r1, r3
 8003146:	2208      	movs	r2, #8
 8003148:	305c      	adds	r0, #92	@ 0x5c
 800314a:	f000 f9f9 	bl	8003540 <memset>
 800314e:	4b0d      	ldr	r3, [pc, #52]	@ (8003184 <std+0x58>)
 8003150:	6263      	str	r3, [r4, #36]	@ 0x24
 8003152:	4b0d      	ldr	r3, [pc, #52]	@ (8003188 <std+0x5c>)
 8003154:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003156:	4b0d      	ldr	r3, [pc, #52]	@ (800318c <std+0x60>)
 8003158:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800315a:	4b0d      	ldr	r3, [pc, #52]	@ (8003190 <std+0x64>)
 800315c:	6323      	str	r3, [r4, #48]	@ 0x30
 800315e:	4b0d      	ldr	r3, [pc, #52]	@ (8003194 <std+0x68>)
 8003160:	6224      	str	r4, [r4, #32]
 8003162:	429c      	cmp	r4, r3
 8003164:	d006      	beq.n	8003174 <std+0x48>
 8003166:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800316a:	4294      	cmp	r4, r2
 800316c:	d002      	beq.n	8003174 <std+0x48>
 800316e:	33d0      	adds	r3, #208	@ 0xd0
 8003170:	429c      	cmp	r4, r3
 8003172:	d105      	bne.n	8003180 <std+0x54>
 8003174:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800317c:	f000 ba58 	b.w	8003630 <__retarget_lock_init_recursive>
 8003180:	bd10      	pop	{r4, pc}
 8003182:	bf00      	nop
 8003184:	08003391 	.word	0x08003391
 8003188:	080033b3 	.word	0x080033b3
 800318c:	080033eb 	.word	0x080033eb
 8003190:	0800340f 	.word	0x0800340f
 8003194:	20000374 	.word	0x20000374

08003198 <stdio_exit_handler>:
 8003198:	4a02      	ldr	r2, [pc, #8]	@ (80031a4 <stdio_exit_handler+0xc>)
 800319a:	4903      	ldr	r1, [pc, #12]	@ (80031a8 <stdio_exit_handler+0x10>)
 800319c:	4803      	ldr	r0, [pc, #12]	@ (80031ac <stdio_exit_handler+0x14>)
 800319e:	f000 b869 	b.w	8003274 <_fwalk_sglue>
 80031a2:	bf00      	nop
 80031a4:	20000010 	.word	0x20000010
 80031a8:	08003ecd 	.word	0x08003ecd
 80031ac:	20000020 	.word	0x20000020

080031b0 <cleanup_stdio>:
 80031b0:	6841      	ldr	r1, [r0, #4]
 80031b2:	4b0c      	ldr	r3, [pc, #48]	@ (80031e4 <cleanup_stdio+0x34>)
 80031b4:	4299      	cmp	r1, r3
 80031b6:	b510      	push	{r4, lr}
 80031b8:	4604      	mov	r4, r0
 80031ba:	d001      	beq.n	80031c0 <cleanup_stdio+0x10>
 80031bc:	f000 fe86 	bl	8003ecc <_fflush_r>
 80031c0:	68a1      	ldr	r1, [r4, #8]
 80031c2:	4b09      	ldr	r3, [pc, #36]	@ (80031e8 <cleanup_stdio+0x38>)
 80031c4:	4299      	cmp	r1, r3
 80031c6:	d002      	beq.n	80031ce <cleanup_stdio+0x1e>
 80031c8:	4620      	mov	r0, r4
 80031ca:	f000 fe7f 	bl	8003ecc <_fflush_r>
 80031ce:	68e1      	ldr	r1, [r4, #12]
 80031d0:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <cleanup_stdio+0x3c>)
 80031d2:	4299      	cmp	r1, r3
 80031d4:	d004      	beq.n	80031e0 <cleanup_stdio+0x30>
 80031d6:	4620      	mov	r0, r4
 80031d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031dc:	f000 be76 	b.w	8003ecc <_fflush_r>
 80031e0:	bd10      	pop	{r4, pc}
 80031e2:	bf00      	nop
 80031e4:	20000374 	.word	0x20000374
 80031e8:	200003dc 	.word	0x200003dc
 80031ec:	20000444 	.word	0x20000444

080031f0 <global_stdio_init.part.0>:
 80031f0:	b510      	push	{r4, lr}
 80031f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003220 <global_stdio_init.part.0+0x30>)
 80031f4:	4c0b      	ldr	r4, [pc, #44]	@ (8003224 <global_stdio_init.part.0+0x34>)
 80031f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003228 <global_stdio_init.part.0+0x38>)
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	4620      	mov	r0, r4
 80031fc:	2200      	movs	r2, #0
 80031fe:	2104      	movs	r1, #4
 8003200:	f7ff ff94 	bl	800312c <std>
 8003204:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003208:	2201      	movs	r2, #1
 800320a:	2109      	movs	r1, #9
 800320c:	f7ff ff8e 	bl	800312c <std>
 8003210:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003214:	2202      	movs	r2, #2
 8003216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800321a:	2112      	movs	r1, #18
 800321c:	f7ff bf86 	b.w	800312c <std>
 8003220:	200004ac 	.word	0x200004ac
 8003224:	20000374 	.word	0x20000374
 8003228:	08003199 	.word	0x08003199

0800322c <__sfp_lock_acquire>:
 800322c:	4801      	ldr	r0, [pc, #4]	@ (8003234 <__sfp_lock_acquire+0x8>)
 800322e:	f000 ba00 	b.w	8003632 <__retarget_lock_acquire_recursive>
 8003232:	bf00      	nop
 8003234:	200004b5 	.word	0x200004b5

08003238 <__sfp_lock_release>:
 8003238:	4801      	ldr	r0, [pc, #4]	@ (8003240 <__sfp_lock_release+0x8>)
 800323a:	f000 b9fb 	b.w	8003634 <__retarget_lock_release_recursive>
 800323e:	bf00      	nop
 8003240:	200004b5 	.word	0x200004b5

08003244 <__sinit>:
 8003244:	b510      	push	{r4, lr}
 8003246:	4604      	mov	r4, r0
 8003248:	f7ff fff0 	bl	800322c <__sfp_lock_acquire>
 800324c:	6a23      	ldr	r3, [r4, #32]
 800324e:	b11b      	cbz	r3, 8003258 <__sinit+0x14>
 8003250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003254:	f7ff bff0 	b.w	8003238 <__sfp_lock_release>
 8003258:	4b04      	ldr	r3, [pc, #16]	@ (800326c <__sinit+0x28>)
 800325a:	6223      	str	r3, [r4, #32]
 800325c:	4b04      	ldr	r3, [pc, #16]	@ (8003270 <__sinit+0x2c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1f5      	bne.n	8003250 <__sinit+0xc>
 8003264:	f7ff ffc4 	bl	80031f0 <global_stdio_init.part.0>
 8003268:	e7f2      	b.n	8003250 <__sinit+0xc>
 800326a:	bf00      	nop
 800326c:	080031b1 	.word	0x080031b1
 8003270:	200004ac 	.word	0x200004ac

08003274 <_fwalk_sglue>:
 8003274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003278:	4607      	mov	r7, r0
 800327a:	4688      	mov	r8, r1
 800327c:	4614      	mov	r4, r2
 800327e:	2600      	movs	r6, #0
 8003280:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003284:	f1b9 0901 	subs.w	r9, r9, #1
 8003288:	d505      	bpl.n	8003296 <_fwalk_sglue+0x22>
 800328a:	6824      	ldr	r4, [r4, #0]
 800328c:	2c00      	cmp	r4, #0
 800328e:	d1f7      	bne.n	8003280 <_fwalk_sglue+0xc>
 8003290:	4630      	mov	r0, r6
 8003292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003296:	89ab      	ldrh	r3, [r5, #12]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d907      	bls.n	80032ac <_fwalk_sglue+0x38>
 800329c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032a0:	3301      	adds	r3, #1
 80032a2:	d003      	beq.n	80032ac <_fwalk_sglue+0x38>
 80032a4:	4629      	mov	r1, r5
 80032a6:	4638      	mov	r0, r7
 80032a8:	47c0      	blx	r8
 80032aa:	4306      	orrs	r6, r0
 80032ac:	3568      	adds	r5, #104	@ 0x68
 80032ae:	e7e9      	b.n	8003284 <_fwalk_sglue+0x10>

080032b0 <iprintf>:
 80032b0:	b40f      	push	{r0, r1, r2, r3}
 80032b2:	b507      	push	{r0, r1, r2, lr}
 80032b4:	4906      	ldr	r1, [pc, #24]	@ (80032d0 <iprintf+0x20>)
 80032b6:	ab04      	add	r3, sp, #16
 80032b8:	6808      	ldr	r0, [r1, #0]
 80032ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80032be:	6881      	ldr	r1, [r0, #8]
 80032c0:	9301      	str	r3, [sp, #4]
 80032c2:	f000 fadb 	bl	800387c <_vfiprintf_r>
 80032c6:	b003      	add	sp, #12
 80032c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80032cc:	b004      	add	sp, #16
 80032ce:	4770      	bx	lr
 80032d0:	2000001c 	.word	0x2000001c

080032d4 <_puts_r>:
 80032d4:	6a03      	ldr	r3, [r0, #32]
 80032d6:	b570      	push	{r4, r5, r6, lr}
 80032d8:	6884      	ldr	r4, [r0, #8]
 80032da:	4605      	mov	r5, r0
 80032dc:	460e      	mov	r6, r1
 80032de:	b90b      	cbnz	r3, 80032e4 <_puts_r+0x10>
 80032e0:	f7ff ffb0 	bl	8003244 <__sinit>
 80032e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032e6:	07db      	lsls	r3, r3, #31
 80032e8:	d405      	bmi.n	80032f6 <_puts_r+0x22>
 80032ea:	89a3      	ldrh	r3, [r4, #12]
 80032ec:	0598      	lsls	r0, r3, #22
 80032ee:	d402      	bmi.n	80032f6 <_puts_r+0x22>
 80032f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032f2:	f000 f99e 	bl	8003632 <__retarget_lock_acquire_recursive>
 80032f6:	89a3      	ldrh	r3, [r4, #12]
 80032f8:	0719      	lsls	r1, r3, #28
 80032fa:	d502      	bpl.n	8003302 <_puts_r+0x2e>
 80032fc:	6923      	ldr	r3, [r4, #16]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d135      	bne.n	800336e <_puts_r+0x9a>
 8003302:	4621      	mov	r1, r4
 8003304:	4628      	mov	r0, r5
 8003306:	f000 f8c5 	bl	8003494 <__swsetup_r>
 800330a:	b380      	cbz	r0, 800336e <_puts_r+0x9a>
 800330c:	f04f 35ff 	mov.w	r5, #4294967295
 8003310:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003312:	07da      	lsls	r2, r3, #31
 8003314:	d405      	bmi.n	8003322 <_puts_r+0x4e>
 8003316:	89a3      	ldrh	r3, [r4, #12]
 8003318:	059b      	lsls	r3, r3, #22
 800331a:	d402      	bmi.n	8003322 <_puts_r+0x4e>
 800331c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800331e:	f000 f989 	bl	8003634 <__retarget_lock_release_recursive>
 8003322:	4628      	mov	r0, r5
 8003324:	bd70      	pop	{r4, r5, r6, pc}
 8003326:	2b00      	cmp	r3, #0
 8003328:	da04      	bge.n	8003334 <_puts_r+0x60>
 800332a:	69a2      	ldr	r2, [r4, #24]
 800332c:	429a      	cmp	r2, r3
 800332e:	dc17      	bgt.n	8003360 <_puts_r+0x8c>
 8003330:	290a      	cmp	r1, #10
 8003332:	d015      	beq.n	8003360 <_puts_r+0x8c>
 8003334:	6823      	ldr	r3, [r4, #0]
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	6022      	str	r2, [r4, #0]
 800333a:	7019      	strb	r1, [r3, #0]
 800333c:	68a3      	ldr	r3, [r4, #8]
 800333e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003342:	3b01      	subs	r3, #1
 8003344:	60a3      	str	r3, [r4, #8]
 8003346:	2900      	cmp	r1, #0
 8003348:	d1ed      	bne.n	8003326 <_puts_r+0x52>
 800334a:	2b00      	cmp	r3, #0
 800334c:	da11      	bge.n	8003372 <_puts_r+0x9e>
 800334e:	4622      	mov	r2, r4
 8003350:	210a      	movs	r1, #10
 8003352:	4628      	mov	r0, r5
 8003354:	f000 f85f 	bl	8003416 <__swbuf_r>
 8003358:	3001      	adds	r0, #1
 800335a:	d0d7      	beq.n	800330c <_puts_r+0x38>
 800335c:	250a      	movs	r5, #10
 800335e:	e7d7      	b.n	8003310 <_puts_r+0x3c>
 8003360:	4622      	mov	r2, r4
 8003362:	4628      	mov	r0, r5
 8003364:	f000 f857 	bl	8003416 <__swbuf_r>
 8003368:	3001      	adds	r0, #1
 800336a:	d1e7      	bne.n	800333c <_puts_r+0x68>
 800336c:	e7ce      	b.n	800330c <_puts_r+0x38>
 800336e:	3e01      	subs	r6, #1
 8003370:	e7e4      	b.n	800333c <_puts_r+0x68>
 8003372:	6823      	ldr	r3, [r4, #0]
 8003374:	1c5a      	adds	r2, r3, #1
 8003376:	6022      	str	r2, [r4, #0]
 8003378:	220a      	movs	r2, #10
 800337a:	701a      	strb	r2, [r3, #0]
 800337c:	e7ee      	b.n	800335c <_puts_r+0x88>
	...

08003380 <puts>:
 8003380:	4b02      	ldr	r3, [pc, #8]	@ (800338c <puts+0xc>)
 8003382:	4601      	mov	r1, r0
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	f7ff bfa5 	b.w	80032d4 <_puts_r>
 800338a:	bf00      	nop
 800338c:	2000001c 	.word	0x2000001c

08003390 <__sread>:
 8003390:	b510      	push	{r4, lr}
 8003392:	460c      	mov	r4, r1
 8003394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003398:	f000 f8fc 	bl	8003594 <_read_r>
 800339c:	2800      	cmp	r0, #0
 800339e:	bfab      	itete	ge
 80033a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80033a2:	89a3      	ldrhlt	r3, [r4, #12]
 80033a4:	181b      	addge	r3, r3, r0
 80033a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80033aa:	bfac      	ite	ge
 80033ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80033ae:	81a3      	strhlt	r3, [r4, #12]
 80033b0:	bd10      	pop	{r4, pc}

080033b2 <__swrite>:
 80033b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033b6:	461f      	mov	r7, r3
 80033b8:	898b      	ldrh	r3, [r1, #12]
 80033ba:	05db      	lsls	r3, r3, #23
 80033bc:	4605      	mov	r5, r0
 80033be:	460c      	mov	r4, r1
 80033c0:	4616      	mov	r6, r2
 80033c2:	d505      	bpl.n	80033d0 <__swrite+0x1e>
 80033c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033c8:	2302      	movs	r3, #2
 80033ca:	2200      	movs	r2, #0
 80033cc:	f000 f8d0 	bl	8003570 <_lseek_r>
 80033d0:	89a3      	ldrh	r3, [r4, #12]
 80033d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033da:	81a3      	strh	r3, [r4, #12]
 80033dc:	4632      	mov	r2, r6
 80033de:	463b      	mov	r3, r7
 80033e0:	4628      	mov	r0, r5
 80033e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033e6:	f000 b8e7 	b.w	80035b8 <_write_r>

080033ea <__sseek>:
 80033ea:	b510      	push	{r4, lr}
 80033ec:	460c      	mov	r4, r1
 80033ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033f2:	f000 f8bd 	bl	8003570 <_lseek_r>
 80033f6:	1c43      	adds	r3, r0, #1
 80033f8:	89a3      	ldrh	r3, [r4, #12]
 80033fa:	bf15      	itete	ne
 80033fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80033fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003402:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003406:	81a3      	strheq	r3, [r4, #12]
 8003408:	bf18      	it	ne
 800340a:	81a3      	strhne	r3, [r4, #12]
 800340c:	bd10      	pop	{r4, pc}

0800340e <__sclose>:
 800340e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003412:	f000 b89d 	b.w	8003550 <_close_r>

08003416 <__swbuf_r>:
 8003416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003418:	460e      	mov	r6, r1
 800341a:	4614      	mov	r4, r2
 800341c:	4605      	mov	r5, r0
 800341e:	b118      	cbz	r0, 8003428 <__swbuf_r+0x12>
 8003420:	6a03      	ldr	r3, [r0, #32]
 8003422:	b90b      	cbnz	r3, 8003428 <__swbuf_r+0x12>
 8003424:	f7ff ff0e 	bl	8003244 <__sinit>
 8003428:	69a3      	ldr	r3, [r4, #24]
 800342a:	60a3      	str	r3, [r4, #8]
 800342c:	89a3      	ldrh	r3, [r4, #12]
 800342e:	071a      	lsls	r2, r3, #28
 8003430:	d501      	bpl.n	8003436 <__swbuf_r+0x20>
 8003432:	6923      	ldr	r3, [r4, #16]
 8003434:	b943      	cbnz	r3, 8003448 <__swbuf_r+0x32>
 8003436:	4621      	mov	r1, r4
 8003438:	4628      	mov	r0, r5
 800343a:	f000 f82b 	bl	8003494 <__swsetup_r>
 800343e:	b118      	cbz	r0, 8003448 <__swbuf_r+0x32>
 8003440:	f04f 37ff 	mov.w	r7, #4294967295
 8003444:	4638      	mov	r0, r7
 8003446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	6922      	ldr	r2, [r4, #16]
 800344c:	1a98      	subs	r0, r3, r2
 800344e:	6963      	ldr	r3, [r4, #20]
 8003450:	b2f6      	uxtb	r6, r6
 8003452:	4283      	cmp	r3, r0
 8003454:	4637      	mov	r7, r6
 8003456:	dc05      	bgt.n	8003464 <__swbuf_r+0x4e>
 8003458:	4621      	mov	r1, r4
 800345a:	4628      	mov	r0, r5
 800345c:	f000 fd36 	bl	8003ecc <_fflush_r>
 8003460:	2800      	cmp	r0, #0
 8003462:	d1ed      	bne.n	8003440 <__swbuf_r+0x2a>
 8003464:	68a3      	ldr	r3, [r4, #8]
 8003466:	3b01      	subs	r3, #1
 8003468:	60a3      	str	r3, [r4, #8]
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	1c5a      	adds	r2, r3, #1
 800346e:	6022      	str	r2, [r4, #0]
 8003470:	701e      	strb	r6, [r3, #0]
 8003472:	6962      	ldr	r2, [r4, #20]
 8003474:	1c43      	adds	r3, r0, #1
 8003476:	429a      	cmp	r2, r3
 8003478:	d004      	beq.n	8003484 <__swbuf_r+0x6e>
 800347a:	89a3      	ldrh	r3, [r4, #12]
 800347c:	07db      	lsls	r3, r3, #31
 800347e:	d5e1      	bpl.n	8003444 <__swbuf_r+0x2e>
 8003480:	2e0a      	cmp	r6, #10
 8003482:	d1df      	bne.n	8003444 <__swbuf_r+0x2e>
 8003484:	4621      	mov	r1, r4
 8003486:	4628      	mov	r0, r5
 8003488:	f000 fd20 	bl	8003ecc <_fflush_r>
 800348c:	2800      	cmp	r0, #0
 800348e:	d0d9      	beq.n	8003444 <__swbuf_r+0x2e>
 8003490:	e7d6      	b.n	8003440 <__swbuf_r+0x2a>
	...

08003494 <__swsetup_r>:
 8003494:	b538      	push	{r3, r4, r5, lr}
 8003496:	4b29      	ldr	r3, [pc, #164]	@ (800353c <__swsetup_r+0xa8>)
 8003498:	4605      	mov	r5, r0
 800349a:	6818      	ldr	r0, [r3, #0]
 800349c:	460c      	mov	r4, r1
 800349e:	b118      	cbz	r0, 80034a8 <__swsetup_r+0x14>
 80034a0:	6a03      	ldr	r3, [r0, #32]
 80034a2:	b90b      	cbnz	r3, 80034a8 <__swsetup_r+0x14>
 80034a4:	f7ff fece 	bl	8003244 <__sinit>
 80034a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ac:	0719      	lsls	r1, r3, #28
 80034ae:	d422      	bmi.n	80034f6 <__swsetup_r+0x62>
 80034b0:	06da      	lsls	r2, r3, #27
 80034b2:	d407      	bmi.n	80034c4 <__swsetup_r+0x30>
 80034b4:	2209      	movs	r2, #9
 80034b6:	602a      	str	r2, [r5, #0]
 80034b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034bc:	81a3      	strh	r3, [r4, #12]
 80034be:	f04f 30ff 	mov.w	r0, #4294967295
 80034c2:	e033      	b.n	800352c <__swsetup_r+0x98>
 80034c4:	0758      	lsls	r0, r3, #29
 80034c6:	d512      	bpl.n	80034ee <__swsetup_r+0x5a>
 80034c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80034ca:	b141      	cbz	r1, 80034de <__swsetup_r+0x4a>
 80034cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80034d0:	4299      	cmp	r1, r3
 80034d2:	d002      	beq.n	80034da <__swsetup_r+0x46>
 80034d4:	4628      	mov	r0, r5
 80034d6:	f000 f8af 	bl	8003638 <_free_r>
 80034da:	2300      	movs	r3, #0
 80034dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80034de:	89a3      	ldrh	r3, [r4, #12]
 80034e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80034e4:	81a3      	strh	r3, [r4, #12]
 80034e6:	2300      	movs	r3, #0
 80034e8:	6063      	str	r3, [r4, #4]
 80034ea:	6923      	ldr	r3, [r4, #16]
 80034ec:	6023      	str	r3, [r4, #0]
 80034ee:	89a3      	ldrh	r3, [r4, #12]
 80034f0:	f043 0308 	orr.w	r3, r3, #8
 80034f4:	81a3      	strh	r3, [r4, #12]
 80034f6:	6923      	ldr	r3, [r4, #16]
 80034f8:	b94b      	cbnz	r3, 800350e <__swsetup_r+0x7a>
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003504:	d003      	beq.n	800350e <__swsetup_r+0x7a>
 8003506:	4621      	mov	r1, r4
 8003508:	4628      	mov	r0, r5
 800350a:	f000 fd2d 	bl	8003f68 <__smakebuf_r>
 800350e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003512:	f013 0201 	ands.w	r2, r3, #1
 8003516:	d00a      	beq.n	800352e <__swsetup_r+0x9a>
 8003518:	2200      	movs	r2, #0
 800351a:	60a2      	str	r2, [r4, #8]
 800351c:	6962      	ldr	r2, [r4, #20]
 800351e:	4252      	negs	r2, r2
 8003520:	61a2      	str	r2, [r4, #24]
 8003522:	6922      	ldr	r2, [r4, #16]
 8003524:	b942      	cbnz	r2, 8003538 <__swsetup_r+0xa4>
 8003526:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800352a:	d1c5      	bne.n	80034b8 <__swsetup_r+0x24>
 800352c:	bd38      	pop	{r3, r4, r5, pc}
 800352e:	0799      	lsls	r1, r3, #30
 8003530:	bf58      	it	pl
 8003532:	6962      	ldrpl	r2, [r4, #20]
 8003534:	60a2      	str	r2, [r4, #8]
 8003536:	e7f4      	b.n	8003522 <__swsetup_r+0x8e>
 8003538:	2000      	movs	r0, #0
 800353a:	e7f7      	b.n	800352c <__swsetup_r+0x98>
 800353c:	2000001c 	.word	0x2000001c

08003540 <memset>:
 8003540:	4402      	add	r2, r0
 8003542:	4603      	mov	r3, r0
 8003544:	4293      	cmp	r3, r2
 8003546:	d100      	bne.n	800354a <memset+0xa>
 8003548:	4770      	bx	lr
 800354a:	f803 1b01 	strb.w	r1, [r3], #1
 800354e:	e7f9      	b.n	8003544 <memset+0x4>

08003550 <_close_r>:
 8003550:	b538      	push	{r3, r4, r5, lr}
 8003552:	4d06      	ldr	r5, [pc, #24]	@ (800356c <_close_r+0x1c>)
 8003554:	2300      	movs	r3, #0
 8003556:	4604      	mov	r4, r0
 8003558:	4608      	mov	r0, r1
 800355a:	602b      	str	r3, [r5, #0]
 800355c:	f7fe f8e2 	bl	8001724 <_close>
 8003560:	1c43      	adds	r3, r0, #1
 8003562:	d102      	bne.n	800356a <_close_r+0x1a>
 8003564:	682b      	ldr	r3, [r5, #0]
 8003566:	b103      	cbz	r3, 800356a <_close_r+0x1a>
 8003568:	6023      	str	r3, [r4, #0]
 800356a:	bd38      	pop	{r3, r4, r5, pc}
 800356c:	200004b0 	.word	0x200004b0

08003570 <_lseek_r>:
 8003570:	b538      	push	{r3, r4, r5, lr}
 8003572:	4d07      	ldr	r5, [pc, #28]	@ (8003590 <_lseek_r+0x20>)
 8003574:	4604      	mov	r4, r0
 8003576:	4608      	mov	r0, r1
 8003578:	4611      	mov	r1, r2
 800357a:	2200      	movs	r2, #0
 800357c:	602a      	str	r2, [r5, #0]
 800357e:	461a      	mov	r2, r3
 8003580:	f7fe f8f7 	bl	8001772 <_lseek>
 8003584:	1c43      	adds	r3, r0, #1
 8003586:	d102      	bne.n	800358e <_lseek_r+0x1e>
 8003588:	682b      	ldr	r3, [r5, #0]
 800358a:	b103      	cbz	r3, 800358e <_lseek_r+0x1e>
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	200004b0 	.word	0x200004b0

08003594 <_read_r>:
 8003594:	b538      	push	{r3, r4, r5, lr}
 8003596:	4d07      	ldr	r5, [pc, #28]	@ (80035b4 <_read_r+0x20>)
 8003598:	4604      	mov	r4, r0
 800359a:	4608      	mov	r0, r1
 800359c:	4611      	mov	r1, r2
 800359e:	2200      	movs	r2, #0
 80035a0:	602a      	str	r2, [r5, #0]
 80035a2:	461a      	mov	r2, r3
 80035a4:	f7fe f8a1 	bl	80016ea <_read>
 80035a8:	1c43      	adds	r3, r0, #1
 80035aa:	d102      	bne.n	80035b2 <_read_r+0x1e>
 80035ac:	682b      	ldr	r3, [r5, #0]
 80035ae:	b103      	cbz	r3, 80035b2 <_read_r+0x1e>
 80035b0:	6023      	str	r3, [r4, #0]
 80035b2:	bd38      	pop	{r3, r4, r5, pc}
 80035b4:	200004b0 	.word	0x200004b0

080035b8 <_write_r>:
 80035b8:	b538      	push	{r3, r4, r5, lr}
 80035ba:	4d07      	ldr	r5, [pc, #28]	@ (80035d8 <_write_r+0x20>)
 80035bc:	4604      	mov	r4, r0
 80035be:	4608      	mov	r0, r1
 80035c0:	4611      	mov	r1, r2
 80035c2:	2200      	movs	r2, #0
 80035c4:	602a      	str	r2, [r5, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	f7fc ffe8 	bl	800059c <_write>
 80035cc:	1c43      	adds	r3, r0, #1
 80035ce:	d102      	bne.n	80035d6 <_write_r+0x1e>
 80035d0:	682b      	ldr	r3, [r5, #0]
 80035d2:	b103      	cbz	r3, 80035d6 <_write_r+0x1e>
 80035d4:	6023      	str	r3, [r4, #0]
 80035d6:	bd38      	pop	{r3, r4, r5, pc}
 80035d8:	200004b0 	.word	0x200004b0

080035dc <__errno>:
 80035dc:	4b01      	ldr	r3, [pc, #4]	@ (80035e4 <__errno+0x8>)
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	2000001c 	.word	0x2000001c

080035e8 <__libc_init_array>:
 80035e8:	b570      	push	{r4, r5, r6, lr}
 80035ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003620 <__libc_init_array+0x38>)
 80035ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003624 <__libc_init_array+0x3c>)
 80035ee:	1b64      	subs	r4, r4, r5
 80035f0:	10a4      	asrs	r4, r4, #2
 80035f2:	2600      	movs	r6, #0
 80035f4:	42a6      	cmp	r6, r4
 80035f6:	d109      	bne.n	800360c <__libc_init_array+0x24>
 80035f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003628 <__libc_init_array+0x40>)
 80035fa:	4c0c      	ldr	r4, [pc, #48]	@ (800362c <__libc_init_array+0x44>)
 80035fc:	f000 fd22 	bl	8004044 <_init>
 8003600:	1b64      	subs	r4, r4, r5
 8003602:	10a4      	asrs	r4, r4, #2
 8003604:	2600      	movs	r6, #0
 8003606:	42a6      	cmp	r6, r4
 8003608:	d105      	bne.n	8003616 <__libc_init_array+0x2e>
 800360a:	bd70      	pop	{r4, r5, r6, pc}
 800360c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003610:	4798      	blx	r3
 8003612:	3601      	adds	r6, #1
 8003614:	e7ee      	b.n	80035f4 <__libc_init_array+0xc>
 8003616:	f855 3b04 	ldr.w	r3, [r5], #4
 800361a:	4798      	blx	r3
 800361c:	3601      	adds	r6, #1
 800361e:	e7f2      	b.n	8003606 <__libc_init_array+0x1e>
 8003620:	08005008 	.word	0x08005008
 8003624:	08005008 	.word	0x08005008
 8003628:	08005008 	.word	0x08005008
 800362c:	0800500c 	.word	0x0800500c

08003630 <__retarget_lock_init_recursive>:
 8003630:	4770      	bx	lr

08003632 <__retarget_lock_acquire_recursive>:
 8003632:	4770      	bx	lr

08003634 <__retarget_lock_release_recursive>:
 8003634:	4770      	bx	lr
	...

08003638 <_free_r>:
 8003638:	b538      	push	{r3, r4, r5, lr}
 800363a:	4605      	mov	r5, r0
 800363c:	2900      	cmp	r1, #0
 800363e:	d041      	beq.n	80036c4 <_free_r+0x8c>
 8003640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003644:	1f0c      	subs	r4, r1, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	bfb8      	it	lt
 800364a:	18e4      	addlt	r4, r4, r3
 800364c:	f000 f8e0 	bl	8003810 <__malloc_lock>
 8003650:	4a1d      	ldr	r2, [pc, #116]	@ (80036c8 <_free_r+0x90>)
 8003652:	6813      	ldr	r3, [r2, #0]
 8003654:	b933      	cbnz	r3, 8003664 <_free_r+0x2c>
 8003656:	6063      	str	r3, [r4, #4]
 8003658:	6014      	str	r4, [r2, #0]
 800365a:	4628      	mov	r0, r5
 800365c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003660:	f000 b8dc 	b.w	800381c <__malloc_unlock>
 8003664:	42a3      	cmp	r3, r4
 8003666:	d908      	bls.n	800367a <_free_r+0x42>
 8003668:	6820      	ldr	r0, [r4, #0]
 800366a:	1821      	adds	r1, r4, r0
 800366c:	428b      	cmp	r3, r1
 800366e:	bf01      	itttt	eq
 8003670:	6819      	ldreq	r1, [r3, #0]
 8003672:	685b      	ldreq	r3, [r3, #4]
 8003674:	1809      	addeq	r1, r1, r0
 8003676:	6021      	streq	r1, [r4, #0]
 8003678:	e7ed      	b.n	8003656 <_free_r+0x1e>
 800367a:	461a      	mov	r2, r3
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	b10b      	cbz	r3, 8003684 <_free_r+0x4c>
 8003680:	42a3      	cmp	r3, r4
 8003682:	d9fa      	bls.n	800367a <_free_r+0x42>
 8003684:	6811      	ldr	r1, [r2, #0]
 8003686:	1850      	adds	r0, r2, r1
 8003688:	42a0      	cmp	r0, r4
 800368a:	d10b      	bne.n	80036a4 <_free_r+0x6c>
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	4401      	add	r1, r0
 8003690:	1850      	adds	r0, r2, r1
 8003692:	4283      	cmp	r3, r0
 8003694:	6011      	str	r1, [r2, #0]
 8003696:	d1e0      	bne.n	800365a <_free_r+0x22>
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	6053      	str	r3, [r2, #4]
 800369e:	4408      	add	r0, r1
 80036a0:	6010      	str	r0, [r2, #0]
 80036a2:	e7da      	b.n	800365a <_free_r+0x22>
 80036a4:	d902      	bls.n	80036ac <_free_r+0x74>
 80036a6:	230c      	movs	r3, #12
 80036a8:	602b      	str	r3, [r5, #0]
 80036aa:	e7d6      	b.n	800365a <_free_r+0x22>
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	1821      	adds	r1, r4, r0
 80036b0:	428b      	cmp	r3, r1
 80036b2:	bf04      	itt	eq
 80036b4:	6819      	ldreq	r1, [r3, #0]
 80036b6:	685b      	ldreq	r3, [r3, #4]
 80036b8:	6063      	str	r3, [r4, #4]
 80036ba:	bf04      	itt	eq
 80036bc:	1809      	addeq	r1, r1, r0
 80036be:	6021      	streq	r1, [r4, #0]
 80036c0:	6054      	str	r4, [r2, #4]
 80036c2:	e7ca      	b.n	800365a <_free_r+0x22>
 80036c4:	bd38      	pop	{r3, r4, r5, pc}
 80036c6:	bf00      	nop
 80036c8:	200004bc 	.word	0x200004bc

080036cc <sbrk_aligned>:
 80036cc:	b570      	push	{r4, r5, r6, lr}
 80036ce:	4e0f      	ldr	r6, [pc, #60]	@ (800370c <sbrk_aligned+0x40>)
 80036d0:	460c      	mov	r4, r1
 80036d2:	6831      	ldr	r1, [r6, #0]
 80036d4:	4605      	mov	r5, r0
 80036d6:	b911      	cbnz	r1, 80036de <sbrk_aligned+0x12>
 80036d8:	f000 fca4 	bl	8004024 <_sbrk_r>
 80036dc:	6030      	str	r0, [r6, #0]
 80036de:	4621      	mov	r1, r4
 80036e0:	4628      	mov	r0, r5
 80036e2:	f000 fc9f 	bl	8004024 <_sbrk_r>
 80036e6:	1c43      	adds	r3, r0, #1
 80036e8:	d103      	bne.n	80036f2 <sbrk_aligned+0x26>
 80036ea:	f04f 34ff 	mov.w	r4, #4294967295
 80036ee:	4620      	mov	r0, r4
 80036f0:	bd70      	pop	{r4, r5, r6, pc}
 80036f2:	1cc4      	adds	r4, r0, #3
 80036f4:	f024 0403 	bic.w	r4, r4, #3
 80036f8:	42a0      	cmp	r0, r4
 80036fa:	d0f8      	beq.n	80036ee <sbrk_aligned+0x22>
 80036fc:	1a21      	subs	r1, r4, r0
 80036fe:	4628      	mov	r0, r5
 8003700:	f000 fc90 	bl	8004024 <_sbrk_r>
 8003704:	3001      	adds	r0, #1
 8003706:	d1f2      	bne.n	80036ee <sbrk_aligned+0x22>
 8003708:	e7ef      	b.n	80036ea <sbrk_aligned+0x1e>
 800370a:	bf00      	nop
 800370c:	200004b8 	.word	0x200004b8

08003710 <_malloc_r>:
 8003710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003714:	1ccd      	adds	r5, r1, #3
 8003716:	f025 0503 	bic.w	r5, r5, #3
 800371a:	3508      	adds	r5, #8
 800371c:	2d0c      	cmp	r5, #12
 800371e:	bf38      	it	cc
 8003720:	250c      	movcc	r5, #12
 8003722:	2d00      	cmp	r5, #0
 8003724:	4606      	mov	r6, r0
 8003726:	db01      	blt.n	800372c <_malloc_r+0x1c>
 8003728:	42a9      	cmp	r1, r5
 800372a:	d904      	bls.n	8003736 <_malloc_r+0x26>
 800372c:	230c      	movs	r3, #12
 800372e:	6033      	str	r3, [r6, #0]
 8003730:	2000      	movs	r0, #0
 8003732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003736:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800380c <_malloc_r+0xfc>
 800373a:	f000 f869 	bl	8003810 <__malloc_lock>
 800373e:	f8d8 3000 	ldr.w	r3, [r8]
 8003742:	461c      	mov	r4, r3
 8003744:	bb44      	cbnz	r4, 8003798 <_malloc_r+0x88>
 8003746:	4629      	mov	r1, r5
 8003748:	4630      	mov	r0, r6
 800374a:	f7ff ffbf 	bl	80036cc <sbrk_aligned>
 800374e:	1c43      	adds	r3, r0, #1
 8003750:	4604      	mov	r4, r0
 8003752:	d158      	bne.n	8003806 <_malloc_r+0xf6>
 8003754:	f8d8 4000 	ldr.w	r4, [r8]
 8003758:	4627      	mov	r7, r4
 800375a:	2f00      	cmp	r7, #0
 800375c:	d143      	bne.n	80037e6 <_malloc_r+0xd6>
 800375e:	2c00      	cmp	r4, #0
 8003760:	d04b      	beq.n	80037fa <_malloc_r+0xea>
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	4639      	mov	r1, r7
 8003766:	4630      	mov	r0, r6
 8003768:	eb04 0903 	add.w	r9, r4, r3
 800376c:	f000 fc5a 	bl	8004024 <_sbrk_r>
 8003770:	4581      	cmp	r9, r0
 8003772:	d142      	bne.n	80037fa <_malloc_r+0xea>
 8003774:	6821      	ldr	r1, [r4, #0]
 8003776:	1a6d      	subs	r5, r5, r1
 8003778:	4629      	mov	r1, r5
 800377a:	4630      	mov	r0, r6
 800377c:	f7ff ffa6 	bl	80036cc <sbrk_aligned>
 8003780:	3001      	adds	r0, #1
 8003782:	d03a      	beq.n	80037fa <_malloc_r+0xea>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	442b      	add	r3, r5
 8003788:	6023      	str	r3, [r4, #0]
 800378a:	f8d8 3000 	ldr.w	r3, [r8]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	bb62      	cbnz	r2, 80037ec <_malloc_r+0xdc>
 8003792:	f8c8 7000 	str.w	r7, [r8]
 8003796:	e00f      	b.n	80037b8 <_malloc_r+0xa8>
 8003798:	6822      	ldr	r2, [r4, #0]
 800379a:	1b52      	subs	r2, r2, r5
 800379c:	d420      	bmi.n	80037e0 <_malloc_r+0xd0>
 800379e:	2a0b      	cmp	r2, #11
 80037a0:	d917      	bls.n	80037d2 <_malloc_r+0xc2>
 80037a2:	1961      	adds	r1, r4, r5
 80037a4:	42a3      	cmp	r3, r4
 80037a6:	6025      	str	r5, [r4, #0]
 80037a8:	bf18      	it	ne
 80037aa:	6059      	strne	r1, [r3, #4]
 80037ac:	6863      	ldr	r3, [r4, #4]
 80037ae:	bf08      	it	eq
 80037b0:	f8c8 1000 	streq.w	r1, [r8]
 80037b4:	5162      	str	r2, [r4, r5]
 80037b6:	604b      	str	r3, [r1, #4]
 80037b8:	4630      	mov	r0, r6
 80037ba:	f000 f82f 	bl	800381c <__malloc_unlock>
 80037be:	f104 000b 	add.w	r0, r4, #11
 80037c2:	1d23      	adds	r3, r4, #4
 80037c4:	f020 0007 	bic.w	r0, r0, #7
 80037c8:	1ac2      	subs	r2, r0, r3
 80037ca:	bf1c      	itt	ne
 80037cc:	1a1b      	subne	r3, r3, r0
 80037ce:	50a3      	strne	r3, [r4, r2]
 80037d0:	e7af      	b.n	8003732 <_malloc_r+0x22>
 80037d2:	6862      	ldr	r2, [r4, #4]
 80037d4:	42a3      	cmp	r3, r4
 80037d6:	bf0c      	ite	eq
 80037d8:	f8c8 2000 	streq.w	r2, [r8]
 80037dc:	605a      	strne	r2, [r3, #4]
 80037de:	e7eb      	b.n	80037b8 <_malloc_r+0xa8>
 80037e0:	4623      	mov	r3, r4
 80037e2:	6864      	ldr	r4, [r4, #4]
 80037e4:	e7ae      	b.n	8003744 <_malloc_r+0x34>
 80037e6:	463c      	mov	r4, r7
 80037e8:	687f      	ldr	r7, [r7, #4]
 80037ea:	e7b6      	b.n	800375a <_malloc_r+0x4a>
 80037ec:	461a      	mov	r2, r3
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	42a3      	cmp	r3, r4
 80037f2:	d1fb      	bne.n	80037ec <_malloc_r+0xdc>
 80037f4:	2300      	movs	r3, #0
 80037f6:	6053      	str	r3, [r2, #4]
 80037f8:	e7de      	b.n	80037b8 <_malloc_r+0xa8>
 80037fa:	230c      	movs	r3, #12
 80037fc:	6033      	str	r3, [r6, #0]
 80037fe:	4630      	mov	r0, r6
 8003800:	f000 f80c 	bl	800381c <__malloc_unlock>
 8003804:	e794      	b.n	8003730 <_malloc_r+0x20>
 8003806:	6005      	str	r5, [r0, #0]
 8003808:	e7d6      	b.n	80037b8 <_malloc_r+0xa8>
 800380a:	bf00      	nop
 800380c:	200004bc 	.word	0x200004bc

08003810 <__malloc_lock>:
 8003810:	4801      	ldr	r0, [pc, #4]	@ (8003818 <__malloc_lock+0x8>)
 8003812:	f7ff bf0e 	b.w	8003632 <__retarget_lock_acquire_recursive>
 8003816:	bf00      	nop
 8003818:	200004b4 	.word	0x200004b4

0800381c <__malloc_unlock>:
 800381c:	4801      	ldr	r0, [pc, #4]	@ (8003824 <__malloc_unlock+0x8>)
 800381e:	f7ff bf09 	b.w	8003634 <__retarget_lock_release_recursive>
 8003822:	bf00      	nop
 8003824:	200004b4 	.word	0x200004b4

08003828 <__sfputc_r>:
 8003828:	6893      	ldr	r3, [r2, #8]
 800382a:	3b01      	subs	r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	b410      	push	{r4}
 8003830:	6093      	str	r3, [r2, #8]
 8003832:	da08      	bge.n	8003846 <__sfputc_r+0x1e>
 8003834:	6994      	ldr	r4, [r2, #24]
 8003836:	42a3      	cmp	r3, r4
 8003838:	db01      	blt.n	800383e <__sfputc_r+0x16>
 800383a:	290a      	cmp	r1, #10
 800383c:	d103      	bne.n	8003846 <__sfputc_r+0x1e>
 800383e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003842:	f7ff bde8 	b.w	8003416 <__swbuf_r>
 8003846:	6813      	ldr	r3, [r2, #0]
 8003848:	1c58      	adds	r0, r3, #1
 800384a:	6010      	str	r0, [r2, #0]
 800384c:	7019      	strb	r1, [r3, #0]
 800384e:	4608      	mov	r0, r1
 8003850:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003854:	4770      	bx	lr

08003856 <__sfputs_r>:
 8003856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003858:	4606      	mov	r6, r0
 800385a:	460f      	mov	r7, r1
 800385c:	4614      	mov	r4, r2
 800385e:	18d5      	adds	r5, r2, r3
 8003860:	42ac      	cmp	r4, r5
 8003862:	d101      	bne.n	8003868 <__sfputs_r+0x12>
 8003864:	2000      	movs	r0, #0
 8003866:	e007      	b.n	8003878 <__sfputs_r+0x22>
 8003868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800386c:	463a      	mov	r2, r7
 800386e:	4630      	mov	r0, r6
 8003870:	f7ff ffda 	bl	8003828 <__sfputc_r>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d1f3      	bne.n	8003860 <__sfputs_r+0xa>
 8003878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800387c <_vfiprintf_r>:
 800387c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003880:	460d      	mov	r5, r1
 8003882:	b09d      	sub	sp, #116	@ 0x74
 8003884:	4614      	mov	r4, r2
 8003886:	4698      	mov	r8, r3
 8003888:	4606      	mov	r6, r0
 800388a:	b118      	cbz	r0, 8003894 <_vfiprintf_r+0x18>
 800388c:	6a03      	ldr	r3, [r0, #32]
 800388e:	b90b      	cbnz	r3, 8003894 <_vfiprintf_r+0x18>
 8003890:	f7ff fcd8 	bl	8003244 <__sinit>
 8003894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003896:	07d9      	lsls	r1, r3, #31
 8003898:	d405      	bmi.n	80038a6 <_vfiprintf_r+0x2a>
 800389a:	89ab      	ldrh	r3, [r5, #12]
 800389c:	059a      	lsls	r2, r3, #22
 800389e:	d402      	bmi.n	80038a6 <_vfiprintf_r+0x2a>
 80038a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038a2:	f7ff fec6 	bl	8003632 <__retarget_lock_acquire_recursive>
 80038a6:	89ab      	ldrh	r3, [r5, #12]
 80038a8:	071b      	lsls	r3, r3, #28
 80038aa:	d501      	bpl.n	80038b0 <_vfiprintf_r+0x34>
 80038ac:	692b      	ldr	r3, [r5, #16]
 80038ae:	b99b      	cbnz	r3, 80038d8 <_vfiprintf_r+0x5c>
 80038b0:	4629      	mov	r1, r5
 80038b2:	4630      	mov	r0, r6
 80038b4:	f7ff fdee 	bl	8003494 <__swsetup_r>
 80038b8:	b170      	cbz	r0, 80038d8 <_vfiprintf_r+0x5c>
 80038ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038bc:	07dc      	lsls	r4, r3, #31
 80038be:	d504      	bpl.n	80038ca <_vfiprintf_r+0x4e>
 80038c0:	f04f 30ff 	mov.w	r0, #4294967295
 80038c4:	b01d      	add	sp, #116	@ 0x74
 80038c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ca:	89ab      	ldrh	r3, [r5, #12]
 80038cc:	0598      	lsls	r0, r3, #22
 80038ce:	d4f7      	bmi.n	80038c0 <_vfiprintf_r+0x44>
 80038d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038d2:	f7ff feaf 	bl	8003634 <__retarget_lock_release_recursive>
 80038d6:	e7f3      	b.n	80038c0 <_vfiprintf_r+0x44>
 80038d8:	2300      	movs	r3, #0
 80038da:	9309      	str	r3, [sp, #36]	@ 0x24
 80038dc:	2320      	movs	r3, #32
 80038de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80038e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80038e6:	2330      	movs	r3, #48	@ 0x30
 80038e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003a98 <_vfiprintf_r+0x21c>
 80038ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80038f0:	f04f 0901 	mov.w	r9, #1
 80038f4:	4623      	mov	r3, r4
 80038f6:	469a      	mov	sl, r3
 80038f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038fc:	b10a      	cbz	r2, 8003902 <_vfiprintf_r+0x86>
 80038fe:	2a25      	cmp	r2, #37	@ 0x25
 8003900:	d1f9      	bne.n	80038f6 <_vfiprintf_r+0x7a>
 8003902:	ebba 0b04 	subs.w	fp, sl, r4
 8003906:	d00b      	beq.n	8003920 <_vfiprintf_r+0xa4>
 8003908:	465b      	mov	r3, fp
 800390a:	4622      	mov	r2, r4
 800390c:	4629      	mov	r1, r5
 800390e:	4630      	mov	r0, r6
 8003910:	f7ff ffa1 	bl	8003856 <__sfputs_r>
 8003914:	3001      	adds	r0, #1
 8003916:	f000 80a7 	beq.w	8003a68 <_vfiprintf_r+0x1ec>
 800391a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800391c:	445a      	add	r2, fp
 800391e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003920:	f89a 3000 	ldrb.w	r3, [sl]
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 809f 	beq.w	8003a68 <_vfiprintf_r+0x1ec>
 800392a:	2300      	movs	r3, #0
 800392c:	f04f 32ff 	mov.w	r2, #4294967295
 8003930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003934:	f10a 0a01 	add.w	sl, sl, #1
 8003938:	9304      	str	r3, [sp, #16]
 800393a:	9307      	str	r3, [sp, #28]
 800393c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003940:	931a      	str	r3, [sp, #104]	@ 0x68
 8003942:	4654      	mov	r4, sl
 8003944:	2205      	movs	r2, #5
 8003946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800394a:	4853      	ldr	r0, [pc, #332]	@ (8003a98 <_vfiprintf_r+0x21c>)
 800394c:	f7fc fc40 	bl	80001d0 <memchr>
 8003950:	9a04      	ldr	r2, [sp, #16]
 8003952:	b9d8      	cbnz	r0, 800398c <_vfiprintf_r+0x110>
 8003954:	06d1      	lsls	r1, r2, #27
 8003956:	bf44      	itt	mi
 8003958:	2320      	movmi	r3, #32
 800395a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800395e:	0713      	lsls	r3, r2, #28
 8003960:	bf44      	itt	mi
 8003962:	232b      	movmi	r3, #43	@ 0x2b
 8003964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003968:	f89a 3000 	ldrb.w	r3, [sl]
 800396c:	2b2a      	cmp	r3, #42	@ 0x2a
 800396e:	d015      	beq.n	800399c <_vfiprintf_r+0x120>
 8003970:	9a07      	ldr	r2, [sp, #28]
 8003972:	4654      	mov	r4, sl
 8003974:	2000      	movs	r0, #0
 8003976:	f04f 0c0a 	mov.w	ip, #10
 800397a:	4621      	mov	r1, r4
 800397c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003980:	3b30      	subs	r3, #48	@ 0x30
 8003982:	2b09      	cmp	r3, #9
 8003984:	d94b      	bls.n	8003a1e <_vfiprintf_r+0x1a2>
 8003986:	b1b0      	cbz	r0, 80039b6 <_vfiprintf_r+0x13a>
 8003988:	9207      	str	r2, [sp, #28]
 800398a:	e014      	b.n	80039b6 <_vfiprintf_r+0x13a>
 800398c:	eba0 0308 	sub.w	r3, r0, r8
 8003990:	fa09 f303 	lsl.w	r3, r9, r3
 8003994:	4313      	orrs	r3, r2
 8003996:	9304      	str	r3, [sp, #16]
 8003998:	46a2      	mov	sl, r4
 800399a:	e7d2      	b.n	8003942 <_vfiprintf_r+0xc6>
 800399c:	9b03      	ldr	r3, [sp, #12]
 800399e:	1d19      	adds	r1, r3, #4
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	9103      	str	r1, [sp, #12]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	bfbb      	ittet	lt
 80039a8:	425b      	neglt	r3, r3
 80039aa:	f042 0202 	orrlt.w	r2, r2, #2
 80039ae:	9307      	strge	r3, [sp, #28]
 80039b0:	9307      	strlt	r3, [sp, #28]
 80039b2:	bfb8      	it	lt
 80039b4:	9204      	strlt	r2, [sp, #16]
 80039b6:	7823      	ldrb	r3, [r4, #0]
 80039b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80039ba:	d10a      	bne.n	80039d2 <_vfiprintf_r+0x156>
 80039bc:	7863      	ldrb	r3, [r4, #1]
 80039be:	2b2a      	cmp	r3, #42	@ 0x2a
 80039c0:	d132      	bne.n	8003a28 <_vfiprintf_r+0x1ac>
 80039c2:	9b03      	ldr	r3, [sp, #12]
 80039c4:	1d1a      	adds	r2, r3, #4
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	9203      	str	r2, [sp, #12]
 80039ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80039ce:	3402      	adds	r4, #2
 80039d0:	9305      	str	r3, [sp, #20]
 80039d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003aa8 <_vfiprintf_r+0x22c>
 80039d6:	7821      	ldrb	r1, [r4, #0]
 80039d8:	2203      	movs	r2, #3
 80039da:	4650      	mov	r0, sl
 80039dc:	f7fc fbf8 	bl	80001d0 <memchr>
 80039e0:	b138      	cbz	r0, 80039f2 <_vfiprintf_r+0x176>
 80039e2:	9b04      	ldr	r3, [sp, #16]
 80039e4:	eba0 000a 	sub.w	r0, r0, sl
 80039e8:	2240      	movs	r2, #64	@ 0x40
 80039ea:	4082      	lsls	r2, r0
 80039ec:	4313      	orrs	r3, r2
 80039ee:	3401      	adds	r4, #1
 80039f0:	9304      	str	r3, [sp, #16]
 80039f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039f6:	4829      	ldr	r0, [pc, #164]	@ (8003a9c <_vfiprintf_r+0x220>)
 80039f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80039fc:	2206      	movs	r2, #6
 80039fe:	f7fc fbe7 	bl	80001d0 <memchr>
 8003a02:	2800      	cmp	r0, #0
 8003a04:	d03f      	beq.n	8003a86 <_vfiprintf_r+0x20a>
 8003a06:	4b26      	ldr	r3, [pc, #152]	@ (8003aa0 <_vfiprintf_r+0x224>)
 8003a08:	bb1b      	cbnz	r3, 8003a52 <_vfiprintf_r+0x1d6>
 8003a0a:	9b03      	ldr	r3, [sp, #12]
 8003a0c:	3307      	adds	r3, #7
 8003a0e:	f023 0307 	bic.w	r3, r3, #7
 8003a12:	3308      	adds	r3, #8
 8003a14:	9303      	str	r3, [sp, #12]
 8003a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a18:	443b      	add	r3, r7
 8003a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a1c:	e76a      	b.n	80038f4 <_vfiprintf_r+0x78>
 8003a1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a22:	460c      	mov	r4, r1
 8003a24:	2001      	movs	r0, #1
 8003a26:	e7a8      	b.n	800397a <_vfiprintf_r+0xfe>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	3401      	adds	r4, #1
 8003a2c:	9305      	str	r3, [sp, #20]
 8003a2e:	4619      	mov	r1, r3
 8003a30:	f04f 0c0a 	mov.w	ip, #10
 8003a34:	4620      	mov	r0, r4
 8003a36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a3a:	3a30      	subs	r2, #48	@ 0x30
 8003a3c:	2a09      	cmp	r2, #9
 8003a3e:	d903      	bls.n	8003a48 <_vfiprintf_r+0x1cc>
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0c6      	beq.n	80039d2 <_vfiprintf_r+0x156>
 8003a44:	9105      	str	r1, [sp, #20]
 8003a46:	e7c4      	b.n	80039d2 <_vfiprintf_r+0x156>
 8003a48:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a4c:	4604      	mov	r4, r0
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e7f0      	b.n	8003a34 <_vfiprintf_r+0x1b8>
 8003a52:	ab03      	add	r3, sp, #12
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	462a      	mov	r2, r5
 8003a58:	4b12      	ldr	r3, [pc, #72]	@ (8003aa4 <_vfiprintf_r+0x228>)
 8003a5a:	a904      	add	r1, sp, #16
 8003a5c:	4630      	mov	r0, r6
 8003a5e:	f3af 8000 	nop.w
 8003a62:	4607      	mov	r7, r0
 8003a64:	1c78      	adds	r0, r7, #1
 8003a66:	d1d6      	bne.n	8003a16 <_vfiprintf_r+0x19a>
 8003a68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a6a:	07d9      	lsls	r1, r3, #31
 8003a6c:	d405      	bmi.n	8003a7a <_vfiprintf_r+0x1fe>
 8003a6e:	89ab      	ldrh	r3, [r5, #12]
 8003a70:	059a      	lsls	r2, r3, #22
 8003a72:	d402      	bmi.n	8003a7a <_vfiprintf_r+0x1fe>
 8003a74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a76:	f7ff fddd 	bl	8003634 <__retarget_lock_release_recursive>
 8003a7a:	89ab      	ldrh	r3, [r5, #12]
 8003a7c:	065b      	lsls	r3, r3, #25
 8003a7e:	f53f af1f 	bmi.w	80038c0 <_vfiprintf_r+0x44>
 8003a82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a84:	e71e      	b.n	80038c4 <_vfiprintf_r+0x48>
 8003a86:	ab03      	add	r3, sp, #12
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	462a      	mov	r2, r5
 8003a8c:	4b05      	ldr	r3, [pc, #20]	@ (8003aa4 <_vfiprintf_r+0x228>)
 8003a8e:	a904      	add	r1, sp, #16
 8003a90:	4630      	mov	r0, r6
 8003a92:	f000 f879 	bl	8003b88 <_printf_i>
 8003a96:	e7e4      	b.n	8003a62 <_vfiprintf_r+0x1e6>
 8003a98:	08004fcc 	.word	0x08004fcc
 8003a9c:	08004fd6 	.word	0x08004fd6
 8003aa0:	00000000 	.word	0x00000000
 8003aa4:	08003857 	.word	0x08003857
 8003aa8:	08004fd2 	.word	0x08004fd2

08003aac <_printf_common>:
 8003aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab0:	4616      	mov	r6, r2
 8003ab2:	4698      	mov	r8, r3
 8003ab4:	688a      	ldr	r2, [r1, #8]
 8003ab6:	690b      	ldr	r3, [r1, #16]
 8003ab8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003abc:	4293      	cmp	r3, r2
 8003abe:	bfb8      	it	lt
 8003ac0:	4613      	movlt	r3, r2
 8003ac2:	6033      	str	r3, [r6, #0]
 8003ac4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ac8:	4607      	mov	r7, r0
 8003aca:	460c      	mov	r4, r1
 8003acc:	b10a      	cbz	r2, 8003ad2 <_printf_common+0x26>
 8003ace:	3301      	adds	r3, #1
 8003ad0:	6033      	str	r3, [r6, #0]
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	0699      	lsls	r1, r3, #26
 8003ad6:	bf42      	ittt	mi
 8003ad8:	6833      	ldrmi	r3, [r6, #0]
 8003ada:	3302      	addmi	r3, #2
 8003adc:	6033      	strmi	r3, [r6, #0]
 8003ade:	6825      	ldr	r5, [r4, #0]
 8003ae0:	f015 0506 	ands.w	r5, r5, #6
 8003ae4:	d106      	bne.n	8003af4 <_printf_common+0x48>
 8003ae6:	f104 0a19 	add.w	sl, r4, #25
 8003aea:	68e3      	ldr	r3, [r4, #12]
 8003aec:	6832      	ldr	r2, [r6, #0]
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	42ab      	cmp	r3, r5
 8003af2:	dc26      	bgt.n	8003b42 <_printf_common+0x96>
 8003af4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003af8:	6822      	ldr	r2, [r4, #0]
 8003afa:	3b00      	subs	r3, #0
 8003afc:	bf18      	it	ne
 8003afe:	2301      	movne	r3, #1
 8003b00:	0692      	lsls	r2, r2, #26
 8003b02:	d42b      	bmi.n	8003b5c <_printf_common+0xb0>
 8003b04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b08:	4641      	mov	r1, r8
 8003b0a:	4638      	mov	r0, r7
 8003b0c:	47c8      	blx	r9
 8003b0e:	3001      	adds	r0, #1
 8003b10:	d01e      	beq.n	8003b50 <_printf_common+0xa4>
 8003b12:	6823      	ldr	r3, [r4, #0]
 8003b14:	6922      	ldr	r2, [r4, #16]
 8003b16:	f003 0306 	and.w	r3, r3, #6
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	bf02      	ittt	eq
 8003b1e:	68e5      	ldreq	r5, [r4, #12]
 8003b20:	6833      	ldreq	r3, [r6, #0]
 8003b22:	1aed      	subeq	r5, r5, r3
 8003b24:	68a3      	ldr	r3, [r4, #8]
 8003b26:	bf0c      	ite	eq
 8003b28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b2c:	2500      	movne	r5, #0
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	bfc4      	itt	gt
 8003b32:	1a9b      	subgt	r3, r3, r2
 8003b34:	18ed      	addgt	r5, r5, r3
 8003b36:	2600      	movs	r6, #0
 8003b38:	341a      	adds	r4, #26
 8003b3a:	42b5      	cmp	r5, r6
 8003b3c:	d11a      	bne.n	8003b74 <_printf_common+0xc8>
 8003b3e:	2000      	movs	r0, #0
 8003b40:	e008      	b.n	8003b54 <_printf_common+0xa8>
 8003b42:	2301      	movs	r3, #1
 8003b44:	4652      	mov	r2, sl
 8003b46:	4641      	mov	r1, r8
 8003b48:	4638      	mov	r0, r7
 8003b4a:	47c8      	blx	r9
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	d103      	bne.n	8003b58 <_printf_common+0xac>
 8003b50:	f04f 30ff 	mov.w	r0, #4294967295
 8003b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b58:	3501      	adds	r5, #1
 8003b5a:	e7c6      	b.n	8003aea <_printf_common+0x3e>
 8003b5c:	18e1      	adds	r1, r4, r3
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	2030      	movs	r0, #48	@ 0x30
 8003b62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b66:	4422      	add	r2, r4
 8003b68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b70:	3302      	adds	r3, #2
 8003b72:	e7c7      	b.n	8003b04 <_printf_common+0x58>
 8003b74:	2301      	movs	r3, #1
 8003b76:	4622      	mov	r2, r4
 8003b78:	4641      	mov	r1, r8
 8003b7a:	4638      	mov	r0, r7
 8003b7c:	47c8      	blx	r9
 8003b7e:	3001      	adds	r0, #1
 8003b80:	d0e6      	beq.n	8003b50 <_printf_common+0xa4>
 8003b82:	3601      	adds	r6, #1
 8003b84:	e7d9      	b.n	8003b3a <_printf_common+0x8e>
	...

08003b88 <_printf_i>:
 8003b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b8c:	7e0f      	ldrb	r7, [r1, #24]
 8003b8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b90:	2f78      	cmp	r7, #120	@ 0x78
 8003b92:	4691      	mov	r9, r2
 8003b94:	4680      	mov	r8, r0
 8003b96:	460c      	mov	r4, r1
 8003b98:	469a      	mov	sl, r3
 8003b9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b9e:	d807      	bhi.n	8003bb0 <_printf_i+0x28>
 8003ba0:	2f62      	cmp	r7, #98	@ 0x62
 8003ba2:	d80a      	bhi.n	8003bba <_printf_i+0x32>
 8003ba4:	2f00      	cmp	r7, #0
 8003ba6:	f000 80d1 	beq.w	8003d4c <_printf_i+0x1c4>
 8003baa:	2f58      	cmp	r7, #88	@ 0x58
 8003bac:	f000 80b8 	beq.w	8003d20 <_printf_i+0x198>
 8003bb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003bb8:	e03a      	b.n	8003c30 <_printf_i+0xa8>
 8003bba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003bbe:	2b15      	cmp	r3, #21
 8003bc0:	d8f6      	bhi.n	8003bb0 <_printf_i+0x28>
 8003bc2:	a101      	add	r1, pc, #4	@ (adr r1, 8003bc8 <_printf_i+0x40>)
 8003bc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bc8:	08003c21 	.word	0x08003c21
 8003bcc:	08003c35 	.word	0x08003c35
 8003bd0:	08003bb1 	.word	0x08003bb1
 8003bd4:	08003bb1 	.word	0x08003bb1
 8003bd8:	08003bb1 	.word	0x08003bb1
 8003bdc:	08003bb1 	.word	0x08003bb1
 8003be0:	08003c35 	.word	0x08003c35
 8003be4:	08003bb1 	.word	0x08003bb1
 8003be8:	08003bb1 	.word	0x08003bb1
 8003bec:	08003bb1 	.word	0x08003bb1
 8003bf0:	08003bb1 	.word	0x08003bb1
 8003bf4:	08003d33 	.word	0x08003d33
 8003bf8:	08003c5f 	.word	0x08003c5f
 8003bfc:	08003ced 	.word	0x08003ced
 8003c00:	08003bb1 	.word	0x08003bb1
 8003c04:	08003bb1 	.word	0x08003bb1
 8003c08:	08003d55 	.word	0x08003d55
 8003c0c:	08003bb1 	.word	0x08003bb1
 8003c10:	08003c5f 	.word	0x08003c5f
 8003c14:	08003bb1 	.word	0x08003bb1
 8003c18:	08003bb1 	.word	0x08003bb1
 8003c1c:	08003cf5 	.word	0x08003cf5
 8003c20:	6833      	ldr	r3, [r6, #0]
 8003c22:	1d1a      	adds	r2, r3, #4
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6032      	str	r2, [r6, #0]
 8003c28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c30:	2301      	movs	r3, #1
 8003c32:	e09c      	b.n	8003d6e <_printf_i+0x1e6>
 8003c34:	6833      	ldr	r3, [r6, #0]
 8003c36:	6820      	ldr	r0, [r4, #0]
 8003c38:	1d19      	adds	r1, r3, #4
 8003c3a:	6031      	str	r1, [r6, #0]
 8003c3c:	0606      	lsls	r6, r0, #24
 8003c3e:	d501      	bpl.n	8003c44 <_printf_i+0xbc>
 8003c40:	681d      	ldr	r5, [r3, #0]
 8003c42:	e003      	b.n	8003c4c <_printf_i+0xc4>
 8003c44:	0645      	lsls	r5, r0, #25
 8003c46:	d5fb      	bpl.n	8003c40 <_printf_i+0xb8>
 8003c48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c4c:	2d00      	cmp	r5, #0
 8003c4e:	da03      	bge.n	8003c58 <_printf_i+0xd0>
 8003c50:	232d      	movs	r3, #45	@ 0x2d
 8003c52:	426d      	negs	r5, r5
 8003c54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c58:	4858      	ldr	r0, [pc, #352]	@ (8003dbc <_printf_i+0x234>)
 8003c5a:	230a      	movs	r3, #10
 8003c5c:	e011      	b.n	8003c82 <_printf_i+0xfa>
 8003c5e:	6821      	ldr	r1, [r4, #0]
 8003c60:	6833      	ldr	r3, [r6, #0]
 8003c62:	0608      	lsls	r0, r1, #24
 8003c64:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c68:	d402      	bmi.n	8003c70 <_printf_i+0xe8>
 8003c6a:	0649      	lsls	r1, r1, #25
 8003c6c:	bf48      	it	mi
 8003c6e:	b2ad      	uxthmi	r5, r5
 8003c70:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c72:	4852      	ldr	r0, [pc, #328]	@ (8003dbc <_printf_i+0x234>)
 8003c74:	6033      	str	r3, [r6, #0]
 8003c76:	bf14      	ite	ne
 8003c78:	230a      	movne	r3, #10
 8003c7a:	2308      	moveq	r3, #8
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003c82:	6866      	ldr	r6, [r4, #4]
 8003c84:	60a6      	str	r6, [r4, #8]
 8003c86:	2e00      	cmp	r6, #0
 8003c88:	db05      	blt.n	8003c96 <_printf_i+0x10e>
 8003c8a:	6821      	ldr	r1, [r4, #0]
 8003c8c:	432e      	orrs	r6, r5
 8003c8e:	f021 0104 	bic.w	r1, r1, #4
 8003c92:	6021      	str	r1, [r4, #0]
 8003c94:	d04b      	beq.n	8003d2e <_printf_i+0x1a6>
 8003c96:	4616      	mov	r6, r2
 8003c98:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c9c:	fb03 5711 	mls	r7, r3, r1, r5
 8003ca0:	5dc7      	ldrb	r7, [r0, r7]
 8003ca2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ca6:	462f      	mov	r7, r5
 8003ca8:	42bb      	cmp	r3, r7
 8003caa:	460d      	mov	r5, r1
 8003cac:	d9f4      	bls.n	8003c98 <_printf_i+0x110>
 8003cae:	2b08      	cmp	r3, #8
 8003cb0:	d10b      	bne.n	8003cca <_printf_i+0x142>
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	07df      	lsls	r7, r3, #31
 8003cb6:	d508      	bpl.n	8003cca <_printf_i+0x142>
 8003cb8:	6923      	ldr	r3, [r4, #16]
 8003cba:	6861      	ldr	r1, [r4, #4]
 8003cbc:	4299      	cmp	r1, r3
 8003cbe:	bfde      	ittt	le
 8003cc0:	2330      	movle	r3, #48	@ 0x30
 8003cc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003cca:	1b92      	subs	r2, r2, r6
 8003ccc:	6122      	str	r2, [r4, #16]
 8003cce:	f8cd a000 	str.w	sl, [sp]
 8003cd2:	464b      	mov	r3, r9
 8003cd4:	aa03      	add	r2, sp, #12
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	4640      	mov	r0, r8
 8003cda:	f7ff fee7 	bl	8003aac <_printf_common>
 8003cde:	3001      	adds	r0, #1
 8003ce0:	d14a      	bne.n	8003d78 <_printf_i+0x1f0>
 8003ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce6:	b004      	add	sp, #16
 8003ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cec:	6823      	ldr	r3, [r4, #0]
 8003cee:	f043 0320 	orr.w	r3, r3, #32
 8003cf2:	6023      	str	r3, [r4, #0]
 8003cf4:	4832      	ldr	r0, [pc, #200]	@ (8003dc0 <_printf_i+0x238>)
 8003cf6:	2778      	movs	r7, #120	@ 0x78
 8003cf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	6831      	ldr	r1, [r6, #0]
 8003d00:	061f      	lsls	r7, r3, #24
 8003d02:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d06:	d402      	bmi.n	8003d0e <_printf_i+0x186>
 8003d08:	065f      	lsls	r7, r3, #25
 8003d0a:	bf48      	it	mi
 8003d0c:	b2ad      	uxthmi	r5, r5
 8003d0e:	6031      	str	r1, [r6, #0]
 8003d10:	07d9      	lsls	r1, r3, #31
 8003d12:	bf44      	itt	mi
 8003d14:	f043 0320 	orrmi.w	r3, r3, #32
 8003d18:	6023      	strmi	r3, [r4, #0]
 8003d1a:	b11d      	cbz	r5, 8003d24 <_printf_i+0x19c>
 8003d1c:	2310      	movs	r3, #16
 8003d1e:	e7ad      	b.n	8003c7c <_printf_i+0xf4>
 8003d20:	4826      	ldr	r0, [pc, #152]	@ (8003dbc <_printf_i+0x234>)
 8003d22:	e7e9      	b.n	8003cf8 <_printf_i+0x170>
 8003d24:	6823      	ldr	r3, [r4, #0]
 8003d26:	f023 0320 	bic.w	r3, r3, #32
 8003d2a:	6023      	str	r3, [r4, #0]
 8003d2c:	e7f6      	b.n	8003d1c <_printf_i+0x194>
 8003d2e:	4616      	mov	r6, r2
 8003d30:	e7bd      	b.n	8003cae <_printf_i+0x126>
 8003d32:	6833      	ldr	r3, [r6, #0]
 8003d34:	6825      	ldr	r5, [r4, #0]
 8003d36:	6961      	ldr	r1, [r4, #20]
 8003d38:	1d18      	adds	r0, r3, #4
 8003d3a:	6030      	str	r0, [r6, #0]
 8003d3c:	062e      	lsls	r6, r5, #24
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	d501      	bpl.n	8003d46 <_printf_i+0x1be>
 8003d42:	6019      	str	r1, [r3, #0]
 8003d44:	e002      	b.n	8003d4c <_printf_i+0x1c4>
 8003d46:	0668      	lsls	r0, r5, #25
 8003d48:	d5fb      	bpl.n	8003d42 <_printf_i+0x1ba>
 8003d4a:	8019      	strh	r1, [r3, #0]
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	6123      	str	r3, [r4, #16]
 8003d50:	4616      	mov	r6, r2
 8003d52:	e7bc      	b.n	8003cce <_printf_i+0x146>
 8003d54:	6833      	ldr	r3, [r6, #0]
 8003d56:	1d1a      	adds	r2, r3, #4
 8003d58:	6032      	str	r2, [r6, #0]
 8003d5a:	681e      	ldr	r6, [r3, #0]
 8003d5c:	6862      	ldr	r2, [r4, #4]
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4630      	mov	r0, r6
 8003d62:	f7fc fa35 	bl	80001d0 <memchr>
 8003d66:	b108      	cbz	r0, 8003d6c <_printf_i+0x1e4>
 8003d68:	1b80      	subs	r0, r0, r6
 8003d6a:	6060      	str	r0, [r4, #4]
 8003d6c:	6863      	ldr	r3, [r4, #4]
 8003d6e:	6123      	str	r3, [r4, #16]
 8003d70:	2300      	movs	r3, #0
 8003d72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d76:	e7aa      	b.n	8003cce <_printf_i+0x146>
 8003d78:	6923      	ldr	r3, [r4, #16]
 8003d7a:	4632      	mov	r2, r6
 8003d7c:	4649      	mov	r1, r9
 8003d7e:	4640      	mov	r0, r8
 8003d80:	47d0      	blx	sl
 8003d82:	3001      	adds	r0, #1
 8003d84:	d0ad      	beq.n	8003ce2 <_printf_i+0x15a>
 8003d86:	6823      	ldr	r3, [r4, #0]
 8003d88:	079b      	lsls	r3, r3, #30
 8003d8a:	d413      	bmi.n	8003db4 <_printf_i+0x22c>
 8003d8c:	68e0      	ldr	r0, [r4, #12]
 8003d8e:	9b03      	ldr	r3, [sp, #12]
 8003d90:	4298      	cmp	r0, r3
 8003d92:	bfb8      	it	lt
 8003d94:	4618      	movlt	r0, r3
 8003d96:	e7a6      	b.n	8003ce6 <_printf_i+0x15e>
 8003d98:	2301      	movs	r3, #1
 8003d9a:	4632      	mov	r2, r6
 8003d9c:	4649      	mov	r1, r9
 8003d9e:	4640      	mov	r0, r8
 8003da0:	47d0      	blx	sl
 8003da2:	3001      	adds	r0, #1
 8003da4:	d09d      	beq.n	8003ce2 <_printf_i+0x15a>
 8003da6:	3501      	adds	r5, #1
 8003da8:	68e3      	ldr	r3, [r4, #12]
 8003daa:	9903      	ldr	r1, [sp, #12]
 8003dac:	1a5b      	subs	r3, r3, r1
 8003dae:	42ab      	cmp	r3, r5
 8003db0:	dcf2      	bgt.n	8003d98 <_printf_i+0x210>
 8003db2:	e7eb      	b.n	8003d8c <_printf_i+0x204>
 8003db4:	2500      	movs	r5, #0
 8003db6:	f104 0619 	add.w	r6, r4, #25
 8003dba:	e7f5      	b.n	8003da8 <_printf_i+0x220>
 8003dbc:	08004fdd 	.word	0x08004fdd
 8003dc0:	08004fee 	.word	0x08004fee

08003dc4 <__sflush_r>:
 8003dc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dcc:	0716      	lsls	r6, r2, #28
 8003dce:	4605      	mov	r5, r0
 8003dd0:	460c      	mov	r4, r1
 8003dd2:	d454      	bmi.n	8003e7e <__sflush_r+0xba>
 8003dd4:	684b      	ldr	r3, [r1, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	dc02      	bgt.n	8003de0 <__sflush_r+0x1c>
 8003dda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	dd48      	ble.n	8003e72 <__sflush_r+0xae>
 8003de0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003de2:	2e00      	cmp	r6, #0
 8003de4:	d045      	beq.n	8003e72 <__sflush_r+0xae>
 8003de6:	2300      	movs	r3, #0
 8003de8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003dec:	682f      	ldr	r7, [r5, #0]
 8003dee:	6a21      	ldr	r1, [r4, #32]
 8003df0:	602b      	str	r3, [r5, #0]
 8003df2:	d030      	beq.n	8003e56 <__sflush_r+0x92>
 8003df4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003df6:	89a3      	ldrh	r3, [r4, #12]
 8003df8:	0759      	lsls	r1, r3, #29
 8003dfa:	d505      	bpl.n	8003e08 <__sflush_r+0x44>
 8003dfc:	6863      	ldr	r3, [r4, #4]
 8003dfe:	1ad2      	subs	r2, r2, r3
 8003e00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003e02:	b10b      	cbz	r3, 8003e08 <__sflush_r+0x44>
 8003e04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e06:	1ad2      	subs	r2, r2, r3
 8003e08:	2300      	movs	r3, #0
 8003e0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e0c:	6a21      	ldr	r1, [r4, #32]
 8003e0e:	4628      	mov	r0, r5
 8003e10:	47b0      	blx	r6
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	89a3      	ldrh	r3, [r4, #12]
 8003e16:	d106      	bne.n	8003e26 <__sflush_r+0x62>
 8003e18:	6829      	ldr	r1, [r5, #0]
 8003e1a:	291d      	cmp	r1, #29
 8003e1c:	d82b      	bhi.n	8003e76 <__sflush_r+0xb2>
 8003e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8003ec8 <__sflush_r+0x104>)
 8003e20:	40ca      	lsrs	r2, r1
 8003e22:	07d6      	lsls	r6, r2, #31
 8003e24:	d527      	bpl.n	8003e76 <__sflush_r+0xb2>
 8003e26:	2200      	movs	r2, #0
 8003e28:	6062      	str	r2, [r4, #4]
 8003e2a:	04d9      	lsls	r1, r3, #19
 8003e2c:	6922      	ldr	r2, [r4, #16]
 8003e2e:	6022      	str	r2, [r4, #0]
 8003e30:	d504      	bpl.n	8003e3c <__sflush_r+0x78>
 8003e32:	1c42      	adds	r2, r0, #1
 8003e34:	d101      	bne.n	8003e3a <__sflush_r+0x76>
 8003e36:	682b      	ldr	r3, [r5, #0]
 8003e38:	b903      	cbnz	r3, 8003e3c <__sflush_r+0x78>
 8003e3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e3e:	602f      	str	r7, [r5, #0]
 8003e40:	b1b9      	cbz	r1, 8003e72 <__sflush_r+0xae>
 8003e42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e46:	4299      	cmp	r1, r3
 8003e48:	d002      	beq.n	8003e50 <__sflush_r+0x8c>
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	f7ff fbf4 	bl	8003638 <_free_r>
 8003e50:	2300      	movs	r3, #0
 8003e52:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e54:	e00d      	b.n	8003e72 <__sflush_r+0xae>
 8003e56:	2301      	movs	r3, #1
 8003e58:	4628      	mov	r0, r5
 8003e5a:	47b0      	blx	r6
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	1c50      	adds	r0, r2, #1
 8003e60:	d1c9      	bne.n	8003df6 <__sflush_r+0x32>
 8003e62:	682b      	ldr	r3, [r5, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0c6      	beq.n	8003df6 <__sflush_r+0x32>
 8003e68:	2b1d      	cmp	r3, #29
 8003e6a:	d001      	beq.n	8003e70 <__sflush_r+0xac>
 8003e6c:	2b16      	cmp	r3, #22
 8003e6e:	d11e      	bne.n	8003eae <__sflush_r+0xea>
 8003e70:	602f      	str	r7, [r5, #0]
 8003e72:	2000      	movs	r0, #0
 8003e74:	e022      	b.n	8003ebc <__sflush_r+0xf8>
 8003e76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e7a:	b21b      	sxth	r3, r3
 8003e7c:	e01b      	b.n	8003eb6 <__sflush_r+0xf2>
 8003e7e:	690f      	ldr	r7, [r1, #16]
 8003e80:	2f00      	cmp	r7, #0
 8003e82:	d0f6      	beq.n	8003e72 <__sflush_r+0xae>
 8003e84:	0793      	lsls	r3, r2, #30
 8003e86:	680e      	ldr	r6, [r1, #0]
 8003e88:	bf08      	it	eq
 8003e8a:	694b      	ldreq	r3, [r1, #20]
 8003e8c:	600f      	str	r7, [r1, #0]
 8003e8e:	bf18      	it	ne
 8003e90:	2300      	movne	r3, #0
 8003e92:	eba6 0807 	sub.w	r8, r6, r7
 8003e96:	608b      	str	r3, [r1, #8]
 8003e98:	f1b8 0f00 	cmp.w	r8, #0
 8003e9c:	dde9      	ble.n	8003e72 <__sflush_r+0xae>
 8003e9e:	6a21      	ldr	r1, [r4, #32]
 8003ea0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003ea2:	4643      	mov	r3, r8
 8003ea4:	463a      	mov	r2, r7
 8003ea6:	4628      	mov	r0, r5
 8003ea8:	47b0      	blx	r6
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	dc08      	bgt.n	8003ec0 <__sflush_r+0xfc>
 8003eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eb6:	81a3      	strh	r3, [r4, #12]
 8003eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ec0:	4407      	add	r7, r0
 8003ec2:	eba8 0800 	sub.w	r8, r8, r0
 8003ec6:	e7e7      	b.n	8003e98 <__sflush_r+0xd4>
 8003ec8:	20400001 	.word	0x20400001

08003ecc <_fflush_r>:
 8003ecc:	b538      	push	{r3, r4, r5, lr}
 8003ece:	690b      	ldr	r3, [r1, #16]
 8003ed0:	4605      	mov	r5, r0
 8003ed2:	460c      	mov	r4, r1
 8003ed4:	b913      	cbnz	r3, 8003edc <_fflush_r+0x10>
 8003ed6:	2500      	movs	r5, #0
 8003ed8:	4628      	mov	r0, r5
 8003eda:	bd38      	pop	{r3, r4, r5, pc}
 8003edc:	b118      	cbz	r0, 8003ee6 <_fflush_r+0x1a>
 8003ede:	6a03      	ldr	r3, [r0, #32]
 8003ee0:	b90b      	cbnz	r3, 8003ee6 <_fflush_r+0x1a>
 8003ee2:	f7ff f9af 	bl	8003244 <__sinit>
 8003ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f3      	beq.n	8003ed6 <_fflush_r+0xa>
 8003eee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ef0:	07d0      	lsls	r0, r2, #31
 8003ef2:	d404      	bmi.n	8003efe <_fflush_r+0x32>
 8003ef4:	0599      	lsls	r1, r3, #22
 8003ef6:	d402      	bmi.n	8003efe <_fflush_r+0x32>
 8003ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003efa:	f7ff fb9a 	bl	8003632 <__retarget_lock_acquire_recursive>
 8003efe:	4628      	mov	r0, r5
 8003f00:	4621      	mov	r1, r4
 8003f02:	f7ff ff5f 	bl	8003dc4 <__sflush_r>
 8003f06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f08:	07da      	lsls	r2, r3, #31
 8003f0a:	4605      	mov	r5, r0
 8003f0c:	d4e4      	bmi.n	8003ed8 <_fflush_r+0xc>
 8003f0e:	89a3      	ldrh	r3, [r4, #12]
 8003f10:	059b      	lsls	r3, r3, #22
 8003f12:	d4e1      	bmi.n	8003ed8 <_fflush_r+0xc>
 8003f14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f16:	f7ff fb8d 	bl	8003634 <__retarget_lock_release_recursive>
 8003f1a:	e7dd      	b.n	8003ed8 <_fflush_r+0xc>

08003f1c <__swhatbuf_r>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	460c      	mov	r4, r1
 8003f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f24:	2900      	cmp	r1, #0
 8003f26:	b096      	sub	sp, #88	@ 0x58
 8003f28:	4615      	mov	r5, r2
 8003f2a:	461e      	mov	r6, r3
 8003f2c:	da0d      	bge.n	8003f4a <__swhatbuf_r+0x2e>
 8003f2e:	89a3      	ldrh	r3, [r4, #12]
 8003f30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f34:	f04f 0100 	mov.w	r1, #0
 8003f38:	bf14      	ite	ne
 8003f3a:	2340      	movne	r3, #64	@ 0x40
 8003f3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003f40:	2000      	movs	r0, #0
 8003f42:	6031      	str	r1, [r6, #0]
 8003f44:	602b      	str	r3, [r5, #0]
 8003f46:	b016      	add	sp, #88	@ 0x58
 8003f48:	bd70      	pop	{r4, r5, r6, pc}
 8003f4a:	466a      	mov	r2, sp
 8003f4c:	f000 f848 	bl	8003fe0 <_fstat_r>
 8003f50:	2800      	cmp	r0, #0
 8003f52:	dbec      	blt.n	8003f2e <__swhatbuf_r+0x12>
 8003f54:	9901      	ldr	r1, [sp, #4]
 8003f56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003f5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003f5e:	4259      	negs	r1, r3
 8003f60:	4159      	adcs	r1, r3
 8003f62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f66:	e7eb      	b.n	8003f40 <__swhatbuf_r+0x24>

08003f68 <__smakebuf_r>:
 8003f68:	898b      	ldrh	r3, [r1, #12]
 8003f6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f6c:	079d      	lsls	r5, r3, #30
 8003f6e:	4606      	mov	r6, r0
 8003f70:	460c      	mov	r4, r1
 8003f72:	d507      	bpl.n	8003f84 <__smakebuf_r+0x1c>
 8003f74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003f78:	6023      	str	r3, [r4, #0]
 8003f7a:	6123      	str	r3, [r4, #16]
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	6163      	str	r3, [r4, #20]
 8003f80:	b003      	add	sp, #12
 8003f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f84:	ab01      	add	r3, sp, #4
 8003f86:	466a      	mov	r2, sp
 8003f88:	f7ff ffc8 	bl	8003f1c <__swhatbuf_r>
 8003f8c:	9f00      	ldr	r7, [sp, #0]
 8003f8e:	4605      	mov	r5, r0
 8003f90:	4639      	mov	r1, r7
 8003f92:	4630      	mov	r0, r6
 8003f94:	f7ff fbbc 	bl	8003710 <_malloc_r>
 8003f98:	b948      	cbnz	r0, 8003fae <__smakebuf_r+0x46>
 8003f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f9e:	059a      	lsls	r2, r3, #22
 8003fa0:	d4ee      	bmi.n	8003f80 <__smakebuf_r+0x18>
 8003fa2:	f023 0303 	bic.w	r3, r3, #3
 8003fa6:	f043 0302 	orr.w	r3, r3, #2
 8003faa:	81a3      	strh	r3, [r4, #12]
 8003fac:	e7e2      	b.n	8003f74 <__smakebuf_r+0xc>
 8003fae:	89a3      	ldrh	r3, [r4, #12]
 8003fb0:	6020      	str	r0, [r4, #0]
 8003fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fb6:	81a3      	strh	r3, [r4, #12]
 8003fb8:	9b01      	ldr	r3, [sp, #4]
 8003fba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003fbe:	b15b      	cbz	r3, 8003fd8 <__smakebuf_r+0x70>
 8003fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fc4:	4630      	mov	r0, r6
 8003fc6:	f000 f81d 	bl	8004004 <_isatty_r>
 8003fca:	b128      	cbz	r0, 8003fd8 <__smakebuf_r+0x70>
 8003fcc:	89a3      	ldrh	r3, [r4, #12]
 8003fce:	f023 0303 	bic.w	r3, r3, #3
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	81a3      	strh	r3, [r4, #12]
 8003fd8:	89a3      	ldrh	r3, [r4, #12]
 8003fda:	431d      	orrs	r5, r3
 8003fdc:	81a5      	strh	r5, [r4, #12]
 8003fde:	e7cf      	b.n	8003f80 <__smakebuf_r+0x18>

08003fe0 <_fstat_r>:
 8003fe0:	b538      	push	{r3, r4, r5, lr}
 8003fe2:	4d07      	ldr	r5, [pc, #28]	@ (8004000 <_fstat_r+0x20>)
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	4604      	mov	r4, r0
 8003fe8:	4608      	mov	r0, r1
 8003fea:	4611      	mov	r1, r2
 8003fec:	602b      	str	r3, [r5, #0]
 8003fee:	f7fd fba5 	bl	800173c <_fstat>
 8003ff2:	1c43      	adds	r3, r0, #1
 8003ff4:	d102      	bne.n	8003ffc <_fstat_r+0x1c>
 8003ff6:	682b      	ldr	r3, [r5, #0]
 8003ff8:	b103      	cbz	r3, 8003ffc <_fstat_r+0x1c>
 8003ffa:	6023      	str	r3, [r4, #0]
 8003ffc:	bd38      	pop	{r3, r4, r5, pc}
 8003ffe:	bf00      	nop
 8004000:	200004b0 	.word	0x200004b0

08004004 <_isatty_r>:
 8004004:	b538      	push	{r3, r4, r5, lr}
 8004006:	4d06      	ldr	r5, [pc, #24]	@ (8004020 <_isatty_r+0x1c>)
 8004008:	2300      	movs	r3, #0
 800400a:	4604      	mov	r4, r0
 800400c:	4608      	mov	r0, r1
 800400e:	602b      	str	r3, [r5, #0]
 8004010:	f7fd fba4 	bl	800175c <_isatty>
 8004014:	1c43      	adds	r3, r0, #1
 8004016:	d102      	bne.n	800401e <_isatty_r+0x1a>
 8004018:	682b      	ldr	r3, [r5, #0]
 800401a:	b103      	cbz	r3, 800401e <_isatty_r+0x1a>
 800401c:	6023      	str	r3, [r4, #0]
 800401e:	bd38      	pop	{r3, r4, r5, pc}
 8004020:	200004b0 	.word	0x200004b0

08004024 <_sbrk_r>:
 8004024:	b538      	push	{r3, r4, r5, lr}
 8004026:	4d06      	ldr	r5, [pc, #24]	@ (8004040 <_sbrk_r+0x1c>)
 8004028:	2300      	movs	r3, #0
 800402a:	4604      	mov	r4, r0
 800402c:	4608      	mov	r0, r1
 800402e:	602b      	str	r3, [r5, #0]
 8004030:	f7fd fbac 	bl	800178c <_sbrk>
 8004034:	1c43      	adds	r3, r0, #1
 8004036:	d102      	bne.n	800403e <_sbrk_r+0x1a>
 8004038:	682b      	ldr	r3, [r5, #0]
 800403a:	b103      	cbz	r3, 800403e <_sbrk_r+0x1a>
 800403c:	6023      	str	r3, [r4, #0]
 800403e:	bd38      	pop	{r3, r4, r5, pc}
 8004040:	200004b0 	.word	0x200004b0

08004044 <_init>:
 8004044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004046:	bf00      	nop
 8004048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404a:	bc08      	pop	{r3}
 800404c:	469e      	mov	lr, r3
 800404e:	4770      	bx	lr

08004050 <_fini>:
 8004050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004052:	bf00      	nop
 8004054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004056:	bc08      	pop	{r3}
 8004058:	469e      	mov	lr, r3
 800405a:	4770      	bx	lr
