<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RegisterInfo.h source code [llvm/llvm/lib/Target/X86/X86RegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86RegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86RegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86RegisterInfo.h.html'>X86RegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86RegisterInfo.h - X86 Register Information Impl -------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the X86 implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86REGISTERINFO_H">LLVM_LIB_TARGET_X86_X86REGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86REGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86REGISTERINFO_H">LLVM_LIB_TARGET_X86_X86REGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="19">19</th><td><u>#include <span class='error' title="&apos;X86GenRegisterInfo.inc&apos; file not found">"X86GenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td>  <b>class</b> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <dfn class="type def" id="llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</dfn> final : <b>public</b> X86GenRegisterInfo {</td></tr>
<tr><th id="25">25</th><td><b>private</b>:</td></tr>
<tr><th id="26">26</th><td>  <i class="doc">/// Is64Bit - Is the target 64-bits.</i></td></tr>
<tr><th id="27">27</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="28">28</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86RegisterInfo::Is64Bit" title='llvm::X86RegisterInfo::Is64Bit' data-ref="llvm::X86RegisterInfo::Is64Bit">Is64Bit</dfn>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <i class="doc">/// IsWin64 - Is the target on of win64 flavours</i></td></tr>
<tr><th id="31">31</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="32">32</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86RegisterInfo::IsWin64" title='llvm::X86RegisterInfo::IsWin64' data-ref="llvm::X86RegisterInfo::IsWin64">IsWin64</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <i class="doc">/// SlotSize - Stack slot size in bytes.</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="36">36</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86RegisterInfo::SlotSize" title='llvm::X86RegisterInfo::SlotSize' data-ref="llvm::X86RegisterInfo::SlotSize">SlotSize</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <i class="doc">/// StackPtr - X86 physical register used as stack ptr.</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="40">40</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr">StackPtr</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <i class="doc">/// FramePtr - X86 physical register used as frame ptr.</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="44">44</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr">FramePtr</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i class="doc">/// BasePtr - X86 physical register used as a base ptr in complex stack</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  /// frames. I.e., when we need a 3rd base, not just SP and FP, due to</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// variable size stack objects.</i></td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr">BasePtr</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>public</b>:</td></tr>
<tr><th id="52">52</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE" title='llvm::X86RegisterInfo::X86RegisterInfo' data-ref="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE">X86RegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col4 decl" id="664TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="664TT">TT</dfn>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// FIXME: This should be tablegen'd like getDwarfRegNum is</i></td></tr>
<tr><th id="55">55</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj" title='llvm::X86RegisterInfo::getSEHRegNum' data-ref="_ZNK4llvm15X86RegisterInfo12getSEHRegNumEj">getSEHRegNum</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="665i" title='i' data-type='unsigned int' data-ref="665i">i</dfn>) <em>const</em>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm15X86RegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="666MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="666MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i class="doc">/// getMatchingSuperRegClass - Return a subclass of the specified register</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  /// class A so that each register in it has a sub-register of the</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  /// specified sub-register index which is in the specified register class B.</i></td></tr>
<tr><th id="64">64</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="65">65</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::X86RegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm15X86RegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="667A" title='A' data-type='const llvm::TargetRegisterClass *' data-ref="667A">A</dfn>,</td></tr>
<tr><th id="66">66</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="668B" title='B' data-type='const llvm::TargetRegisterClass *' data-ref="668B">B</dfn>,</td></tr>
<tr><th id="67">67</th><td>                           <em>unsigned</em> <dfn class="local col9 decl" id="669Idx" title='Idx' data-type='unsigned int' data-ref="669Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="70">70</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::X86RegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm15X86RegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="670RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="670RC">RC</dfn>,</td></tr>
<tr><th id="71">71</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="671Idx" title='Idx' data-type='unsigned int' data-ref="671Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="74">74</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="672RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="672RC">RC</dfn>,</td></tr>
<tr><th id="75">75</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="673MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="673MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::X86RegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="674DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="674DefRC">DefRC</dfn>,</td></tr>
<tr><th id="78">78</th><td>                            <em>unsigned</em> <dfn class="local col5 decl" id="675DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="675DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="79">79</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="676SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="676SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="80">80</th><td>                            <em>unsigned</em> <dfn class="local col7 decl" id="677SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="677SrcSubReg">SrcSubReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// getPointerRegClass - Returns a TargetRegisterClass used for pointer</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// values.</i></td></tr>
<tr><th id="84">84</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="85">85</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm15X86RegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="678MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="678MF">MF</dfn>,</td></tr>
<tr><th id="86">86</th><td>                     <em>unsigned</em> <dfn class="local col9 decl" id="679Kind" title='Kind' data-type='unsigned int' data-ref="679Kind">Kind</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// getCrossCopyRegClass - Returns a legal register class to copy a register</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// in the specified class to or from. Returns NULL if it is possible to copy</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// between a two registers of the specified class.</i></td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="92">92</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::X86RegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm15X86RegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="680RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="680RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// getGPRsForTailCall - Returns a register class with registers that can be</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// used in forming tail calls.</i></td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="97">97</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getGPRsForTailCall' data-ref="_ZNK4llvm15X86RegisterInfo18getGPRsForTailCallERKNS_15MachineFunctionE">getGPRsForTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="681MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="681MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm15X86RegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="682RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="682RC">RC</dfn>,</td></tr>
<tr><th id="100">100</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="683MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="683MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// getCalleeSavedRegs - Return a null-terminated list of all of the</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// callee-save registers on this target.</i></td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="105">105</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>* <dfn class="local col4 decl" id="684MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="684MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="106">106</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="107">107</th><td>  <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm15X86RegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="685MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="685MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::X86RegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="686MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="686MF">MF</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> override;</td></tr>
<tr><th id="110">110</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv" title='llvm::X86RegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> override;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// Calls involved in thread-local variable lookup save more registers than</i></td></tr>
<tr><th id="113">113</th><td><i>  // normal calls, so they need a different mask to represent this.</i></td></tr>
<tr><th id="114">114</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv" title='llvm::X86RegisterInfo::getDarwinTLSCallPreservedMask' data-ref="_ZNK4llvm15X86RegisterInfo29getDarwinTLSCallPreservedMaskEv">getDarwinTLSCallPreservedMask</dfn>() <em>const</em>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// getReservedRegs - Returns a bitset indexed by physical register number</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// indicating if a register is a special register that has particular uses and</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// should be considered unavailable at all times, e.g. SP, RA. This is used by</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// register scavenger to determine what registers are free.</i></td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="687MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="687MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj" title='llvm::X86RegisterInfo::adjustStackMapLiveOutMask' data-ref="_ZNK4llvm15X86RegisterInfo25adjustStackMapLiveOutMaskEPj">adjustStackMapLiveOutMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col8 decl" id="688Mask" title='Mask' data-type='uint32_t *' data-ref="688Mask">Mask</dfn>) <em>const</em> override;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::hasBasePointer' data-ref="_ZNK4llvm15X86RegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="689MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="689MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::canRealignStack' data-ref="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="690MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="690MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi" title='llvm::X86RegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm15X86RegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionEjRi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="691MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="691MF">MF</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="692Reg" title='Reg' data-type='unsigned int' data-ref="692Reg">Reg</dfn>,</td></tr>
<tr><th id="129">129</th><td>                            <em>int</em> &amp;<dfn class="local col3 decl" id="693FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="693FrameIdx">FrameIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::X86RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm15X86RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="694MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="694MI">MI</dfn>,</td></tr>
<tr><th id="132">132</th><td>                           <em>int</em> <dfn class="local col5 decl" id="695SPAdj" title='SPAdj' data-type='int' data-ref="695SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="696FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="696FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="133">133</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="697RS" title='RS' data-type='llvm::RegScavenger *' data-ref="697RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// Debug information queries.</i></td></tr>
<tr><th id="136">136</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="698MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="698MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="137">137</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getPtrSizedFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo24getPtrSizedFrameRegisterERKNS_15MachineFunctionE">getPtrSizedFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="699MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="699MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="138">138</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getPtrSizedStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo24getPtrSizedStackRegisterERKNS_15MachineFunctionE">getPtrSizedStackRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="700MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="700MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv" title='llvm::X86RegisterInfo::getStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv">getStackRegister</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86RegisterInfo::StackPtr" title='llvm::X86RegisterInfo::StackPtr' data-ref="llvm::X86RegisterInfo::StackPtr">StackPtr</a>; }</td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv" title='llvm::X86RegisterInfo::getBaseRegister' data-ref="_ZNK4llvm15X86RegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86RegisterInfo::BasePtr" title='llvm::X86RegisterInfo::BasePtr' data-ref="llvm::X86RegisterInfo::BasePtr">BasePtr</a>; }</td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// Returns physical register used as frame pointer.</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// This will always returns the frame pointer register, contrary to</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// getFrameRegister() which returns the "base pointer" in situations</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// involving a stack, frame and base pointer.</i></td></tr>
<tr><th id="145">145</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo11getFramePtrEv" title='llvm::X86RegisterInfo::getFramePtr' data-ref="_ZNK4llvm15X86RegisterInfo11getFramePtrEv">getFramePtr</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86RegisterInfo::FramePtr" title='llvm::X86RegisterInfo::FramePtr' data-ref="llvm::X86RegisterInfo::FramePtr">FramePtr</a>; }</td></tr>
<tr><th id="146">146</th><td>  <i>// FIXME: Move to FrameInfok</i></td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15X86RegisterInfo11getSlotSizeEv" title='llvm::X86RegisterInfo::getSlotSize' data-ref="_ZNK4llvm15X86RegisterInfo11getSlotSizeEv">getSlotSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86RegisterInfo::SlotSize" title='llvm::X86RegisterInfo::SlotSize' data-ref="llvm::X86RegisterInfo::SlotSize">SlotSize</a>; }</td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="153">153</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AsmPrinter.cpp.html'>llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
