[submodule "AXIMEM"]
	path = submodules/AXIMEM
	url = git@github.com:IObundle/verilog-axi.git
