verilog xil_defaultlib --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/9626/hdl/PulseCounter_v2_0_S_AXI.v" \
"../../../bd/design_1/ipshared/9626/src/Counter.v" \
"../../../bd/design_1/ipshared/9626/src/Filter.v" \
"../../../bd/design_1/ipshared/9626/src/PulseCounter.v" \
"../../../bd/design_1/ipshared/9626/hdl/PulseCounter_v2_0.v" \
"../../../bd/design_1/ipshared/9626/src/io_switch.v" \
"../../../bd/design_1/ip/design_1_PulseCounter_0_1/sim/design_1_PulseCounter_0_1.v" \

verilog xlconcat_v2_1_1 --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pulseCounter.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
