

<!DOCTYPE html>


<html lang="zh-CN" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>PL读写PS端DDR数据 &#8212; ZYNQ 7000开发平台FPGA教程 1.0 文档</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/translations.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = '7015B_S2_RSTdocument_CN/05_PL读写PS端DDR数据_CN';</script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="通过BRAM实现PS与PL数据交互" href="06_%E9%80%9A%E8%BF%87BRAM%E5%AE%9E%E7%8E%B0PS%E4%B8%8EPL%E6%95%B0%E6%8D%AE%E4%BA%A4%E4%BA%92_CN.html" />
    <link rel="prev" title="XADC的使用" href="04_XADC%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="zh-CN"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
    
    
      
    
    
    <img src="../_static/8.png" class="logo__image only-light" alt="Logo image"/>
    <script>document.write(`<img src="../_static/8.png" class="logo__image only-dark" alt="Logo image"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../index.html">
                    ZYNQ 7000 开发平台
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">关于ALINX</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/00_%E5%BA%8F_CN.html">序</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/00_%E6%96%87%E6%A1%A3%E7%89%88%E6%9C%AC%E5%B1%A5%E5%8E%86_CN.html">文档版本履历</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">用户手册</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../AX7015B_UserManual_CN/AX7015B_UserManual.html">开发板简介</a></li>


</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7015B型号板卡S1_FPGA教程</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/01_%E8%BD%AF%E4%BB%B6%E5%8C%85%E8%AF%B4%E6%98%8E%E5%92%8C%E5%BC%80%E5%8F%91%E6%9D%BF%E6%A3%80%E6%B5%8B_CN.html">软件包说明和开发板检测</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/02_ZYNQ%E7%AE%80%E4%BB%8B_CN.html">ZYNQ简介</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/03_Vivado%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83_CN.html">Vivado开发环境</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/04_PL%E7%9A%84_CN.html">PL的“Hello World”LED实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/05_HDMI%E8%BE%93%E5%87%BA%E5%AE%9E%E9%AA%8C_CN.html">HDMI输出实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/06_HDMI%20%E7%9B%B4%E9%80%9AILA%E8%B0%83%E8%AF%95%E5%AE%9E%E9%AA%8C_CN.html">HDMI 直通ILA调试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/07_GTX%E6%94%B6%E5%8F%91%E5%99%A8%E8%AF%AF%E7%A0%81%E7%8E%87%E6%B5%8B%E8%AF%95IBERT%E5%AE%9E%E9%AA%8C_CN.html">GTX收发器误码率测试IBERT实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/08_%E4%BD%93%E9%AA%8CARM_CN.html">体验ARM，裸机输出“Hello World”</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/09_PS%E7%82%B9%E4%BA%AEPL%E7%9A%84LED%E7%81%AF_CN.html">PS点亮PL的LED灯</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/10_PS%E5%AE%9A%E6%97%B6%E5%99%A8%E4%B8%AD%E6%96%AD%E5%AE%9E%E9%AA%8C_CN.html">PS定时器中断实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/11_PL%E6%8C%89%E9%94%AE%E4%B8%AD%E6%96%AD%E5%AE%9E%E9%AA%8C_CN.html">PL按键中断实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/12_%E4%BB%A5%E5%A4%AA%E7%BD%91%E5%AE%9E%E9%AA%8C_CN.html">以太网实验（LWIP）</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/13_%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%AE%9E%E9%AA%8C_CN.html">自定义IP实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/14_%E4%BD%BF%E7%94%A8VDMA%E9%A9%B1%E5%8A%A8HDMI%E6%98%BE%E7%A4%BA_CN.html">使用VDMA驱动HDMI显示</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/15_%E5%9B%BA%E5%8C%96%E7%A8%8B%E5%BA%8F_CN.html">固化程序</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/16_PCIe%E6%B5%8B%E8%AF%95_CN.html">PCIe测试</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/17_PCIe%E4%BC%A0%E8%BE%93%E8%A7%86%E9%A2%91%E5%88%B0HDMI%E6%98%BE%E7%A4%BA_CN.html">PCIe传输视频到HDMI显示</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/18_HDMI%E8%A7%86%E9%A2%91%E8%BE%93%E5%85%A5%E5%88%B0PCIe%E6%8D%95%E6%8D%89%E6%98%BE%E7%A4%BA_CN.html">HDMI视频输入到PCIe捕捉显示</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7015B型号板卡S2_Vitis教程</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E5%89%8D%E8%A8%80_CN.html">前言</a></li>
<li class="toctree-l1"><a class="reference internal" href="00_%E5%87%86%E5%A4%87%E5%B7%A5%E7%A8%8B%E5%8F%8A%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9_CN.html">准备工程及注意事项</a></li>
<li class="toctree-l1"><a class="reference internal" href="01_PS%E7%AB%AFMIO%E6%93%8D%E4%BD%9C%E4%B9%8B%E7%82%B9%E4%BA%AELED%E7%81%AF_CN.html">PS端MIO操作之点亮LED灯</a></li>
<li class="toctree-l1"><a class="reference internal" href="02_PS%E7%AB%AFMIO%E6%93%8D%E4%BD%9C%E4%B9%8B%E6%8C%89%E9%94%AE%E4%B8%AD%E6%96%AD_CN.html">PS端MIO操作之按键中断</a></li>
<li class="toctree-l1"><a class="reference internal" href="03_PS%E7%AB%AFUART%E8%AF%BB%E5%86%99%E6%8E%A7%E5%88%B6_CN.html">PS端UART读写控制</a></li>
<li class="toctree-l1"><a class="reference internal" href="04_XADC%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">XADC的使用</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">PL读写PS端DDR数据</a></li>
<li class="toctree-l1"><a class="reference internal" href="06_%E9%80%9A%E8%BF%87BRAM%E5%AE%9E%E7%8E%B0PS%E4%B8%8EPL%E6%95%B0%E6%8D%AE%E4%BA%A4%E4%BA%92_CN.html">通过BRAM实现PS与PL数据交互</a></li>
<li class="toctree-l1"><a class="reference internal" href="07_%E5%8F%8C%E6%A0%B8AMP%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">双核AMP的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="08_ZYNQ%E4%B8%8B%E4%BD%BF%E7%94%A8Free%20RTOS_CN.html">ZYNQ下使用Free RTOS</a></li>
<li class="toctree-l1"><a class="reference internal" href="09_DMA%E7%8E%AF%E9%80%9A%E6%B5%8B%E8%AF%95_CN.html">DMA环通测试</a></li>
<li class="toctree-l1"><a class="reference internal" href="10_DMA%E4%BD%BF%E7%94%A8%E4%B9%8BDAC%E6%B3%A2%E5%BD%A2%E5%8F%91%E7%94%9F%E5%99%A8_CN.html">DMA使用之DAC波形发生器(AN108)</a></li>
<li class="toctree-l1"><a class="reference internal" href="11_DMA%E4%BD%BF%E7%94%A8%E4%B9%8BADC%E7%A4%BA%E6%B3%A2%E5%99%A8_CN.html">DMA使用之ADC示波器(AN108)</a></li>
<li class="toctree-l1"><a class="reference internal" href="12_DMA%E4%BD%BF%E7%94%A8%E4%B9%8BADC%E7%A4%BA%E6%B3%A2%E5%99%A8_CN.html">DMA使用之ADC示波器(AN9238)</a></li>
<li class="toctree-l1"><a class="reference internal" href="13_DMA%E4%BD%BF%E7%94%A8%E4%B9%8BADC%E7%A4%BA%E6%B3%A2%E5%99%A8_CN.html">DMA使用之ADC示波器（AN706）</a></li>
<li class="toctree-l1"><a class="reference internal" href="14_%E5%9F%BA%E4%BA%8EADC%E6%A8%A1%E5%9D%97%E7%9A%84Scatter_CN.html">基于ADC模块的Scatter/Gather DMA使用(AN108)</a></li>
<li class="toctree-l1"><a class="reference internal" href="15_%E5%9F%BA%E4%BA%8EDAC%E6%A8%A1%E5%9D%97%E7%9A%84Scatter_CN.html">基于DAC模块的Scatter/Gather DMA使用（AN9767）</a></li>
<li class="toctree-l1"><a class="reference internal" href="16_OV5640%E6%91%84%E5%83%8F%E5%A4%B4%E7%9A%84%E9%87%87%E9%9B%86%E6%98%BE%E7%A4%BA%E4%B8%80_CN.html">OV5640摄像头的采集显示一</a></li>
<li class="toctree-l1"><a class="reference internal" href="17_OV5640%E6%91%84%E5%83%8F%E5%A4%B4%E7%9A%84%E9%87%87%E9%9B%86%E6%98%BE%E7%A4%BA%E4%BA%8C_CN.html">OV5640摄像头的采集显示二</a></li>
<li class="toctree-l1"><a class="reference internal" href="18_%E5%8F%8C%E7%9B%AE%E6%91%84%E5%83%8F%E5%A4%B4%E4%BB%A5%E5%A4%AA%E7%BD%91%E4%BC%A0%E8%BE%93_CN.html">双目摄像头以太网传输</a></li>
<li class="toctree-l1"><a class="reference internal" href="19_7%E5%AF%B8%E6%B6%B2%E6%99%B6%E5%B1%8F%E6%A8%A1%E5%9D%97%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">7寸液晶屏模块的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="20_7%E5%AF%B8%E8%A7%A6%E6%91%B8%E5%B1%8F%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html">7寸触摸屏的使用</a></li>
<li class="toctree-l1"><a class="reference internal" href="21_SD%E5%8D%A1%E8%AF%BB%E5%86%99%E6%93%8D%E4%BD%9C%E4%B9%8BBMP%E5%9B%BE%E7%89%87%E6%98%BE%E7%A4%BA_CN.html">SD卡读写操作之BMP图片显示</a></li>
<li class="toctree-l1"><a class="reference internal" href="22_SD%E5%8D%A1%E8%AF%BB%E5%86%99%E6%93%8D%E4%BD%9C%E4%B9%8B%E6%91%84%E5%83%8F%E5%A4%B4%E6%8A%93%E6%8B%8D_CN.html">SD卡读写操作之摄像头抓拍</a></li>
<li class="toctree-l1"><a class="reference internal" href="23_%E5%9F%BA%E4%BA%8EAN108%E6%A8%A1%E5%9D%97%E7%9A%84ADC%E9%87%87%E9%9B%86%E4%BB%A5%E5%A4%AA%E7%BD%91%E4%BC%A0%E8%BE%93_CN.html">基于AN108模块的ADC采集以太网传输</a></li>
<li class="toctree-l1"><a class="reference internal" href="24_%E5%9F%BA%E4%BA%8EAN9238%E6%A8%A1%E5%9D%97%E7%9A%84ADC%E9%87%87%E9%9B%86%E4%B9%8B%E4%BB%A5%E5%A4%AA%E7%BD%91%E4%BC%A0%E8%BE%93_CN.html">基于AN9238模块的ADC采集之以太网传输</a></li>
<li class="toctree-l1"><a class="reference internal" href="25_%E5%9F%BA%E4%BA%8EAN706%E6%A8%A1%E5%9D%97%E7%9A%84ADC%E9%87%87%E9%9B%86%E4%B9%8B%E4%BB%A5%E5%A4%AA%E7%BD%91%E4%BC%A0%E8%BE%93_CN.html">基于AN706模块的ADC采集之以太网传输</a></li>
<li class="toctree-l1"><a class="reference internal" href="26_%E5%9F%BA%E4%BA%8EUDP%20TCP%E7%9A%84%E8%BF%9C%E7%A8%8B%E6%9B%B4%E6%96%B0_CN.html">基于UDP/TCP的远程更新QSPI Flash</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7015B型号板卡S3_HLS教程</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/01_led_control_CN.html">初识HLS</a></li>



<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/02_led_register_CN.html">状态指示led</a></li>




<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/03_average_float_CN.html">浮点协处理</a></li>




<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/04_colorbar_CN.html">视频彩条</a></li>





<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/05_video_show_CN.html">视频帧缓存读写管理</a></li>




<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/06_contrast_adj_CN.html">图像对比度调整</a></li>




<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/07_auto_focus_CN.html">自动聚焦</a></li>




<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/08_edge_detector_CN.html">边缘检测</a></li>



<li class="toctree-l1"><a class="reference internal" href="../7015B_S3_RSTdocument_CN/09_dual_corner_CN.html">角点检测</a></li>



</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">AX7015B型号板卡S4_LINUX教程</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/01_%E5%AE%89%E8%A3%85%E8%99%9A%E6%8B%9F%E6%9C%BA%E5%92%8CUbuntu%E7%B3%BB%E7%BB%9F_CN.html">安装虚拟机和Ubuntu系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/02_Ubuntu%E5%AE%89%E8%A3%85Linux%E7%89%88Vitis%E8%BD%AF%E4%BB%B6_CN.html">Ubuntu安装Linux版Vitis软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/03_Petalinux%E5%B7%A5%E5%85%B7%E5%AE%89%E8%A3%85_CN.html">Petalinux工具安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/04_NFS%E6%9C%8D%E5%8A%A1%E8%BD%AF%E4%BB%B6%E5%AE%89%E8%A3%85_CN.html">NFS服务软件安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/05_%E4%BD%BF%E7%94%A8Petalinux%E5%AE%9A%E5%88%B6Linux%E7%B3%BB%E7%BB%9F_CN.html">使用Petalinux定制Linux系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/06_%E4%BD%BF%E7%94%A8Vitis%E5%BC%80%E5%8F%91Linux%E7%A8%8B%E5%BA%8F_CN.html">使用Vitis开发Linux程序</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/07_Linux%E4%B8%8BGPIO%E5%AE%9E%E9%AA%8C_CN.html">Linux下GPIO实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/08_Petalinux%E4%B8%8B%E7%9A%84HDMI%E6%98%BE%E7%A4%BA_CN.html">Petalinux下的HDMI显示</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/09_%E4%BD%BF%E7%94%A8Debian%E6%A1%8C%E9%9D%A2%E7%B3%BB%E7%BB%9F_CN.html">使用Debian桌面系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/10_%E5%88%B6%E4%BD%9CQSPI%20Flash%E5%90%AF%E5%8A%A8%E7%9A%84Linux_CN.html">制作QSPI Flash启动的Linux</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/11_QT%E5%9C%A8ZYNQ%E4%B8%8A%E7%9A%84%E5%BA%94%E7%94%A8_CN.html">QT在ZYNQ上的应用</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/12_OpenCV%E5%BA%94%E7%94%A8_CN.html">OpenCV应用（USB摄像头显示）</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/13_%E5%8F%8C%E7%9B%AE%E6%91%84%E5%83%8F%E5%A4%B4%E6%A8%A1%E5%9D%97OpenCV%E6%98%BE%E7%A4%BA_CN.html">双目摄像头模块OpenCV显示</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/14_%E8%A7%A6%E6%91%B8%E5%B1%8F%E6%A8%A1%E5%9D%97%E5%BA%94%E7%94%A8_CN.html">触摸屏模块应用</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/15_AXI%20DMA%E8%AF%BB%E5%86%99%E6%B5%8B%E8%AF%95_CN.html">AXI DMA读写测试</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/16_%E5%9F%BA%E4%BA%8EDMA%E7%9A%84ADC%E6%B3%A2%E5%BD%A2%E6%98%BE%E7%A4%BAAN9238_CN.html">基于DMA的ADC波形显示（AN9238）</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/17_%E5%9F%BA%E4%BA%8EDMA%E7%9A%84ADC%E6%B3%A2%E5%BD%A2%E6%98%BE%E7%A4%BAAN706_CN.html">基于DMA的ADC波形显示（AN706）</a></li>
<li class="toctree-l1"><a class="reference internal" href="../7015B_S4_RSTdocument_CN/18_%E8%87%AA%E5%8A%A8%E8%BF%90%E8%A1%8C%E7%9A%84petalinux%E5%BA%94%E7%94%A8%E7%A8%8B%E5%BA%8F_CN.html">自动运行的petalinux应用程序</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../7015B_S1_RSTdocument_CN/00_%E8%B4%A3%E4%BB%BB%E5%A3%B0%E6%98%8E_CN.html">版权说明</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">


<a href="https://github.com/alinxalinx/AX7015B_2023.1" target="_blank"
   class="btn btn-sm btn-source-repository-button"
   title="源码库"
   data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>

</a>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="下载此页面">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/7015B_S2_RSTdocument_CN/05_PL读写PS端DDR数据_CN.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="下载源文件"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="列印成 PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="全屏模式"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="搜索" aria-label="搜索" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>PL读写PS端DDR数据</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> 目录 </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#zynqhp">ZYNQ的HP端口使用</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#plaxi-master">PL端AXI Master</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#ddr">ddr读写数据的检验</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">Vivado软件的调试技巧</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">上电验证</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">本章小结</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="plpsddr">
<h1>PL读写PS端DDR数据<a class="headerlink" href="#plpsddr" title="此标题的永久链接">#</a></h1>
<p>PL和PS的高效交互是zynq 7000 soc开发的重中之重，我们常常需要将PL端的大量数据实时送到PS端处理，或者将PS端处理结果实时送到PL端处理，常规我们会想到使用DMA的方式来进行，但是各种协议非常麻烦，灵活性也比较差，本节课程讲解如何直接通过AXI总线来读写PS端ddr的数据，这里面涉及到AXI4协议，vivado的FPGA调试等。</p>
<section id="zynqhp">
<h2>ZYNQ的HP端口使用<a class="headerlink" href="#zynqhp" title="此标题的永久链接">#</a></h2>
<p>zynq 7000 SOC的HP口是 High-Performance Ports的缩写，如下图所示，一共有4个HP口，HP口是AXI Slave设备，我们可以通过这4个HP接口实现高带宽的数据交互。</p>
<img alt="../_images/image1106.png" src="../_images/image1106.png" />
<p>在vivado的界面中HP的配置如下图(HP0~HP3)，这里面有使能控制，数据位宽选择，可选择32或64bit的位宽。</p>
<img alt="../_images/image290.png" src="../_images/image290.png" />
<p>我们的实验启用HP0配置为64bit位宽，使用的时钟是150Mhz，HP的带宽是150Mhz * 64bit，对于视频处理，ADC数据采集等应用都有足够的带宽。如下图所示，配置完HP端口以后，zynq会多出一个AXI Slave端口，名称为S_AXI_HP0，不过这些端口都是AXI3标准的，我们常用的是AXI4协议，这里添加1个AXI Interconnect IP，用于协议转换（AXI3&lt;-&gt;AXI4）。</p>
<img alt="../_images/image359.png" src="../_images/image359.png" />
</section>
<section id="plaxi-master">
<h2>PL端AXI Master<a class="headerlink" href="#plaxi-master" title="此标题的永久链接">#</a></h2>
<p>AXI4相对复杂，但SOC开发者必须掌握，对于zynq的开发者，笔者建议能够在一些已有的模板代码基础上修改。AXI协议的具体内容可参考Xilinx UG761 AXI Reference Guide。在这里我们简单了解一下。</p>
<p>AXI4所采用的是一种READY，VALID握手通信机制，即主从模块进行数据通信前，先根据操作对各所用到的数据、地址通道进行握手。主要操作包括传输发送者A等到传输接受者B的READY信号后，A将数据与VALID信号同时发送给B，这是一种典型的握手机制。</p>
<img alt="../_images/image4.jpeg" src="../_images/image4.jpeg" />
<p>AXI总线分为五个通道：</p>
<ul class="simple">
<li><p>读地址通道，包含ARVALID, ARADDR, ARREADY信号；</p></li>
<li><p>写地址通道，包含AWVALID，AWADDR, AWREADY信号；</p></li>
<li><p>读数据通道，包含RVALID, RDATA, RREADY, RRESP信号；</p></li>
<li><p>写数据通道，包含WVALID, WDATA，WSTRB, WREADY信号；</p></li>
<li><p>写应答通道，包含BVALID, BRESP, BREADY信号；</p></li>
<li><p>系统通道，包含：ACLK，ARESETN信号；</p></li>
</ul>
<p>其中ACLK为axi总线时钟，ARESETN是axi总线复位信号，低电平有效；读写数据与读写地址类信号宽度都为32bit；READY与VALID是对应的通道握手信号；WSTRB信号为1的bit对应WDATA有效数据字节，WSTRB宽度是32bit/8=4bit；BRESP与RRESP分别为写回应信号，读回应信号，宽度都为2bit，‘h0代表成功，其他为错误。</p>
<p>读操作顺序为主与从进行读地址通道握手并传输地址内容，然后在读数据通道握手并传输所读内容以及读取操作的回应，时钟上升沿有效。如图所示：</p>
<img alt="../_images/image5.jpeg" src="../_images/image5.jpeg" />
<p>写操作顺序为主与从进行写地址通道握手并传输地址内容，然后在写数据通道握手并传输所读内容，最后再写回应通道握手，并传输写回应数据，时钟上升沿有效。如图所示：</p>
<img alt="../_images/image6.jpeg" src="../_images/image6.jpeg" />
<p>在我们不擅长写FPGA的一些代码时我们往往要借鉴别人的代码或者使用IP core。在这里笔者从github上找到一个AXI
master的代码，地址是https://github.com/aquaxis/IPCORE/tree/master/aq_axi_vdma。这个工程是一个自己写的VDMA，里面包含了大量可参考的代码。笔者这里主要使用了aq_axi_master.v这个代码用于AXI
master读写操作。借鉴别人代码有时会节省很多时间，但如果不能理解的去借鉴，出现问题了很难解决。aq_axi_master.v代码如下，有部分修改。</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="cm">/*</span>
<span class="cm"> * Copyright (C)2014-2015 AQUAXIS TECHNOLOGY.</span>
<span class="cm"> *  Don&#39;t remove this header.</span>
<span class="cm"> * When you use this source, there is a need to inherit this header.</span>
<span class="cm"> *</span>
<span class="cm"> * License</span>
<span class="cm"> *  For no commercial -</span>
<span class="cm"> *   License:     The Open Software License 3.0</span>
<span class="cm"> *   License URI: http://www.opensource.org/licenses/OSL-3.0</span>
<span class="cm"> *</span>
<span class="cm"> *  For commmercial -</span>
<span class="cm"> *   License:     AQUAXIS License 1.0</span>
<span class="cm"> *   License URI: http://www.aquaxis.com/licenses</span>
<span class="cm"> *</span>
<span class="cm"> * For further information please contact.</span>
<span class="cm"> *     URI:    http://www.aquaxis.com/</span>
<span class="cm"> *     E-Mail: info(at)aquaxis.com</span>
<span class="cm"> */</span>

<span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>
<span class="c1">// Company: ALINX黑金</span>
<span class="c1">// Engineer: 老梅</span>
<span class="c1">//</span>
<span class="c1">// Create Date: 2016/11/17 10:27:06</span>
<span class="c1">// Design Name:</span>
<span class="c1">// Module Name: mem_test</span>
<span class="c1">// Project Name:</span>
<span class="c1">// Target Devices:</span>
<span class="c1">// Tool Versions:</span>
<span class="c1">// Description:</span>
<span class="c1">//</span>
<span class="c1">// Dependencies:</span>
<span class="c1">//</span>
<span class="c1">// Revision:</span>
<span class="c1">// Revision 0.01 - File Created</span>
<span class="c1">// Additional Comments:</span>
<span class="c1">//</span>
<span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>
<span class="k">module</span><span class="w"> </span><span class="n">aq_axi_master</span><span class="p">(</span>
<span class="c1">// Reset, Clock</span>
<span class="k">input</span><span class="w">           </span><span class="n">ARESETN</span><span class="p">,</span>
<span class="k">input</span><span class="w">           </span><span class="n">ACLK</span><span class="p">,</span>

<span class="c1">// Master Write Address</span>
<span class="k">output</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWID</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">M_AXI_AWADDR</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWLEN</span><span class="p">,</span><span class="c1">// Burst Length: 0-255</span>
<span class="k">output</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWSIZE</span><span class="p">,</span><span class="c1">// Burst Size: Fixed 2&#39;b011</span>
<span class="k">output</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWBURST</span><span class="p">,</span><span class="c1">// Burst Type: Fixed 2&#39;b01(Incremental Burst)</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_AWLOCK</span><span class="p">,</span><span class="c1">// Lock: Fixed 2&#39;b00</span>
<span class="k">output</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWCACHE</span><span class="p">,</span><span class="c1">// Cache: Fiex 2&#39;b0011</span>
<span class="k">output</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWPROT</span><span class="p">,</span><span class="c1">// Protect: Fixed 2&#39;b000</span>
<span class="k">output</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWQOS</span><span class="p">,</span><span class="c1">// QoS: Fixed 2&#39;b0000</span>
<span class="k">output</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_AWUSER</span><span class="p">,</span><span class="c1">// User: Fixed 32&#39;d0</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_AWVALID</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">M_AXI_AWREADY</span><span class="p">,</span>

<span class="c1">// Master Write Data</span>
<span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">M_AXI_WDATA</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_WSTRB</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_WLAST</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_WUSER</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_WVALID</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">M_AXI_WREADY</span><span class="p">,</span>

<span class="c1">// Master Write Response</span>
<span class="k">input</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">M_AXI_BID</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">M_AXI_BRESP</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">M_AXI_BUSER</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">M_AXI_BVALID</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_BREADY</span><span class="p">,</span>

<span class="c1">// Master Read Address</span>
<span class="k">output</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARID</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">M_AXI_ARADDR</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARLEN</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARSIZE</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARBURST</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARLOCK</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARCACHE</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARPROT</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARQOS</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_ARUSER</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_ARVALID</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">M_AXI_ARREADY</span><span class="p">,</span>

<span class="c1">// Master Read Data</span>
<span class="k">input</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">M_AXI_RID</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">M_AXI_RDATA</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">M_AXI_RRESP</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">M_AXI_RLAST</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">M_AXI_RUSER</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">M_AXI_RVALID</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">M_AXI_RREADY</span><span class="p">,</span>

<span class="c1">// Local Bus</span>
<span class="k">input</span><span class="w">         </span><span class="n">MASTER_RST</span><span class="p">,</span>

<span class="k">input</span><span class="w">         </span><span class="n">WR_START</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">WR_ADRS</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">WR_LEN</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">WR_READY</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">WR_FIFO_RE</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">WR_FIFO_EMPTY</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">WR_FIFO_AEMPTY</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">WR_FIFO_DATA</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">WR_DONE</span><span class="p">,</span>

<span class="k">input</span><span class="w">         </span><span class="n">RD_START</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">RD_ADRS</span><span class="p">,</span>
<span class="k">input</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">RD_LEN</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">RD_READY</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">RD_FIFO_WE</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">RD_FIFO_FULL</span><span class="p">,</span>
<span class="k">input</span><span class="w">         </span><span class="n">RD_FIFO_AFULL</span><span class="p">,</span>
<span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_FIFO_DATA</span><span class="p">,</span>
<span class="k">output</span><span class="w">        </span><span class="n">RD_DONE</span><span class="p">,</span>

<span class="k">output</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DEBUG</span>
<span class="p">);</span>

<span class="k">localparam</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_WA_WAIT</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_WA_START</span><span class="w"> </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_WD_WAIT</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_WD_PROC</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_WR_WAIT</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d5</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_WR_DONE</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d6</span><span class="p">;</span>

<span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">wr_state</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">reg_wr_adrs</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">reg_wr_len</span><span class="p">;</span>
<span class="kt">reg</span><span class="w">         </span><span class="n">reg_awvalid</span><span class="p">,</span><span class="w"> </span><span class="n">reg_wvalid</span><span class="p">,</span><span class="w"> </span><span class="n">reg_w_last</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">reg_w_len</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">reg_w_stb</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">reg_wr_status</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">reg_w_count</span><span class="p">,</span><span class="w"> </span><span class="n">reg_r_count</span><span class="p">;</span>

<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">rd_chkdata</span><span class="p">,</span><span class="w"> </span><span class="n">wr_chkdata</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">resp</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">rd_first_data</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">rd_fifo_enable</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_fifo_cnt</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">WR_DONE</span><span class="w"> </span><span class="o">=</span><span class="p">(</span><span class="n">wr_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">S_WR_DONE</span><span class="p">);</span>



<span class="k">assign</span><span class="w"> </span><span class="n">WR_FIFO_RE</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="n">rd_first_data</span><span class="w"> </span><span class="o">|</span><span class="p">(</span><span class="n">reg_wvalid</span><span class="w"> </span><span class="o">&amp;~</span><span class="n">WR_FIFO_EMPTY</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">M_AXI_WREADY</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">rd_fifo_enable</span><span class="p">);</span>
<span class="c1">//assign WR_FIFO_RE         = reg_wvalid &amp; ~WR_FIFO_EMPTY &amp; M_AXI_WREADY;</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">ACLK</span><span class="w"> </span><span class="n">ornegedge</span><span class="w"> </span><span class="n">ARESETN</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">ARESETN</span><span class="p">)</span>
<span class="w">               </span><span class="n">rd_fifo_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">WR_FIFO_RE</span><span class="p">)</span>
<span class="w">               </span><span class="n">rd_fifo_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rd_fifo_cnt</span><span class="w"> </span><span class="o">+</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">wr_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="p">)</span>
<span class="w">               </span><span class="n">rd_fifo_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">ACLK</span><span class="w"> </span><span class="n">ornegedge</span><span class="w"> </span><span class="n">ARESETN</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">ARESETN</span><span class="p">)</span>
<span class="w">               </span><span class="n">rd_fifo_enable</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">wr_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">WR_START</span><span class="p">)</span>
<span class="w">               </span><span class="n">rd_fifo_enable</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">WR_FIFO_RE</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="n">rd_fifo_cnt</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RD_LEN</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">3</span><span class="p">]</span><span class="o">-</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">))</span>
<span class="w">               </span><span class="n">rd_fifo_enable</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">end</span>
<span class="c1">// Write State</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">ACLK</span><span class="w"> </span><span class="n">ornegedge</span><span class="w"> </span><span class="n">ARESETN</span><span class="p">)</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">ARESETN</span><span class="p">)</span><span class="k">begin</span>
<span class="w">      </span><span class="n">wr_state</span><span class="w">            </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_wr_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_awvalid</span><span class="w">         </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_wvalid</span><span class="w">          </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_w_last</span><span class="w">          </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_w_stb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_wr_status</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">2</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_w_count</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_r_count</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">wr_chkdata</span><span class="w">          </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">rd_chkdata</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">resp</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">2</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">         </span><span class="n">rd_first_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="k">if</span><span class="p">(</span><span class="n">MASTER_RST</span><span class="p">)</span><span class="k">begin</span>
<span class="w">      </span><span class="n">wr_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="k">case</span><span class="p">(</span><span class="n">wr_state</span><span class="p">)</span>
<span class="w">        </span><span class="nl">S_WR_IDLE:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">WR_START</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">wr_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WA_WAIT</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_wr_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">WR_ADRS</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">            </span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">WR_LEN</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">                       </span><span class="n">rd_first_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">end</span>
<span class="w">          </span><span class="n">reg_awvalid</span><span class="w">         </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_wvalid</span><span class="w">          </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_w_last</span><span class="w">          </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_w_stb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_wr_status</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">2</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_WA_WAIT:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">WR_FIFO_AEMPTY</span><span class="w"> </span><span class="o">|</span><span class="p">(</span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">==</span><span class="mh">21</span><span class="mi">&#39;d0</span><span class="p">))</span><span class="k">begin</span>
<span class="w">            </span><span class="n">wr_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WA_START</span><span class="p">;</span>
<span class="k">end</span>
<span class="w">                 </span><span class="n">rd_first_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_WA_START:</span><span class="k">begin</span>
<span class="w">          </span><span class="n">wr_state</span><span class="w">            </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WD_WAIT</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_awvalid</span><span class="w">         </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">-</span><span class="mh">21</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">if</span><span class="p">(</span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">!=</span><span class="mh">21</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8&#39;hFF</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_w_last</span><span class="w">      </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_w_stb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8&#39;hFF</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="w">            </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">10</span><span class="o">:</span><span class="mh">3</span><span class="p">];</span>
<span class="w">            </span><span class="n">reg_w_last</span><span class="w">      </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_w_stb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8&#39;hFF</span><span class="p">;</span>
<span class="cm">/*</span>
<span class="cm">            case(reg_wr_len[2:0]) begin</span>
<span class="cm">              case 3&#39;d0: reg_w_stb[7:0]  &lt;= 8&#39;b0000_0000;</span>
<span class="cm">              case 3&#39;d1: reg_w_stb[7:0]  &lt;= 8&#39;b0000_0001;</span>
<span class="cm">              case 3&#39;d2: reg_w_stb[7:0]  &lt;= 8&#39;b0000_0011;</span>
<span class="cm">              case 3&#39;d3: reg_w_stb[7:0]  &lt;= 8&#39;b0000_0111;</span>
<span class="cm">              case 3&#39;d4: reg_w_stb[7:0]  &lt;= 8&#39;b0000_1111;</span>
<span class="cm">              case 3&#39;d5: reg_w_stb[7:0]  &lt;= 8&#39;b0001_1111;</span>
<span class="cm">              case 3&#39;d6: reg_w_stb[7:0]  &lt;= 8&#39;b0011_1111;</span>
<span class="cm">              case 3&#39;d7: reg_w_stb[7:0]  &lt;= 8&#39;b0111_1111;</span>
<span class="cm">              default:   reg_w_stb[7:0]  &lt;= 8&#39;b1111_1111;</span>
<span class="cm">            endcase</span>
<span class="cm">*/</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_WD_WAIT:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">M_AXI_AWREADY</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">wr_state</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WD_PROC</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_awvalid</span><span class="w">     </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_wvalid</span><span class="w">      </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_WD_PROC:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">M_AXI_WREADY</span><span class="w"> </span><span class="o">&amp;~</span><span class="n">WR_FIFO_EMPTY</span><span class="p">)</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">==</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="k">begin</span>
<span class="w">              </span><span class="n">wr_state</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WR_WAIT</span><span class="p">;</span>
<span class="w">              </span><span class="n">reg_wvalid</span><span class="w">      </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">              </span><span class="n">reg_w_stb</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8&#39;h00</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="w">              </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">8</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_WR_WAIT:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">M_AXI_BVALID</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">reg_wr_status</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_wr_status</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">|</span><span class="w"> </span><span class="n">M_AXI_BRESP</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">if</span><span class="p">(</span><span class="n">reg_w_last</span><span class="p">)</span><span class="k">begin</span>
<span class="w">              </span><span class="n">wr_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WR_DONE</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="w">              </span><span class="n">wr_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WA_WAIT</span><span class="p">;</span>
<span class="w">              </span><span class="n">reg_wr_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_wr_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32</span><span class="mi">&#39;d2048</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_WR_DONE:</span><span class="k">begin</span>
<span class="w">            </span><span class="n">wr_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">default</span><span class="o">:</span><span class="k">begin</span>
<span class="w">          </span><span class="n">wr_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">endcase</span>
<span class="cm">/*</span>
<span class="cm">      if(WR_FIFO_RE) begin</span>
<span class="cm">        reg_w_count[3:0]  &lt;= reg_w_count[3:0] + 4&#39;d1;</span>
<span class="cm">      end</span>
<span class="cm">      if(RD_FIFO_WE)begin</span>
<span class="cm">        reg_r_count[3:0]  &lt;= reg_r_count[3:0] + 4&#39;d1;</span>
<span class="cm">      end</span>
<span class="cm">      if(M_AXI_AWREADY &amp; M_AXI_AWVALID) begin</span>
<span class="cm">        wr_chkdata &lt;= 8&#39;hEE;</span>
<span class="cm">      end else if(M_AXI_WSTRB[7] &amp; M_AXI_WVALID) begin</span>
<span class="cm">        wr_chkdata &lt;= WR_FIFO_DATA[63:56];</span>
<span class="cm">      end</span>
<span class="cm">      if(M_AXI_AWREADY &amp; M_AXI_AWVALID) begin</span>
<span class="cm">        rd_chkdata &lt;= 8&#39;hDD;</span>
<span class="cm">      end else if(M_AXI_WSTRB[7] &amp; M_AXI_WREADY) begin</span>
<span class="cm">        rd_chkdata &lt;= WR_FIFO_DATA[63:56];</span>
<span class="cm">      end</span>
<span class="cm">      if(M_AXI_BVALID &amp; M_AXI_BREADY) begin</span>
<span class="cm">        resp &lt;= M_AXI_BRESP;</span>
<span class="cm">      end</span>
<span class="cm">*/</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="k">end</span>

<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWID</span><span class="w">         </span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWADDR</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="w"> </span><span class="n">reg_wr_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWLEN</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="w"> </span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWSIZE</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">2</span><span class="mb">&#39;b011</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWBURST</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWLOCK</span><span class="w">       </span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWCACHE</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b0011</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWPROT</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWQOS</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWUSER</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_AWVALID</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">reg_awvalid</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_WDATA</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="w"> </span><span class="n">WR_FIFO_DATA</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="c1">//  assign M_AXI_WSTRB[7:0]   = (reg_w_len[7:0] == 8&#39;d0)?reg_w_stb[7:0]:8&#39;hFF;</span>
<span class="c1">//  assign M_AXI_WSTRB[7:0]   = (wr_state == S_WD_PROC)?8&#39;hFF:8&#39;h00;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_WSTRB</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="p">(</span><span class="n">reg_wvalid</span><span class="w"> </span><span class="o">&amp;~</span><span class="n">WR_FIFO_EMPTY</span><span class="p">)</span><span class="o">?</span><span class="mh">8&#39;hFF</span><span class="o">:</span><span class="mh">8&#39;h00</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_WLAST</span><span class="w">        </span><span class="o">=</span><span class="p">(</span><span class="n">reg_w_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">==</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="o">?</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="o">:</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_WUSER</span><span class="w">        </span><span class="o">=</span><span class="mh">1</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_WVALID</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">reg_wvalid</span><span class="w"> </span><span class="o">&amp;~</span><span class="n">WR_FIFO_EMPTY</span><span class="p">;</span>
<span class="c1">//  assign M_AXI_WVALID       = (wr_state == S_WD_PROC)?1&#39;b1:1&#39;b0;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_BREADY</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">M_AXI_BVALID</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">WR_READY</span><span class="w">           </span><span class="o">=</span><span class="p">(</span><span class="n">wr_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">S_WR_IDLE</span><span class="p">)</span><span class="o">?</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="o">:</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="c1">//  assign WR_FIFO_RE         = (wr_state == S_WD_PROC)?M_AXI_WREADY:1&#39;b0;</span>

<span class="k">localparam</span><span class="w"> </span><span class="n">S_RD_IDLE</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_RA_WAIT</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_RA_START</span><span class="w"> </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_RD_WAIT</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d3</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_RD_PROC</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d4</span><span class="p">;</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">S_RD_DONE</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d5</span><span class="p">;</span>

<span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">rd_state</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">reg_rd_adrs</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">reg_rd_len</span><span class="p">;</span>
<span class="kt">reg</span><span class="w">         </span><span class="n">reg_arvalid</span><span class="p">,</span><span class="w"> </span><span class="n">reg_r_last</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">reg_r_len</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">RD_DONE</span><span class="w"> </span><span class="o">=</span><span class="p">(</span><span class="n">rd_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">S_RD_DONE</span><span class="p">);</span>
<span class="c1">// Read State</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">ACLK</span><span class="w"> </span><span class="n">ornegedge</span><span class="w"> </span><span class="n">ARESETN</span><span class="p">)</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">ARESETN</span><span class="p">)</span><span class="k">begin</span>
<span class="w">      </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RD_IDLE</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_rd_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_rd_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_arvalid</span><span class="w">       </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">      </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="k">case</span><span class="p">(</span><span class="n">rd_state</span><span class="p">)</span>
<span class="w">        </span><span class="nl">S_RD_IDLE:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">RD_START</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RA_WAIT</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_rd_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RD_ADRS</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="w">            </span><span class="n">reg_rd_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RD_LEN</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">end</span>
<span class="w">          </span><span class="n">reg_arvalid</span><span class="w">     </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_RA_WAIT:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">RD_FIFO_AFULL</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RA_START</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_RA_START:</span><span class="k">begin</span>
<span class="w">          </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RD_WAIT</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_arvalid</span><span class="w">       </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">          </span><span class="n">reg_rd_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_rd_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">-</span><span class="mh">21</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">if</span><span class="p">(</span><span class="n">reg_rd_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">11</span><span class="p">]</span><span class="o">!=</span><span class="mh">21</span><span class="mi">&#39;d0</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">reg_r_last</span><span class="w">      </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d255</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="w">            </span><span class="n">reg_r_last</span><span class="w">      </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_rd_len</span><span class="p">[</span><span class="mh">10</span><span class="o">:</span><span class="mh">3</span><span class="p">];</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_RD_WAIT:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">M_AXI_ARREADY</span><span class="p">)</span><span class="k">begin</span>
<span class="w">            </span><span class="n">rd_state</span><span class="w">        </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RD_PROC</span><span class="p">;</span>
<span class="w">            </span><span class="n">reg_arvalid</span><span class="w">     </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">        </span><span class="nl">S_RD_PROC:</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">M_AXI_RVALID</span><span class="p">)</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">M_AXI_RLAST</span><span class="p">)</span><span class="k">begin</span>
<span class="k">if</span><span class="p">(</span><span class="n">reg_r_last</span><span class="p">)</span><span class="k">begin</span>
<span class="w">                </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RD_DONE</span><span class="p">;</span>
<span class="n">endelsebegin</span>
<span class="w">                </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RA_WAIT</span><span class="p">;</span>
<span class="w">                </span><span class="n">reg_rd_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_rd_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32</span><span class="mi">&#39;d2048</span><span class="p">;</span>
<span class="k">end</span>
<span class="n">endelsebegin</span>
<span class="w">              </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">-</span><span class="mh">8</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="k">end</span>
<span class="w">               </span><span class="nl">S_RD_DONE:</span><span class="k">begin</span>
<span class="w">                       </span><span class="n">rd_state</span><span class="w">          </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S_RD_IDLE</span><span class="p">;</span>
<span class="w">               </span><span class="k">end</span>

<span class="w">       </span><span class="k">endcase</span>
<span class="k">end</span>
<span class="k">end</span>

<span class="c1">// Master Read Address</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARID</span><span class="w">         </span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARADDR</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="w"> </span><span class="n">reg_rd_adrs</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARLEN</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="w"> </span><span class="n">reg_r_len</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARSIZE</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">3</span><span class="mb">&#39;b011</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARBURST</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARLOCK</span><span class="w">       </span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARCACHE</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b0011</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARPROT</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARQOS</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARUSER</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_ARVALID</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">reg_arvalid</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">M_AXI_RREADY</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">M_AXI_RVALID</span><span class="w"> </span><span class="o">&amp;~</span><span class="n">RD_FIFO_FULL</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="n">RD_READY</span><span class="w">           </span><span class="o">=</span><span class="p">(</span><span class="n">rd_state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">S_RD_IDLE</span><span class="p">)</span><span class="o">?</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="o">:</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">RD_FIFO_WE</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="n">M_AXI_RVALID</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">RD_FIFO_DATA</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="w"> </span><span class="n">M_AXI_RDATA</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>

<span class="k">assign</span><span class="w"> </span><span class="n">DEBUG</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">=</span><span class="p">{</span><span class="n">reg_wr_len</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">8</span><span class="p">],</span>
<span class="mh">1</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="w"> </span><span class="n">wr_state</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="mh">1</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="w"> </span><span class="n">rd_state</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</section>
<section id="ddr">
<h2>ddr读写数据的检验<a class="headerlink" href="#ddr" title="此标题的永久链接">#</a></h2>
<p>有了AXI
Master读写接口以后比较编写了一个简单的验证模块，这个验证模块以前是用来验证ddr
ip的，通过每8bit写入以后递增的数据，然后读取出来比较。这里要注意的是PS端DDR的起始地址和大小，还有地址的单位是byte还是word，AXI总线的地址单位是byte，测试模块的地址单位是word（这里的word不一定是4byte）。文件名mem_test.v，代码如下:</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>
<span class="c1">// Company: ALINX黑金</span>
<span class="c1">// Engineer: 老梅</span>
<span class="c1">//</span>
<span class="c1">// Create Date: 2016/11/17 10:27:06</span>
<span class="c1">// Design Name:</span>
<span class="c1">// Module Name: mem_test</span>
<span class="c1">// Project Name:</span>
<span class="c1">// Target Devices:</span>
<span class="c1">// Tool Versions:</span>
<span class="c1">// Description:</span>
<span class="c1">//</span>
<span class="c1">// Dependencies:</span>
<span class="c1">//</span>
<span class="c1">// Revision:</span>
<span class="c1">// Revision 0.01 - File Created</span>
<span class="c1">// Additional Comments:</span>
<span class="c1">//</span>
<span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>
<span class="k">module</span><span class="w"> </span><span class="n">mem_test</span>
<span class="p">#(</span>
<span class="w">       </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEM_DATA_BITS</span><span class="w"> </span><span class="o">=</span><span class="mh">64</span><span class="p">,</span>
<span class="w">       </span><span class="k">parameter</span><span class="w"> </span><span class="n">ADDR_BITS</span><span class="w"> </span><span class="o">=</span><span class="mh">32</span>
<span class="p">)</span>
<span class="p">(</span>
<span class="w">       </span><span class="k">input</span><span class="w"> </span><span class="n">rst</span><span class="p">,</span><span class="cm">/*复位*/</span>
<span class="w">       </span><span class="k">input</span><span class="w"> </span><span class="n">mem_clk</span><span class="p">,</span><span class="cm">/*接口时钟*/</span>
<span class="w">       </span><span class="n">outputreg</span><span class="w"> </span><span class="n">rd_burst_req</span><span class="p">,</span><span class="cm">/*读请求*/</span>
<span class="w">       </span><span class="n">outputreg</span><span class="w"> </span><span class="n">wr_burst_req</span><span class="p">,</span><span class="cm">/*写请求*/</span>
<span class="w">       </span><span class="n">outputreg</span><span class="p">[</span><span class="mh">9</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_burst_len</span><span class="p">,</span><span class="cm">/*读数据长度*/</span>
<span class="w">       </span><span class="n">outputreg</span><span class="p">[</span><span class="mh">9</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_burst_len</span><span class="p">,</span><span class="cm">/*写数据长度*/</span>
<span class="w">       </span><span class="n">outputreg</span><span class="p">[</span><span class="n">ADDR_BITS</span><span class="w"> </span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_burst_addr</span><span class="p">,</span><span class="cm">/*读首地址*/</span>
<span class="w">       </span><span class="n">outputreg</span><span class="p">[</span><span class="n">ADDR_BITS</span><span class="w"> </span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_burst_addr</span><span class="p">,</span><span class="cm">/*写首地址*/</span>
<span class="w">       </span><span class="k">input</span><span class="w"> </span><span class="n">rd_burst_data_valid</span><span class="p">,</span><span class="cm">/*读出数据有效*/</span>
<span class="w">       </span><span class="k">input</span><span class="w"> </span><span class="n">wr_burst_data_req</span><span class="p">,</span><span class="cm">/*写数据信号*/</span>
<span class="w">       </span><span class="k">input</span><span class="p">[</span><span class="n">MEM_DATA_BITS</span><span class="w"> </span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_burst_data</span><span class="p">,</span><span class="cm">/*读出的数据*/</span>
<span class="w">       </span><span class="k">output</span><span class="p">[</span><span class="n">MEM_DATA_BITS</span><span class="w"> </span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_burst_data</span><span class="p">,</span><span class="cm">/*写入的数据*/</span>
<span class="w">       </span><span class="k">input</span><span class="w"> </span><span class="n">rd_burst_finish</span><span class="p">,</span><span class="cm">/*读完成*/</span>
<span class="w">       </span><span class="k">input</span><span class="w"> </span><span class="n">wr_burst_finish</span><span class="p">,</span><span class="cm">/*写完成*/</span>

<span class="w">       </span><span class="n">outputreg</span><span class="w"> </span><span class="n">error</span>
<span class="p">);</span>
<span class="k">parameter</span><span class="w"> </span><span class="n">IDLE</span><span class="w"> </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">parameter</span><span class="w"> </span><span class="n">MEM_READ</span><span class="w"> </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="k">parameter</span><span class="w"> </span><span class="n">MEM_WRITE</span><span class="w">  </span><span class="o">=</span><span class="mh">3</span><span class="mi">&#39;d2</span><span class="p">;</span>
<span class="k">parameter</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="w"> </span><span class="o">=</span><span class="mh">128</span><span class="p">;</span>

<span class="p">(</span><span class="o">*</span><span class="n">mark_debug</span><span class="o">=</span><span class="s">&quot;true&quot;</span><span class="o">*</span><span class="p">)</span><span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">state</span><span class="p">;</span>
<span class="p">(</span><span class="o">*</span><span class="n">mark_debug</span><span class="o">=</span><span class="s">&quot;true&quot;</span><span class="o">*</span><span class="p">)</span><span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_cnt</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="n">MEM_DATA_BITS</span><span class="w"> </span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_burst_data_reg</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">wr_burst_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wr_burst_data_reg</span><span class="p">;</span>
<span class="p">(</span><span class="o">*</span><span class="n">mark_debug</span><span class="o">=</span><span class="s">&quot;true&quot;</span><span class="o">*</span><span class="p">)</span><span class="kt">reg</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rd_cnt</span><span class="p">;</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">write_read_len</span><span class="p">;</span>
<span class="c1">//assign error = (state == MEM_READ) &amp;&amp; rd_burst_data_valid &amp;&amp; (rd_burst_data != {(MEM_DATA_BITS/8){rd_cnt}});</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">mem_clk</span><span class="w"> </span><span class="n">orposedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
<span class="w">               </span><span class="n">error</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MEM_READ</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">rd_burst_data_valid</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">rd_burst_data</span><span class="w"> </span><span class="o">!=</span><span class="p">{(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="mh">8</span><span class="p">){</span><span class="n">rd_cnt</span><span class="p">}})</span>
<span class="w">               </span><span class="n">error</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="k">end</span>
<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">mem_clk</span><span class="w"> </span><span class="n">orposedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
<span class="w">       </span><span class="k">begin</span>
<span class="w">               </span><span class="n">wr_burst_data_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="p">{</span><span class="n">MEM_DATA_BITS</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}};</span>
<span class="w">               </span><span class="n">wr_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">end</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MEM_WRITE</span><span class="p">)</span>
<span class="w">       </span><span class="k">begin</span>
<span class="w">               </span><span class="k">if</span><span class="p">(</span><span class="n">wr_burst_data_req</span><span class="p">)</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="n">wr_burst_data_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="p">{(</span><span class="n">MEM_DATA_BITS</span><span class="o">/</span><span class="mh">8</span><span class="p">){</span><span class="n">wr_cnt</span><span class="p">}};</span>
<span class="w">                               </span><span class="n">wr_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wr_cnt</span><span class="w"> </span><span class="o">+</span><span class="mh">8</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">               </span><span class="n">elseif</span><span class="p">(</span><span class="n">wr_burst_finish</span><span class="p">)</span>
<span class="w">                       </span><span class="n">wr_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">end</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">mem_clk</span><span class="w"> </span><span class="n">orposedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
<span class="w">       </span><span class="k">begin</span>
<span class="w">               </span><span class="n">rd_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">end</span>
<span class="w">       </span><span class="n">elseif</span><span class="p">(</span><span class="n">state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MEM_READ</span><span class="p">)</span>
<span class="w">       </span><span class="k">begin</span>
<span class="w">               </span><span class="k">if</span><span class="p">(</span><span class="n">rd_burst_data_valid</span><span class="p">)</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="n">rd_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rd_cnt</span><span class="w"> </span><span class="o">+</span><span class="mh">8</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">               </span><span class="n">elseif</span><span class="p">(</span><span class="n">rd_burst_finish</span><span class="p">)</span>
<span class="w">                       </span><span class="n">rd_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">end</span>
<span class="w">       </span><span class="k">else</span>
<span class="w">               </span><span class="n">rd_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="k">end</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">mem_clk</span><span class="w"> </span><span class="n">orposedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">       </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
<span class="w">       </span><span class="k">begin</span>
<span class="w">               </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">               </span><span class="n">wr_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">               </span><span class="n">rd_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">               </span><span class="n">rd_burst_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">               </span><span class="n">wr_burst_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">               </span><span class="n">rd_burst_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">0</span><span class="p">;</span>
<span class="w">               </span><span class="n">wr_burst_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">0</span><span class="p">;</span>
<span class="w">               </span><span class="n">write_read_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">       </span><span class="k">end</span>
<span class="w">       </span><span class="k">else</span>
<span class="w">       </span><span class="k">begin</span>
<span class="w">               </span><span class="k">case</span><span class="p">(</span><span class="n">state</span><span class="p">)</span>
<span class="w">                       </span><span class="nl">IDLE:</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">MEM_WRITE</span><span class="p">;</span>
<span class="w">                               </span><span class="n">wr_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">                               </span><span class="n">wr_burst_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">                               </span><span class="n">wr_burst_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">&#39;h20000</span><span class="p">;</span>
<span class="w">                               </span><span class="n">write_read_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">                       </span><span class="nl">MEM_WRITE:</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="k">if</span><span class="p">(</span><span class="n">wr_burst_finish</span><span class="p">)</span>
<span class="w">                               </span><span class="k">begin</span>
<span class="w">                                       </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">MEM_READ</span><span class="p">;</span>
<span class="w">                                       </span><span class="n">wr_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                                       </span><span class="n">rd_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">                                       </span><span class="n">rd_burst_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">                                       </span><span class="n">rd_burst_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wr_burst_addr</span><span class="p">;</span>
<span class="w">                                       </span><span class="n">write_read_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_read_len</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">                               </span><span class="k">end</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">                       </span><span class="nl">MEM_READ:</span>
<span class="w">                       </span><span class="k">begin</span>
<span class="w">                               </span><span class="k">if</span><span class="p">(</span><span class="n">rd_burst_finish</span><span class="p">)</span>
<span class="w">                               </span><span class="k">begin</span>
<span class="w">                               </span><span class="k">if</span><span class="p">(</span><span class="n">write_read_len</span><span class="w"> </span><span class="o">==</span><span class="mh">32&#39;h3fe</span><span class="n">_0000</span><span class="p">)</span>
<span class="w">                               </span><span class="k">begin</span>
<span class="w">                                               </span><span class="n">rd_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                                               </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">                               </span><span class="k">end</span>
<span class="w">                               </span><span class="k">else</span>
<span class="w">                               </span><span class="k">begin</span>
<span class="w">                                               </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">MEM_WRITE</span><span class="p">;</span>
<span class="w">                                               </span><span class="n">wr_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">                                               </span><span class="n">wr_burst_len</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">                                               </span><span class="n">rd_burst_req</span><span class="w"> </span><span class="o">&lt;=</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                                               </span><span class="n">wr_burst_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wr_burst_addr</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">BURST_LEN</span><span class="p">;</span>
<span class="w">                                       </span><span class="k">end</span>
<span class="w">                               </span><span class="k">end</span>
<span class="w">                       </span><span class="k">end</span>
<span class="w">                       </span><span class="k">default</span><span class="o">:</span>
<span class="w">                               </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">IDLE</span><span class="p">;</span>
<span class="w">               </span><span class="k">endcase</span>
<span class="w">       </span><span class="k">end</span>
<span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</section>
<section id="vivado">
<h2>Vivado软件的调试技巧<a class="headerlink" href="#vivado" title="此标题的永久链接">#</a></h2>
<p>AXI读写验证模块只有一个error信号用于指示错误，如果有数据错误我们希望能更精确的信息，altera的quartus II软件中有signal tap工具，xilinx 的ISE中有chipscope工具，这些都是嵌入式逻辑分析仪，对我们调试有很大帮助，在vivado软件中调试更加方便。如下图所示点击Set Up Debug可直接进入调试配置界面。</p>
<img alt="../_images/image719.png" src="../_images/image719.png" />
<img alt="../_images/image819.png" src="../_images/image819.png" />
<img alt="../_images/image918.png" src="../_images/image918.png" />
<p>插入调试信号</p>
<p>在插入调试信号时有些信息可能会被优化掉，或者信号名称改变了就不容易识别，这个时候我们可以在程序代码里加入*mark_debug=”true”*这样的属性，如下图的信号：</p>
<img alt="../_images/image1019.png" src="../_images/image1019.png" />
<p>加入以后在Set Up Debug的时候会自动添加进去，并且信号名称不会改变。需要注意的是信号时钟域的选择，软件会自动推断信号的时钟域，如果软件无法推断或者自己想改变采样时钟域的时候，可以右键选择时钟。</p>
<p>采样深度的设置，这里可根据实际需要设置采样深度，设置的太大会导致编译缓慢或者block ram不够导致无法编译通过。Input pipe stages默认是0，这里建议大家设置为1或2，这样更有利于提高时钟频率。</p>
<img alt="../_images/image1124.png" src="../_images/image1124.png" />
<p>Set Up Debug完成以后软件会在约束文件里自动添加一部分代码，如下图所示，如果调试完毕，可删除这部分代码，可节省FPGA资源。在非常熟练的情况下我们可自己添加这样的代码建立debug过程。</p>
<img alt="../_images/image1221.png" src="../_images/image1221.png" />
<p>Set Up Debug自动插入的代码</p>
</section>
<section id="id1">
<h2>上电验证<a class="headerlink" href="#id1" title="此标题的永久链接">#</a></h2>
<p>生成bit文件后导出到Vitis，运行Vitis，如下图所示。因为工程移动位置后Vitis找不到硬件信息，所以又重新建了一个硬件平台，top_hw_platform_1，这里的top_hw_platform_0，是笔者调试时产生的。大家可以直接删除，同时将文件也删除，删除以后可将留下top_hw_platform_1改名为top_hw_platform_0。我们在Vitis里建立了一个helloworld程序，虽然我们仅仅测试PL端读取PS端DDR，但是PS如果不工作起来，DDR控制器也是没有工作的，所以这个简单的helloword程序就是为了让DDR控制器工作起来。我们配置运行选项，如下图所示：</p>
<img alt="../_images/image1319.png" src="../_images/image1319.png" />
<p>启动运行选项的配置</p>
<img alt="../_images/image1418.png" src="../_images/image1418.png" />
<p>点击运行后系统会复位并且下载FPGA的bit文件。然后回到vivado界面点击Program and Debug栏自动连接目标如下图所示：</p>
<img alt="../_images/image1517.png" src="../_images/image1517.png" />
<p>自动连接硬件后可发现JTAG连上的设备，其中有一个hw_ila_1的设备，这个设备就是我们debug设备，选中后可点击上方黄色三角按钮捕捉波形。如果有些信号没有显示完整，可点击波形旁边的“+”按钮添加。</p>
<img alt="../_images/image1616.png" src="../_images/image1616.png" />
<p>点击捕获波形以后如下图所示，如果error一直为低，并且读写状态有变化，说明读写DDR数据正常，用户在这里可以自己查看其它的信号来观察写入DDR的数据和从DDR读出的数据。</p>
<img alt="../_images/image1716.png" src="../_images/image1716.png" />
</section>
<section id="id2">
<h2>本章小结<a class="headerlink" href="#id2" title="此标题的永久链接">#</a></h2>
<p>zynq系统相对于单个FPGA或单个ARM要复杂很大，对开发者的基础知识要求较高，本章内容涉及到AXI协议、zynq的互联资源、vivado的和Vitis的调试技巧。这些都仅仅是基础知识，笔者在这里也仅仅是抛砖引玉，大家还是要多多练习，在不断练习中掌握技巧。</p>
</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="04_XADC%E7%9A%84%E4%BD%BF%E7%94%A8_CN.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">上一页</p>
        <p class="prev-next-title">XADC的使用</p>
      </div>
    </a>
    <a class="right-next"
       href="06_%E9%80%9A%E8%BF%87BRAM%E5%AE%9E%E7%8E%B0PS%E4%B8%8EPL%E6%95%B0%E6%8D%AE%E4%BA%A4%E4%BA%92_CN.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">下一页</p>
        <p class="prev-next-title">通过BRAM实现PS与PL数据交互</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> 目录
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#zynqhp">ZYNQ的HP端口使用</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#plaxi-master">PL端AXI Master</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#ddr">ddr读写数据的检验</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">Vivado软件的调试技巧</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">上电验证</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">本章小结</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
作者： JunFN
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2024 , ALINX .
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
<div class="extra_footer">
  
        These engineering documents are copyrighted by
            <a
                href="https://www.alinx.com/"
            >ALINX official website</a>
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            <a href="https://www.en.alinx.com/">English</a> | <a href="https://ax7015b-20231-v101.readthedocs.io/zh-cn/latest/7015B_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">中文</a>
    
</div>
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>