module top_module (
    input  [31:0] a,
    input  [31:0] b,
    output [31:0] sum
);

  wire c;
  wire [15:0] s1, s2;

  add16 ins1 ( .a(a[15:0]), .b(b[15:0]), .cin(1'b0), .sum(sum[15:0]), .cout(c) );
  add16 ins2 ( .a(a[31:16]), .b(b[31:16]), .cin(1'b1), .sum(s1) );
  add16 ins3 ( .a(a[31:16]), .b(b[31:16]), .cin(1'b0), .sum(s2) );

  assign sum[31:16] = c ? s1 : s2;

endmodule
