--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml RPNSystem.twx RPNSystem.ncd -o RPNSystem.twr RPNSystem.pcf

Design file:              RPNSystem.ncd
Physical constraint file: RPNSystem.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 
50%;

 15808 paths analyzed, 1765 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.247ns.
--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/readDataS_0 (SLICE_X32Y27.B4), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_0 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.238ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.338 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_0 to InstrBufferInst/UARTHandlerInst/up/readDataS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_0
    SLICE_X20Y22.B3      net (fanout=43)       1.323   RPNC/stack/stack_ptr<0>
    SLICE_X20Y22.B       Tilo                  0.333   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<2>11
    SLICE_X16Y18.CX      net (fanout=16)       1.766   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
    SLICE_X16Y18.BMUX    Tcxb                  0.310   RPNC/a<0>
                                                       RPNC/stack/register_file/Mmux_data_out_4_f7
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8
    SLICE_X31Y24.C6      net (fanout=3)        2.022   stackTopSignal<0>
    SLICE_X31Y24.C       Tilo                  0.341   InstrBufferInst/regReadData<0>1
                                                       InstrBufferInst/regReadData<0>1
    SLICE_X32Y27.B4      net (fanout=1)        0.939   InstrBufferInst/regReadData<0>1
    SLICE_X32Y27.CLK     Tas                   0.571   InstrBufferInst/UARTHandlerInst/up/readDataS<1>
                                                       InstrBufferInst/regReadData<0>4
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_0
    -------------------------------------------------  ---------------------------
    Total                                      8.238ns (2.188ns logic, 6.050ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_2 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.956ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.338 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_2 to InstrBufferInst/UARTHandlerInst/up/readDataS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.CQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_2
    SLICE_X20Y22.B4      net (fanout=12)       1.041   RPNC/stack/stack_ptr<2>
    SLICE_X20Y22.B       Tilo                  0.333   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<2>11
    SLICE_X16Y18.CX      net (fanout=16)       1.766   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
    SLICE_X16Y18.BMUX    Tcxb                  0.310   RPNC/a<0>
                                                       RPNC/stack/register_file/Mmux_data_out_4_f7
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8
    SLICE_X31Y24.C6      net (fanout=3)        2.022   stackTopSignal<0>
    SLICE_X31Y24.C       Tilo                  0.341   InstrBufferInst/regReadData<0>1
                                                       InstrBufferInst/regReadData<0>1
    SLICE_X32Y27.B4      net (fanout=1)        0.939   InstrBufferInst/regReadData<0>1
    SLICE_X32Y27.CLK     Tas                   0.571   InstrBufferInst/UARTHandlerInst/up/readDataS<1>
                                                       InstrBufferInst/regReadData<0>4
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_0
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (2.188ns logic, 5.768ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_0 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.946ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.338 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_0 to InstrBufferInst/UARTHandlerInst/up/readDataS_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_0
    SLICE_X18Y22.B3      net (fanout=43)       1.446   RPNC/stack/stack_ptr<0>
    SLICE_X18Y22.B       Tilo                  0.373   RPNC/stack/register_file/_n0149_inv
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<3>11
    SLICE_X16Y18.BX      net (fanout=8)        1.415   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<3>
    SLICE_X16Y18.BMUX    Tbxb                  0.206   RPNC/a<0>
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8
    SLICE_X31Y24.C6      net (fanout=3)        2.022   stackTopSignal<0>
    SLICE_X31Y24.C       Tilo                  0.341   InstrBufferInst/regReadData<0>1
                                                       InstrBufferInst/regReadData<0>1
    SLICE_X32Y27.B4      net (fanout=1)        0.939   InstrBufferInst/regReadData<0>1
    SLICE_X32Y27.CLK     Tas                   0.571   InstrBufferInst/UARTHandlerInst/up/readDataS<1>
                                                       InstrBufferInst/regReadData<0>4
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_0
    -------------------------------------------------  ---------------------------
    Total                                      7.946ns (2.124ns logic, 5.822ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/readDataS_2 (SLICE_X34Y26.A5), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_0 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.200ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.341 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_0 to InstrBufferInst/UARTHandlerInst/up/readDataS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_0
    SLICE_X20Y22.B3      net (fanout=43)       1.323   RPNC/stack/stack_ptr<0>
    SLICE_X20Y22.B       Tilo                  0.333   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<2>11
    SLICE_X16Y19.CX      net (fanout=16)       1.537   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
    SLICE_X16Y19.BMUX    Tcxb                  0.310   RPNC/b<2>
                                                       RPNC/stack/register_file/Mmux_data_out_4_f7_1
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8_1
    SLICE_X34Y26.B3      net (fanout=3)        2.898   stackTopSignal<2>
    SLICE_X34Y26.B       Tilo                  0.373   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2_SW0
    SLICE_X34Y26.A5      net (fanout=1)        0.270   N136
    SLICE_X34Y26.CLK     Tas                   0.523   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_2
    -------------------------------------------------  ---------------------------
    Total                                      8.200ns (2.172ns logic, 6.028ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_2 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.341 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_2 to InstrBufferInst/UARTHandlerInst/up/readDataS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.CQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_2
    SLICE_X20Y22.B4      net (fanout=12)       1.041   RPNC/stack/stack_ptr<2>
    SLICE_X20Y22.B       Tilo                  0.333   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<2>11
    SLICE_X16Y19.CX      net (fanout=16)       1.537   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
    SLICE_X16Y19.BMUX    Tcxb                  0.310   RPNC/b<2>
                                                       RPNC/stack/register_file/Mmux_data_out_4_f7_1
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8_1
    SLICE_X34Y26.B3      net (fanout=3)        2.898   stackTopSignal<2>
    SLICE_X34Y26.B       Tilo                  0.373   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2_SW0
    SLICE_X34Y26.A5      net (fanout=1)        0.270   N136
    SLICE_X34Y26.CLK     Tas                   0.523   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_2
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (2.172ns logic, 5.746ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_0 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.908ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.341 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_0 to InstrBufferInst/UARTHandlerInst/up/readDataS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_0
    SLICE_X18Y22.B3      net (fanout=43)       1.446   RPNC/stack/stack_ptr<0>
    SLICE_X18Y22.B       Tilo                  0.373   RPNC/stack/register_file/_n0149_inv
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<3>11
    SLICE_X16Y19.BX      net (fanout=8)        1.186   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<3>
    SLICE_X16Y19.BMUX    Tbxb                  0.206   RPNC/b<2>
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8_1
    SLICE_X34Y26.B3      net (fanout=3)        2.898   stackTopSignal<2>
    SLICE_X34Y26.B       Tilo                  0.373   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2_SW0
    SLICE_X34Y26.A5      net (fanout=1)        0.270   N136
    SLICE_X34Y26.CLK     Tas                   0.523   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_2
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (2.108ns logic, 5.800ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point RPNC/control/state_5 (SLICE_X27Y6.D3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          RPNC/control/state_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.094ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.429 - 0.478)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to RPNC/control/state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y12.DOBDO9   Trcko_DOB             2.950   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X27Y10.A2      net (fanout=4)        3.119   instrDataSignal<9>
    SLICE_X27Y10.A       Tilo                  0.341   RPNC/control/state<19>
                                                       RPNC/control/instruction[9]_instruction[8]_AND_4_o1
    SLICE_X27Y6.D3       net (fanout=30)       1.179   RPNC/control/instruction[9]_instruction[8]_AND_4_o
    SLICE_X27Y6.CLK      Tas                   0.505   RPNC/control/state<5>
                                                       RPNC/control/Mmux_state[31]_GND_7_o_mux_21_OUT281
                                                       RPNC/control/state_5
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (3.796ns logic, 4.298ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          RPNC/control/state_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.429 - 0.478)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to RPNC/control/state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y12.DOBDO8   Trcko_DOB             2.950   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X27Y10.A6      net (fanout=5)        2.511   instrDataSignal<8>
    SLICE_X27Y10.A       Tilo                  0.341   RPNC/control/state<19>
                                                       RPNC/control/instruction[9]_instruction[8]_AND_4_o1
    SLICE_X27Y6.D3       net (fanout=30)       1.179   RPNC/control/instruction[9]_instruction[8]_AND_4_o
    SLICE_X27Y6.CLK      Tas                   0.505   RPNC/control/state<5>
                                                       RPNC/control/Mmux_state[31]_GND_7_o_mux_21_OUT281
                                                       RPNC/control/state_5
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (3.796ns logic, 3.690ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (SLICE_X24Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy to InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X24Y34.CX      net (fanout=9)        0.101   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X24Y34.CLK     Tckdi       (-Th)    -0.106   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy_rstpot
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.306ns logic, 0.101ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/txData_6 (SLICE_X36Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/txData_6 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/txData_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/txData_6 to InstrBufferInst/UARTHandlerInst/up/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y34.DQ      Tcko                  0.200   InstrBufferInst/UARTHandlerInst/up/txData<6>
                                                       InstrBufferInst/UARTHandlerInst/up/txData_6
    SLICE_X36Y34.D6      net (fanout=2)        0.029   InstrBufferInst/UARTHandlerInst/up/txData<6>
    SLICE_X36Y34.CLK     Tah         (-Th)    -0.190   InstrBufferInst/UARTHandlerInst/up/txData<6>
                                                       InstrBufferInst/UARTHandlerInst/up/txData_6_dpot
                                                       InstrBufferInst/UARTHandlerInst/up/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/addrParam_11 (SLICE_X24Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/addrParam_11 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/addrParam_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/addrParam_11 to InstrBufferInst/UARTHandlerInst/up/addrParam_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.DQ      Tcko                  0.200   InstrBufferInst/UARTHandlerInst/up/addrParam<11>
                                                       InstrBufferInst/UARTHandlerInst/up/addrParam_11
    SLICE_X24Y31.D6      net (fanout=3)        0.031   InstrBufferInst/UARTHandlerInst/up/addrParam<11>
    SLICE_X24Y31.CLK     Tah         (-Th)    -0.190   InstrBufferInst/UARTHandlerInst/up/addrParam<11>
                                                       InstrBufferInst/UARTHandlerInst/up/Mmux_addrParam[15]_GND_45_o_mux_68_OUT31
                                                       InstrBufferInst/UARTHandlerInst/up/addrParam_11
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y12.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.247|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15808 paths, 0 nets, and 2650 connections

Design statistics:
   Minimum period:   8.247ns{1}   (Maximum frequency: 121.256MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 14 15:24:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



