#include "r_impdrv.h"
#include "r_impdrv_private.h"

#define IMP_CORE_MAX             (5)
#define DSP_CORE_MAX             (0)
#define IMP_SLIM_CORE_MAX        (1)
#define OCV_CORE_MAX             (5)
#define DMA_CORE_MAX             (4)
#define DMA_SLIM_CORE_MAX        (2)
#define PSCEXE_CORE_MAX          (1)
#define CNN_CORE_MAX             (1)
#define READ_NUM_FOR_INIT        (20)
#define READ_NUM_FOR_START       (60)
#define TOTAL_IRQ_MASK_CORES     (9)

/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_VCR
 * Offset address of VCR register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_VCR          (0x0004U)           /**< Offset address of VCR register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_VCR
 * Offset address of VCR register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_VCR          (0x0004U)           /**< Offset address of VCR register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_OCV_VCR0
 * Offset address of VCR register for OCV.
***********************************************************************************************************************/
#define IMPDRV_REG_OCV_VCR0         (0x0000U)           /**< Offset address of VCR register for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_VCR
 * Offset address of VCR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_VCR              (0x0000U)           /**< Offset address of VCR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMAS_VCR
 * Offset address of VCR register for DMAS.
***********************************************************************************************************************/
#define IMPDRV_REG_DMAS_VCR              (0x0000U)           /**< Offset address of VCR register for DMAS. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_PSC_VCR
 * Offset address of VCR register for PSC.
***********************************************************************************************************************/
#define IMPDRV_REG_PSC_VCR          (0x0000U)           /**< Offset address of VCR register for PSC. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_CNN_VCR
 * Offset address of VCR register for CNN.
***********************************************************************************************************************/
#define IMPDRV_REG_CNN_VCR          (0x0000U)           /**< Offset address of VCR register for CNN. */
/*******************************************************************************************************************//**
 * @def IMPDRV_INSTANCETABLE_NUM
 * Maximum number of Instance number table.
***********************************************************************************************************************/
#define IMPDRV_INSTANCETABLE_NUM    (6U)                /**< Maximum number of Instance number table. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DUMMY_UINT32
 * Uint32_t dummy value.
***********************************************************************************************************************/
#define IMPDRV_DUMMY_UINT32         (0xFFFFFFFFU)       /**< Uint32_t dummy value. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMR
 * Offset address of hardware register for IMR.
***********************************************************************************************************************/
#define IMPDRV_REG_IMR              (0x010CU)           /**< Offset address of hardware register for IMR. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMR1
 * Offset address of hardware register for IMR1.
***********************************************************************************************************************/
#define IMPDRV_REG_IMR1             (0x0140U)           /**< Offset address of hardware register for IMR1. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMR2
 * Offset address of hardware register for IMR2.
***********************************************************************************************************************/
#define IMPDRV_REG_IMR2             (0x0144U)           /**< Offset address of hardware register for IMR2. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMR3
 * Offset address of hardware register for IMR3.
***********************************************************************************************************************/
#define IMPDRV_REG_IMR3             (0x0148U)           /**< Offset address of hardware register for IMR3. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMR4
 * Offset address of hardware register for IMR4.
***********************************************************************************************************************/
#define IMPDRV_REG_IMR4             (0x014CU)           /**< Offset address of hardware register for IMR4. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_VCR
 * Hardware version value for IMP.
***********************************************************************************************************************/
#define IMPDRV_IMP_VCR              (0x00610000U)       /**< Hardware version value for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_VCR
 * Hardware version value for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_IMPS_VCR              (0x00610000U)       /**< Hardware version value for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_VCR
 * Hardware version value for OCV.
***********************************************************************************************************************/
#define IMPDRV_OCV_VCR              (0x00000014U)       /**< Hardware version value for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_VCR
 * Hardware version value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_VCR                  (0x19102516U)       /**< Hardware version value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_VCR
 * Hardware version value for DMAS.
***********************************************************************************************************************/
#define IMPDRV_DMAS_VCR                  (0x19082120U)       /**< Hardware version value for DMAS. */
/*******************************************************************************************************************//**
 * @def IMPDRV_PSC_VCR
 * Hardware version value for PSC.
***********************************************************************************************************************/
#define IMPDRV_PSC_VCR              (0x17020121U)       /**< Hardware version value for PSC. */
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_VCR
 * Hardware version value for CNN.
***********************************************************************************************************************/
#define IMPDRV_CNN_VCR              (0x00030001U)       /**< Hardware version value for CNN. */
/*******************************************************************************************************************//**
 * @def IMPDRV_HWRSC_INDEX_IMP_TOP
 * Index number of IMP top resource.
***********************************************************************************************************************/
#define IMPDRV_HWRSC_INDEX_IMP_TOP      (0U)        /** Index number of IMP top resource            */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_RESET_STATUS_VAL
 * RESET_STATUS value for OCV.
***********************************************************************************************************************/
#define IMPDRV_OCV_RESET_STATUS_VAL (0x00F10000U)          /**< RESET_STATUS value for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_UDIPSBRK
 * UDIPSBRK interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_UDIPSBRK     (0x10000000U)       /**< UDIPSBRK interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_UDIVSBRK
 * UDIVSBRK interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_UDIVSBRK     (0x20000000U)       /**< UDIVSBRK interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_OCV_SCR1
 * Offset address of SCR1 register for OCV.
***********************************************************************************************************************/
#define IMPDRV_REG_OCV_SCR1         (0x0018U)           /**< Offset address of SCR1 register for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IFCF
 * Offset address of CNF register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_CNF          (0x0008U)           /**< Offset address of CNF register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_THREAD_OFFSET
 * H/W Register offset for DMA sub-thread.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_THREAD_OFFSET    (0x00000800U)       /**< H/W Register offset for DMA sub-thread. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMR_INIT_VAL
 * Initial value of interrupt mask register.
***********************************************************************************************************************/
#define IMPDRV_REG_IMR_INIT_VAL     (0xE007FFFFU)       /**< Initial value of interrupt mask register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_INTEN_CORE_MAX
 * Maximum number of cores for the Interrupt.
***********************************************************************************************************************/
#define IMPDRV_INTEN_CORE_MAX       (19U)               /**< Maximum number of cores for the Interrupt. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_G0INTSEL
 * Offset address of hardware register for G0INTSEL.
***********************************************************************************************************************/
#define IMPDRV_REG_G0INTSEL         (0x0110U)           /**< Offset address of hardware register for G0INTSEL. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_G1INTSEL
 * Offset address of hardware register for G1INTSEL.
***********************************************************************************************************************/
#define IMPDRV_REG_G1INTSEL         (0x0114U)           /**< Offset address of hardware register for G1INTSEL. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_G2INTSEL
 * Offset address of hardware register for G2INTSEL.
***********************************************************************************************************************/
#define IMPDRV_REG_G2INTSEL         (0x0118U)           /**< Offset address of hardware register for G2INTSEL. */
/*******************************************************************************************************************//**
 * @def IMPDRV_GROUP_MAX
 * Maximum number of interrupt groups.
***********************************************************************************************************************/
#define IMPDRV_GROUP_MAX            (5U)                /**< Maximum number of interrupt groups. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_GROUP_INIT_VAL
 * Initial value of group interrupt select register.
***********************************************************************************************************************/
#define IMPDRV_REG_GROUP_INIT_VAL   (0x00000000U)       /**< Initial value of group interrupt select register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_INTSTS
 * Offset address of INTSTS register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_INTSTS       (0x0010U)           /**< Offset address of INTSTS register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_INTEN
 * Offset address of INTEN register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_INTEN        (0x0014U)           /**< Offset address of INTEN register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_TRAP
 *  TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_TRAP      (0x00000040U)       /**< TRAP interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_MASKCPU
 *  MASKCPU interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_MASKCPU   (0x10000000U)       /**< MASKCPU interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_APIPINT
 *  APIPINT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_APIPINT   (0x00000001U)       /**< APIPINT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_HPINT
 *  HPINT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_HPINT     (0x00000002U)       /**< HPINT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_WUP
 *  WUP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_WUP       (0x04000000U)       /**< WUP interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_INT
 *  INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_INT       (0x00000020U)       /**< INT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_IER
 *  IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_IER       (0x00000080U)       /**< IER interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_INTSTS_TRAP
 *  TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMPS_INTSTS_TRAP      (0x00000040U)       /**< TRAP interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_OCV_MEMINITR
 * Offset address of MEMINITR register for OCV.
***********************************************************************************************************************/
#define IMPDRV_REG_OCV_MEMINITR     (0x00F8U)           /**< Offset address of MEMINITR register for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_MEM_FUNC_SA
 * Offset address of SA register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_MEM_FUNC_SA  (0x0B78U)           /**< Offset address of SA register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_HMDATA_VAL
 * HMDATA_VAL register value for IMP.
***********************************************************************************************************************/
#define IMPDRV_IMP_HMDATA_VAL       (0x0000U)           /**< HMDATA_VAL register value for IMP.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IFCTL
 * Offset address of CIFCTL register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_IFCTL        (0x001CU)           /**< Offset address of IFCTL register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_IFCTL_EXE
 * EXE register value for IMP.
***********************************************************************************************************************/
#define IMPDRV_IMP_IFCTL_EXE        (0x00000001U)       /**< EXE register value for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IFCFG
 * Offset address of CNFG register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_IFCFG        (0x0018U)           /**< Offset address of CNFG register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IFCF
 * Offset address of CNF register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_CNF          (0x0008U)           /**< Offset address of CNF register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_IFCFG_VAL
 * IFCFG_VAL register value for IMP.
***********************************************************************************************************************/
#define IMPDRV_IMP_IFCFG_VAL        (0x010010CCU)       /**< IFCFG_VAL register value for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_MASKCPU
 *  MASKCPU interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_MASKCPU   (0x10000000U)       /**< MASKCPU interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_APIPINT
 *  APIPINT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_APIPINT   (0x00000001U)       /**< APIPINT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_HPINT
 *  HPINT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_HPINT     (0x00000002U)       /**< HPINT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_WUP
 *  WUP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_WUP       (0x04000000U)       /**< WUP interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_INT
 *  INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_INT       (0x00000020U)       /**< INT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_INTSTS_IER
 *  IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_IMP_INTSTS_IER       (0x00000080U)       /**< IER interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_SYNCCR0
 * Offset address of SYNCCR0 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_SYNCCR0      (0x0040U)           /**< Offset address of SYNCCR0 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_SYNCCR1
 * Offset address of SYNCCR1 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_SYNCCR1      (0x0044U)           /**< Offset address of SYNCCR1 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_SYNCCR2
 * Offset address of SYNCCR2 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_SYNCCR2      (0x0048U)           /**< Offset address of SYNCCR2 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_SYNCCR03
 * Offset address of SYNCCR3 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_SYNCCR3      (0x004CU)           /**< Offset address of SYNCCR03 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_HWRSC_NAME_MAX
 * Maximum length of hardware resource name.
***********************************************************************************************************************/
#define IMPDRV_HWRSC_NAME_MAX           (32U)       /** Maximum length of hardware resource name    */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_RAMTSTR
 * Offset address of hardware register for RAMTSTR.
***********************************************************************************************************************/
#define IMPDRV_REG_RAMTSTR              (0x8120)    /** Offset address of hardware register for RAMTSTR.    */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_INFO_SIZE1
 * Mult-Bank memory init register info1.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_INFO_SIZE1         (3U)               /**< Mult-Bank memory init register info1. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_INFO_SIZE2
 * Mult-Bank memory init register info2.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_INFO_SIZE2         (7U)               /**< Mult-Bank memory init register info2. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_INFO_SIZE3
 * Mult-Bank memory init register info3.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_INFO_SIZE3         (5U)               /**< Mult-Bank memory init register info3. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_MB_MEM_INIT_ODD
 * Multi-Bank memory odd initialization value.
***********************************************************************************************************************/
#define IMPDRV_REG_MB_MEM_INIT_ODD       (0x0000AAAA)    /** Multi-Bank memory odd initialization value.    */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_MB_MEM_INIT_EVEN
 * Multi-Bank memory even initialization value.
***********************************************************************************************************************/
#define IMPDRV_REG_MB_MEM_INIT_EVEN      (0x00005555)    /** Multi-Bank memory even initialization value.   */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_PROTECT_EDC
 * EDC mode register value.
***********************************************************************************************************************/
#define IMPDRV_REG_PROTECT_EDC           (0x00000000U)   /** EDC mode register value.                       */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_PROTECT_ECC
 * ECC mode register value.
***********************************************************************************************************************/
#define IMPDRV_REG_PROTECT_ECC           (0x80000000U)   /** ECC mode register value.                       */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_CORENUM_VAL
 * Maximum number of cores for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_CORENUM_VAL          (4U)                /**< Maximum number of cores for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_CORENUM0MAIN
 * DMA Core 0 Main thread identification value.
***********************************************************************************************************************/
#define IMPDRV_DMA_CORENUM0MAIN         (0U)                /**< DMA Core 0 Main thread identification value. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_CORENUM0SUB
 * DMA Core 0 Sub thread identification value.
***********************************************************************************************************************/
#define IMPDRV_DMA_CORENUM0SUB          (1U)                /**< DMA Core 0 Sub thread identification value.  */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_CORENUM1MAIN
 * DMA Core 1 Main thread identification value.
***********************************************************************************************************************/
#define IMPDRV_DMA_CORENUM1MAIN         (2U)                /**< DMA Core 1 Main thread identification value. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_CORENUM1SUB
 * DMA Core 1 Sub thread identification value.
***********************************************************************************************************************/
#define IMPDRV_DMA_CORENUM1SUB          (3U)                /**< DMA Core 1 Sub thread identification value.  */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_VCR
 * Offset address of VCR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_VCR              (0x0000U)           /**< Offset address of VCR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SCTLR
 * Offset address of SCTLR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SCTLR            (0x0004U)           /**< Offset address of SCTLR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SR
 * Offset address of SR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SR               (0x0008U)           /**< Offset address of SR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SCR
 * Offset address of SCR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SCR              (0x000CU)           /**< Offset address of SCR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SER
 * Offset address of VCR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SER              (0x0010U)           /**< Offset address of VCR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_IMR
 * Offset address of IMR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_IMR              (0x0014U)           /**< Offset address of IMR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SCTLR1
 * Offset address of SCTLR1 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SCTLR1           (0x0018U)           /**< Offset address of SCTLR1 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_CLSAR
 * Offset address of CLSAR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_CLSAR            (0x0028U)           /**< Offset address of CLSAR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SR1
 * Offset address of SR1 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SR1              (0x0030U)           /**< Offset address of SR1 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SYNCCR0
 * Offset address of SYNCCR0 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SYNCCR0          (0x00E8U)           /**< Offset address of SYNCCR0 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SYNCCR1
 * Offset address of SYNCCR1 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SYNCCR1          (0x00ECU)           /**< Offset address of SYNCCR1 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SYNCCR2
 * Offset address of SYNCCR2 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SYNCCR2          (0x00F0U)           /**< Offset address of SYNCCR2 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_SYNCCR3
 * Offset address of SYNCCR3 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_SYNCCR3          (0x00F4U)           /**< Offset address of SYNCCR3 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_VCR
 * Hardware version value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_VCR                  (0x19102516U)       /**< Hardware version value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SCTLR_SWRST
 * Hardware version value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_SCTLR_SWRST          (0x80000000U)       /**< Hardware version value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SCTLR_CLR
 * Hardware version value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_SCTLR_CLR            (0x00000000U)       /**< Hardware version value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_VIMPDRV_DMA_SCTLR1_PSCR
 * Hardware version value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_SCTLR1_PS            (0x80000000U)       /**< Hardware version value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_THREAD_OFFSET
 * H/W Register offset for DMA sub-thread.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_THREAD_OFFSET    (0x00000800U)       /**< H/W Register offset for DMA sub-thread. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SR_TEND
 *  SA_TEND interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMA_SR_TEND              (0x00000001U)       /**<SA_TEND interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SR_TRAP
 * TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMA_SR_TRAP              (0x00000010U)       /**< TRAP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SR_IER
 * IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMA_SR_IER               (0x00000020U)       /**< IER interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SR_INT
 * INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMA_SR_INT               (0x00000040U)       /**< INT interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SR_WUP
 * WUP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMA_SR_WUP               (0x00000080U)       /**< WUP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SER_FIX
 * Status Enable Registers that are always bit 1.
***********************************************************************************************************************/
#define IMPDRV_DMA_SER_FIX              (0x0000F300U)       /**< Status Enable Registers that are always bit 1.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_RAMTSTR
 * Offset address of RAMTSTR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_RAMTSTR              (0x00D0U)           /**< Offset address of RAMTSTR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MASK
 * Bit mask of RAMTSTR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_MASK                 (0x8000U)           /**< Bit mask of RAMTSTR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_LOOPTIME_VAL
 * read count for register.
***********************************************************************************************************************/
#define IMPDRV_DMA_LOOPTIME_VAL         (8U)                /**< read count for register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_INFO_SIZE1
 * Mult-Bank memory init register info1.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_INFO_SIZE1         (3U)               /**< Mult-Bank memory init register info1. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_INFO_SIZE2
 * Mult-Bank memory init register info2.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_INFO_SIZE2         (7U)               /**< Mult-Bank memory init register info2. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_INFO_SIZE3
 * Mult-Bank memory init register info3.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_INFO_SIZE3         (5U)               /**< Mult-Bank memory init register info3. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_WRITE_NUM_ODD
 * Odd mult-Bank memory init register write number of times.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_WRITE_NUM_ODD      (8U)       /**< Odd mult-Bank memory init register write number of times. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MB_WRITE_NUM_EVEN
 * Even mult-Bank memory init register write number of times.
***********************************************************************************************************************/
#define IMPDRV_DMA_MB_WRITE_NUM_EVEN     (8U)       /**< Even mult-Bank memory init register write number of times. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_IMGSIZER
 * Offset address of IMGSIZER register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_IMGSIZER          (0x0094U)           /**< Offset address of IMGSIZER register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_IMGSIZER_VAL
 * IMGSIZER register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_IMGSIZER_VAL          (0x00800001U)       /**< IMGSIZER register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_FCR0
 * Offset address of FCR0 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_FCR0              (0x00A0U)           /**< Offset address of FCR0 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_FCR0_VAL
 * FCR0 register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_FCR0_VAL              (0x000000CCU)       /**< FCR0 register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_FCR1
 * Offset address of FCR1 register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_FCR1              (0x00ACU)           /**< Offset address of FCR1 register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_FCR1_VAL
 * FCR1 register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_FCR1_VAL              (0x90000000U)       /**< FCR1 register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S0SAR
 * Offset address of S0SAR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S0SAR             (0x0040U)           /**< Offset address of S0SAR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S0SAR_ODD_BASE_ADDR
 * S0SAR register value for DMA odd bank.
***********************************************************************************************************************/
#define IMPDRV_DMA_S0SAR_ODD_BASE_ADDR    (0xED020000U)       /**< S0SAR register value for DMA odd bank. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S0SAR_EVEN_BASE_ADDR
 * S0SAR register value for DMA even bank.
***********************************************************************************************************************/
#define IMPDRV_DMA_S0SAR_EVEN_BASE_ADDR   (0xED000000U)       /**< S0SAR register value for DMA even bank. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S0SAR_OFFSET
 * S0SAR register offset for DMA even bank.
***********************************************************************************************************************/
#define IMPDRV_DMA_S0SAR_OFFSET           (0x00040000U)       /**< S0SAR register offset for DMA even bank. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S0STR
 * Offset address of S0STR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S0STR             (0x0044U)           /**< Offset address of S0STR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S0STR_VAL
 * S0STR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S0STR_VAL             (0x00000020U)       /**< S0STR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S0DATAR
 * Offset address of S0DATAR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S0DATAR           (0x004CU)           /**< Offset address of S0DATAR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S0DATAR_VAL
 * S0DATAR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S0DATAR_VAL           (0x00000000U)       /**< S0DATAR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S0CR
 * Offset address of S0CR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S0CR              (0x0050U)           /**< Offset address of S0CR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S0CR_VAL
 * S0CR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S0CR_VAL              (0x80000003U)       /**< S0CR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S1SAR
 * Offset address of S1SAR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S1SAR             (0x0060U)           /**< Offset address of S1SAR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S1SAR_VAL
 * S1SAR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S1SAR_VAL             (0x00000000U)       /**< S1SAR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S1STR
 * Offset address of S1STR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S1STR             (0x0064U)           /**< Offset address of S1STR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S1STR_VAL
 * S1STR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S1STR_VAL             (0x00000020U)       /**< S1STR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S1DATAR
 * Offset address of S1DATAR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S1DATAR           (0x006CU)           /**< Offset address of S1DATAR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S1DATAR_VAL
 * S1DATAR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S1DATAR_VAL           (0x00000000U)       /**< S1DATAR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_S1CR
 * Offset address of S1CR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_S1CR              (0x0070U)           /**< Offset address of S1CR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_S1CR_VAL
 * S1CR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_S1CR_VAL              (0x00000003U)       /**< S1CR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_D0SAR
 * Offset address of D0SAR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_D0SAR             (0x0080U)           /**< Offset address of D0SAR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_D0STR
 * Offset address of D0STR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_D0STR             (0x0084U)           /**< Offset address of D0STR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_D0STR_VAL
 * D0STR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_D0STR_VAL             (0x00000020U)       /**< D0STR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_D0CR
 * Offset address of D0CR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_D0CR              (0x0090U)           /**< Offset address of D0CR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_D0CR_VAL
 * D0CR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_D0CR_VAL              (0x00000003U)       /**< D0CR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_DSWPR
 * Offset address of DSWPR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_DSWPR             (0x0038U)           /**< Offset address of DSWPR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_DSWPR_VAL
 * DSWPR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_DSWPR_VAL             (0x00000000U)       /**< DSWPR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMA_TSCR
 * Offset address of TSCR register for DMA.
***********************************************************************************************************************/
#define IMPDRV_REG_DMA_TSCR              (0x0020U)           /**< Offset address of TSCR register for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_TSCR_VAL
 * TSCR register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_TSCR_VAL              (0x00330003U)       /**< TSCR register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_SCTLR0_MB_VAL
 * SCTLR0 register value for DMA.
***********************************************************************************************************************/
#define IMPDRV_DMA_SCTLR0_MB_VAL          (0x00000001U)       /**< SCTLR0 multi-bank register value for DMA. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_IFCFG_VAL
 * IFCFG_VAL register value for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_IMPS_IFCFG_VAL        (0x010010CCU)       /**< IFCFG_VAL register value for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_IFCF
 * Offset address of CNF register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_CNF          (0x0008U)           /**< Offset address of CNF register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_INTSTS
 * Offset address of INTSTS register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_INTSTS       (0x0010U)           /**< Offset address of INTSTS register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_TRAP
 * TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_TRAP         (0x00000001U)       /**< TRAP interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_IER
 * IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_IER          (0x00000002U)       /**< IER interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_INT
 * INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_INT          (0x00000004U)       /**< INT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_PBCOVF
 *PBCOVF interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_PBCOVF       (0x00000008U)       /**< PBCOVF interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_SBO0ME
 * SBO0ME interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_SBO0ME       (0x00000010U)       /**< SBO0ME interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_USIER
 * USIER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_USIER        (0x00001000U)       /**< USIER interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_USINT
 * USINT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_USINT        (0x00002000U)       /**< USINT interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_SR1_WUPCOVF
 * WUPCOVF interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_OCV_SR1_WUPCOVF      (0x00004000U)       /**< WUPCOVF interrupt enable registration. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_ICR2_MASK
 * Shader thread mask bits of used in ICR2 register.
***********************************************************************************************************************/
#define IMPDRV_OCV_ICR2_MASK        (0xFFFFFFFFU)       /**< Shader thread mask bits of used in ICR2 register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_MCR0_DCBANKSEL0
 * DCBANKSEL0 register value for OCV.
 * TODO: confirm setting
***********************************************************************************************************************/
#define IMPDRV_OCV_MCR0_DCBANKSEL0  (0x00040000U)       /**< DCBANKSEL0register value for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_OCV_MCR0_DCBANKSEL1
 * DCBANKSEL1 register value for OCV.
 * TODO: confirm setting
***********************************************************************************************************************/
#define IMPDRV_OCV_MCR0_DCBANKSEL1  (0x05000000U)       /**< DCBANKSEL1 register value for OCV. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_SR_TEND
 *  SA_TEND interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMAS_SR_TEND              (0x00000001U)       /**<SA_TEND interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_SR_TRAP
 * TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMAS_SR_TRAP              (0x00000010U)       /**< TRAP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_SR_IER
 * IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMAS_SR_IER               (0x00000020U)       /**< IER interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_SR_INT
 * INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMAS_SR_INT               (0x00000040U)       /**< INT interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_SR_WUP
 * WUP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_DMAS_SR_WUP               (0x00000080U)       /**< WUP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_SER_FIX
 * Status Enable Registers that are always bit 1.
***********************************************************************************************************************/
#define IMPDRV_DMAS_SER_FIX              (0x0000F300U)       /**< Status Enable Registers that are always bit 1.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_RAMTSTR
 * Offset address of RAMTSTR register for DMAS.
***********************************************************************************************************************/
#define IMPDRV_DMAS_RAMTSTR              (0x00D0U)           /**< Offset address of RAMTSTR register for DMAS. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_MASK
 * Bit mask of RAMTSTR register for DMAS.
***********************************************************************************************************************/
#define IMPDRV_DMAS_MASK                 (0x8000U)           /**< Bit mask of RAMTSTR register for DMAS. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMAS_LOOPTIME_VAL
 * read count for register.
***********************************************************************************************************************/
#define IMPDRV_DMAS_LOOPTIME_VAL         (8U)                /**< read count for register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMAS_SYNCCR0
 * Offset address of SYNCCR0 register for DMAS.
***********************************************************************************************************************/
#define IMPDRV_REG_DMAS_SYNCCR0          (0x00E8U)           /**< Offset address of SYNCCR0 register for DMAS. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_DMAS_SCR
 * Offset address of SCR register for DMAS.
***********************************************************************************************************************/
#define IMPDRV_REG_DMAS_SCR              (0x000CU)           /**< Offset address of SCR register for DMAS. */
/*******************************************************************************************************************//**
 * @def IMPDRV_PSC_SR_TEND
 *  TEND interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_PSC_SR_TEND          (0x00000001U)       /**< TEND interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_PSC_SR_TRAP
 * TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_PSC_SR_TRAP          (0x00000010U)       /**< TRAP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_PSC_SR_IER
 *  IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_PSC_SR_IER           (0x00000020U)       /**< IER interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_PSC_SR_INT
 *  INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_PSC_SR_INT           (0x00000040U)       /**< INT interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_PSC_SR_WUP
 *  WUP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_PSC_SR_WUP           (0x00010000U)       /**< WUP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_PSC_SCTLR0
 * Offset address of CTLR0 register for PSC.
***********************************************************************************************************************/
#define IMPDRV_REG_PSC_SCTLR0       (0x0004U)           /**< Offset address of CTLR0 register for PSC. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_PSC_SCR
 * Offset address of SCR register for PSC.
***********************************************************************************************************************/
#define IMPDRV_REG_PSC_SCR          (0x000CU)           /**< Offset address of SCR register for PSC. */
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_SR_TRAP
 *  TRAP interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_CNN_SR_TRAP          (0x00000001U)       /**< TRAP interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_SR_IER
 *  IER interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_CNN_SR_IER           (0x00000002U)       /**< IER interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_SR_INT
 *  INT interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_CNN_SR_INT           (0x00000004U)       /**< INT interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_SR_MSCO
 *  MSCO interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_CNN_SR_MSCO          (0x00000008U)       /**< MSCO interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_SR_WUPCOVF
 *  WUPCOVF interrupt enable registration.
***********************************************************************************************************************/
#define IMPDRV_CNN_SR_WUPCOVF       (0x00000010U)       /**< WUPCOVF interrupt enable registration.*/
/*******************************************************************************************************************//**
 * @def IMPDRV_CNN_SCLP_START
 * CNN_SCLP_START register value for CNN.
***********************************************************************************************************************/
#define IMPDRV_CNN_SCLP_START       (0x00000001U)       /**< CNN_SCLP_START register value for CNN. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_CNN_SWRST
 * Offset address of hardware register for SWRST.
***********************************************************************************************************************/
#define IMPDRV_REG_CNN_SWRST        (0x0008U)           /**< Offset address of hardware register for SWRST. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_CNN_SRC
 * Offset address of hardware register for SRC.
***********************************************************************************************************************/
#define IMPDRV_REG_CNN_SRC          (0x0018U)           /**< Offset address of hardware register for SRC. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_MEM_SIZE_BUSCHK
 *  Memory size for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMP_MEM_SIZE_BUSCHK      (512U)          /** Memory size for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_MEM_ALIGN_BUSCHK
 *  Memory alignment for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMP_MEM_ALIGN_BUSCHK     (127U)          /** Memory alignment for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_MEM_MAX_ADRS_BUSCHK
 *  Maximum memory address for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMP_MEM_MAX_ADRS_BUSCHK  (0xFFFFFFFFU)   /** Maximum memory address for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_SEND_TIMEOUT_BUSCHK
 *  Timeout period for send queue of bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMP_SEND_TIMEOUT_BUSCHK  (0U)            /** Timeout period for send queue of bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_REG_MAX_ADRS_CNFCHK
 *  End of offset address for ConfRegCheck of IMP.
***********************************************************************************************************************/
#define IMPDRV_IMP_REG_MAX_ADRS_CNFCHK  (0x0001FFFFU)   /** End of offset address for ConfRegCheck of IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APMAG
 * Offset address of APMAG register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APMAG        (0x0114U)           /**< Offset address of APMAG register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APCLPX
 * Offset address of APCLPX register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APCLPX       (0x012CU)           /**< Offset address of APCLPX register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APCFG
 * Offset address of APCFG register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APCFG        (0x013CU)           /**< Offset address of APCFG register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APSBSP
 * Offset address of APSBSP register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APSBSP       (0x0104U)           /**< Offset address of APSBSP register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APSIZE_SA
 * Offset address of APSIZE_SA register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APSIZE_SA    (0x0118U)           /**< Offset address of APSIZE_SA register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APSIZE_SB
 * Offset address of APSIZE_SB register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APSIZE_SB    (0x011CU)           /**< Offset address of APSIZE_SB register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APSIZE_DST
 * Offset address of APSIZE_DST register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APSIZE_DST   (0x0120U)           /**< Offset address of APSIZE_DST register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_APDLY
 * Offset address of APDLY register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_APDLY        (0x0110U)           /**< Offset address of APDLY register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IPFUN
 * Offset address of IPFUN register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_IPFUN        (0x0800U)           /**< Offset address of IPFUN register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IPFUN2
 * Offset address of IPFUN2 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_IPFUN2       (0x0804U)           /**< Offset address of IPFUN2 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_IPFORM
 * Offset address of IPFORM register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_IPFORM       (0x0808U)           /**< Offset address of IPFORM register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_CNST
 * Offset address of CNST register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_CNST         (0x0814U)           /**< Offset address of CNST register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_BINTHR
 * Offset address of BINTHR register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_BINTHR       (0x0818U)           /**< Offset address of BINTHR register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_BINTHR2
 * Offset address of BINTHR2 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_BINTHR2      (0x081CU)           /**< Offset address of BINTHR2 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_KNLMSK
 * Offset address of KNLMSK register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_KNLMSK       (0x0820U)           /**< Offset address of KNLMSK register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_KNLMSK2
 * Offset address of KNLMSK2 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_KNLMSK2      (0x0824U)           /**< Offset address of KNLMSK2 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_LMCTL
 * Offset address of LMCTL register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_LMCTL        (0x0828U)           /**< Offset address of LMCTL register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_LABCNT
 * Offset address of LABCNT register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_LABCNT       (0x082CU)           /**< Offset address of LABCNT register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF02
 * Offset address of COEFF02 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF02      (0x0830U)           /**< Offset address of COEFF02 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF35
 * Offset address of COEFF35 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF35      (0x0834U)           /**< Offset address of COEFF35 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF68
 * Offset address of COEFF68 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF68      (0x0838U)           /**< Offset address of COEFF68 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF911
 * Offset address of COEFF911 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF911     (0x083CU)           /**< Offset address of COEFF911 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF1214
 * Offset address of COEFF1214 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF1214    (0x0840U)           /**< Offset address of COEFF1214 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF15
 * Offset address of COEFF15 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF15      (0x0844U)           /**< Offset address of COEFF15 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF1820
 * Offset address of COEFF1820 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF1820    (0x0848U)           /**< Offset address of COEFF1820 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF2123
 * Offset address of COEFF2123 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF2123    (0x084CU)           /**< Offset address of COEFF2123 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF24
 * Offset address of COEFF24 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF24      (0x0850U)           /**< Offset address of COEFF24 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF02H
 * Offset address of COEFF02H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF02H     (0x0854U)           /**< Offset address of COEFF02H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF35H
 * Offset address of COEFF35H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF35H     (0x0858U)           /**< Offset address of COEFF35H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF68H
 * Offset address of COEFF68H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF68H     (0x085CU)           /**< Offset address of COEFF68H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF911H
 * Offset address of COEFF911H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF911H    (0x0860U)           /**< Offset address of COEFF911H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF1214H
 * Offset address of COEFF1214H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF1214H   (0x0864U)           /**< Offset address of COEFF1214H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF1517H
 * Offset address of COEFF1517H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF1517H   (0x0868U)           /**< Offset address of COEFF1517H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF1820H
 * Offset address of COEFF1820H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF1820H   (0x086CU)           /**< Offset address of COEFF1820H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF2123H
 * Offset address of COEFF2123H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF2123H   (0x0870U)           /**< Offset address of COEFF2123H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_COEFF24H
 * Offset address of COEFF24H register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_COEFF24H     (0x0874U)           /**< Offset address of COEFF24H register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_PFFTASEL1
 * Offset address of PFFTASEL1 register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_PFFTASEL1    (0x0A80U)           /**< Offset address of PFFTASEL1 register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_PFFTAMSK
 * Offset address of PFFTAMSK register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_PFFTAMSK     (0x0A88U)           /**< Offset address of PFFTAMSK register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMP_PFFTBMSK
 * Offset address of PFFTBMSK register for IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMP_PFFTBMSK     (0x0A94U)           /**< Offset address of PFFTBMSK register for IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APSASP
 * Offset address of APSASP register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APSASP       (0x0100U)           /**< Offset address of APSASP register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APSBSP
 * Offset address of APSBSP register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APSBSP       (0x0104U)           /**< Offset address of APSBSP register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APDSP
 * Offset address of APSBSP register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APDSP        (0x0108U)           /**< Offset address of APSBSP register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APLNG
 * Offset address of APLNG register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APLNG        (0x010CU)           /**< Offset address of APLNG register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APDLY
 * Offset address of APDLY register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APDLY        (0x0110U)           /**< Offset address of APDLY register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APMAG
 * Offset address of APMAG register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APMAG        (0x0114U)           /**< Offset address of APMAG register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APSIZE_SA
 * Offset address of APSIZE_SA register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APSIZE_SA    (0x0118U)           /**< Offset address of APSIZE_SA register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APSIZE_SB
 * Offset address of APSIZE_SB register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APSIZE_SB    (0x011CU)           /**< Offset address of APSIZE_SB register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APSIZE_DST
 * Offset address of APSIZE_DST register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APSIZE_DST   (0x0120U)           /**< Offset address of APSIZE_DST register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APCMD
 * Offset address of APCMD register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APCMD        (0x0128U)           /**< Offset address of APCMD register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APCLPX
 * Offset address of APCLPX register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APCLPX       (0x012CU)           /**< Offset address of APCLPX register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_APCFG
 * Offset address of APCFG register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_APCFG        (0x013CU)           /**< Offset address of APCFG register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_IPFUN
 * Offset address of IPFUN register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_IPFUN        (0x0800U)           /**< Offset address of IPFUN register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_IPFUN2
 * Offset address of IPFUN2 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_IPFUN2       (0x0804U)           /**< Offset address of IPFUN2 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_IPFORM
 * Offset address of IPFORM register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_IPFORM       (0x0808U)           /**< Offset address of IPFORM register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_CNST
 * Offset address of CNST register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_CNST         (0x0814U)           /**< Offset address of CNST register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_BINTHR
 * Offset address of BINTHR register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_BINTHR       (0x0818U)           /**< Offset address of BINTHR register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_BINTHR2
 * Offset address of BINTHR2 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_BINTHR2      (0x081CU)           /**< Offset address of BINTHR2 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_KNLMSK
 * Offset address of KNLMSK register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_KNLMSK       (0x0820U)           /**< Offset address of KNLMSK register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_KNLMSK2
 * Offset address of KNLMSK2 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_KNLMSK2      (0x0824U)           /**< Offset address of KNLMSK2 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_LMCTL
 * Offset address of LMCTL register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_LMCTL        (0x0828U)           /**< Offset address of LMCTL register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_LABCNT
 * Offset address of LABCNT register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_LABCNT       (0x082CU)           /**< Offset address of LABCNT register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF02
 * Offset address of COEFF02 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF02      (0x0830U)           /**< Offset address of COEFF02 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF35
 * Offset address of COEFF35 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF35      (0x0834U)           /**< Offset address of COEFF35 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF68
 * Offset address of COEFF68 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF68      (0x0838U)           /**< Offset address of COEFF68 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF911
 * Offset address of COEFF911 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF911     (0x083CU)           /**< Offset address of COEFF911 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF1214
 * Offset address of COEFF1214 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF1214    (0x0840U)           /**< Offset address of COEFF1214 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF15
 * Offset address of COEFF15 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF15      (0x0844U)           /**< Offset address of COEFF15 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF1820
 * Offset address of COEFF1820 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF1820    (0x0848U)           /**< Offset address of COEFF1820 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF2123
 * Offset address of COEFF2123 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF2123    (0x084CU)           /**< Offset address of COEFF2123 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF24
 * Offset address of COEFF24 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF24      (0x0850U)           /**< Offset address of COEFF24 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF02H
 * Offset address of COEFF02H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF02H     (0x0854U)           /**< Offset address of COEFF02H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF35H
 * Offset address of COEFF35H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF35H     (0x0858U)           /**< Offset address of COEFF35H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF68H
 * Offset address of COEFF68H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF68H     (0x085CU)           /**< Offset address of COEFF68H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF911H
 * Offset address of COEFF911H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF911H    (0x0860U)           /**< Offset address of COEFF911H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF1214H
 * Offset address of COEFF1214H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF1214H   (0x0864U)           /**< Offset address of COEFF1214H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF1517H
 * Offset address of COEFF1517H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF1517H   (0x0868U)           /**< Offset address of COEFF1517H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF1820H
 * Offset address of COEFF1820H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF1820H   (0x086CU)           /**< Offset address of COEFF1820H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF2123H
 * Offset address of COEFF2123H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF2123H   (0x0870U)           /**< Offset address of COEFF2123H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_COEFF24H
 * Offset address of COEFF24H register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_COEFF24H     (0x0874U)           /**< Offset address of COEFF24H register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_PFFTASEL1
 * Offset address of PFFTASEL1 register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_PFFTASEL1    (0x0A80U)           /**< Offset address of PFFTASEL1 register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_PFFTAMSK
 * Offset address of PFFTAMSK register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_PFFTAMSK     (0x0A88U)           /**< Offset address of PFFTAMSK register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_IMPS_PFFTBMSK
 * Offset address of PFFTBMSK register for Slim-IMP.
***********************************************************************************************************************/
#define IMPDRV_REG_IMPS_PFFTBMSK     (0x0A94U)           /**< Offset address of PFFTBMSK register for Slim-IMP. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_APCMD_EX
 * EX bit in APCMD Register.
***********************************************************************************************************************/
#define IMPDRV_IMP_APCMD_EX         (0x80000000U)       /**< EX bit in APCMD Register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_APCMD_ACSCNT_SA
 * ACSCNT_SA bit in APCMD Register.
***********************************************************************************************************************/
#define IMPDRV_IMP_APCMD_ACSCNT_SA  (0x00080000U)       /**< ACSCNT_SA bit in APCMD Register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMP_APCMD_ACSCNT_DS
 * ACSCNT_DS bit in APCMD Register.
***********************************************************************************************************************/
#define IMPDRV_IMP_APCMD_ACSCNT_DS  (0x00010000U)       /**< ACSCNT_DS bit in APCMD Register. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_MEM_SIZE_BUSCHK
 *  Memory size for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMPS_MEM_SIZE_BUSCHK      (512U)          /** Memory size for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_MEM_ALIGN_BUSCHK
 *  Memory alignment for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMPS_MEM_ALIGN_BUSCHK     (127U)          /** Memory alignment for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_IMPS_MEM_MAX_ADRS_BUSCHK
 *  Maximum memory address for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_IMPS_MEM_MAX_ADRS_BUSCHK  (0xFFFFFFFFU)   /** Maximum memory address for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MEM_SIZE_BUSCHK
 *  Memory size for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_DMA_MEM_SIZE_BUSCHK      (512U)          /** Memory size for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MEM_ALIGN_BUSCHK
 *  Memory alignment for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_DMA_MEM_ALIGN_BUSCHK     (127U)          /** Memory alignment for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_DMA_MEM_MAX_ADRS_BUSCHK
 *  Maximum memory address for Bus interface check.
***********************************************************************************************************************/
#define IMPDRV_DMA_MEM_MAX_ADRS_BUSCHK  (0xFFFFFFFFU)   /** Maximum memory address for Bus interface check. */
/*******************************************************************************************************************//**
 * @def IMPDRV_REG_PROTECT_MASK
 * Bitmask for Memory protection mode.
***********************************************************************************************************************/
#define IMPDRV_REG_PROTECT_MASK          (0x80000000U)   /** Bitmask for Memory protection mode.            */

/* define macros for MSCO callback */
#define OFS_MAX_VAL_THRES		(0x228)
#define OFS_MIN_VAL_THRES		(0x22C)
#define OFS_MAXSUM_CNT_THRES	(0x230)
#define OFS_MINSUM_CNT_THRES	(0x234)
#define OFS_MAXSUM_CNT 			(0x220u)
#define OFS_MINSUM_CNT 			(0x224u)

/* Physical address of SPMI0 */
#define OFFSETADDR_SPMI0                (0xED000000U)

/* Area size of SPMI0 */
#define SIZE_SPMI0                      (0x00200000U)

/* define IMP instance offset */
#define IT_IMP_REG_INSTANCE0    IMPDRV_REG_IMR
#define IT_IMP_REG_INSTANCE1    IMPDRV_REG_IMR1
#define IT_IMP_REG_INSTANCE2    IMPDRV_REG_IMR2
#define IT_IMP_REG_INSTANCE3    IMPDRV_REG_IMR3
#define IT_IMP_REG_INSTANCE4    IMPDRV_REG_IMR4

uint32_t imp_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);

uint32_t imps_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);

uint32_t ocv_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);

uint32_t dmac_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);

uint32_t dmacs_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);

uint32_t psc_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);

uint32_t cnn_get_inten_val(
    const bool      irq_mask[IMPDRV_IRQMASK_MAX]
);