// Seed: 3700189
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4
);
  assign id_0 = id_1;
  logic id_5 = id_3;
  type_12(
      id_3 != 1, id_1
  );
  logic id_6;
endmodule
