{
    "code": "module TopModule(\n    input logic clk,\n    input logic enable,\n    input logic reset,\n    input logic S,\n    input logic [2:0] ABC,\n    output logic Z\n);\n\n    logic [7:0] Q;\n\n    // Shift Register with asynchronous reset\n    always_ff @(posedge clk or posedge reset) begin\n        if (reset) begin\n            Q <= 8'b0;\n        end else if (enable) begin\n            Q <= {S, Q[7:1]};\n        end\n    end\n\n    // Multiplexer to select output based on ABC\n    always_comb begin\n        case (ABC)\n            3'b000: Z = Q[0];\n            3'b001: Z = Q[1];\n            3'b010: Z = Q[2];\n            3'b011: Z = Q[3];\n            3'b100: Z = Q[4];\n            3'b101: Z = Q[5];\n            3'b110: Z = Q[6];\n            3'b111: Z = Q[7];\n            default: Z = 1'b0;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    }
}