// Autogenerated using stratification.
requires "x86-configuration.k"

module VDIVPS-XMM-XMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vdivps R1:Xmm, R2:Xmm, R3:Xmm,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(mi(128, 0), concatenateMInt(concatenateMInt(Float2MInt( ( MInt2Float(extractMInt(getParentValue(R1, RSMap), 128, 160), 24, 8)  /Float  MInt2Float(extractMInt(getParentValue(R2, RSMap), 128, 160), 24, 8) ) , 32), Float2MInt( ( MInt2Float(extractMInt(getParentValue(R1, RSMap), 160, 192), 24, 8)  /Float  MInt2Float(extractMInt(getParentValue(R2, RSMap), 160, 192), 24, 8) ) , 32)), concatenateMInt(Float2MInt( ( MInt2Float(extractMInt(getParentValue(R1, RSMap), 192, 224), 24, 8)  /Float  MInt2Float(extractMInt(getParentValue(R2, RSMap), 192, 224), 24, 8) ) , 32), Float2MInt( ( MInt2Float(extractMInt(getParentValue(R1, RSMap), 224, 256), 24, 8)  /Float  MInt2Float(extractMInt(getParentValue(R2, RSMap), 224, 256), 24, 8) ) , 32)))) )


)

    </regstate>
endmodule

module VDIVPS-XMM-XMM-XMM-SEMANTICS
  imports VDIVPS-XMM-XMM-XMM
endmodule
/*
TargetInstr:
vdivps %xmm3, %xmm2, %xmm1
RWSet:
maybe read:{ %xmm2 %xmm3 }
must read:{ %xmm2 %xmm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx }

Circuit:
circuit:divps %xmm3, %xmm2    #  1     0     3      OPC=divps_xmm_xmm
circuit:vmovdqa %xmm2, %xmm8  #  2     0x3   4      OPC=vmovdqa_xmm_xmm
circuit:vmovdqa %ymm8, %ymm4  #  3     0x7   5      OPC=vmovdqa_ymm_ymm
circuit:vmovdqa %xmm4, %xmm1  #  4     0xc   4      OPC=vmovdqa_xmm_xmm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vdivps %xmm3, %xmm2, %xmm1

  maybe read:      { %xmm2 %xmm3 }
  must read:       { %xmm2 %xmm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

Circuits:

%ymm1  : 0x0₁₂₈ ∘ (div_single(%ymm2[127:96], %ymm3[127:96]) ∘ div_single(%ymm2[95:64], %ymm3[95:64]) ∘ (div_single(%ymm2[63:32], %ymm3[63:32]) ∘ div_single(%ymm2[31:0], %ymm3[31:0])))

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/