$date
	Sun Oct 23 04:12:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#395873
b10100 !
1"
#395874
b10100 &
b10100 %
1$
#395875
0"
#395878
b1010 &
b1010 %
#395882
b101 &
b101 %
#395886
b10000 &
b10000 %
#395890
b1000 &
b1000 %
#395894
b100 &
b100 %
#395898
b10 &
b10 %
#395902
b1 &
1#
b1 %
#395906
b0 &
b0 %
0#
0$
#1410155
b1110 !
1"
#1410158
b1110 &
b1110 %
1$
#1410159
0"
#1410162
b111 &
b111 %
#1410166
b10110 &
b10110 %
#1410170
b1011 &
b1011 %
#1410174
b100010 &
b100010 %
#1410178
b10001 &
b10001 %
#1410182
b110100 &
b110100 %
#1410186
b11010 &
b11010 %
#1410190
b1101 &
b1101 %
#1410194
b101000 &
b101000 %
#1410198
b10100 &
b10100 %
#1410202
b1010 &
b1010 %
#1410206
b101 &
b101 %
#1410210
b10000 &
b10000 %
#1410214
b1000 &
b1000 %
#1410218
b100 &
b100 %
#1410222
b10 &
b10 %
#1410226
b1 &
b1 %
1#
#1410230
b0 &
0#
b0 %
0$
#2346833
b10 !
1"
#2346834
b10 &
b10 %
1$
#2346835
0"
#2346838
b1 &
1#
b1 %
#2346842
b0 &
b0 %
0#
0$
#4500012
