Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 11 12:52:53 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net p/n_p2_reg[0]_i_1_n_0 is a gated clock net sourced by a combinational pin p/n_p2_reg[0]_i_1/O, cell p/n_p2_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net vga_c/clk_divider/r_25MHz_reg[1]_0 is a gated clock net sourced by a combinational pin vga_c/clk_divider/h_count_next[9]_i_2/O, cell vga_c/clk_divider/h_count_next[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vga_c/clk_divider/h_count_next[9]_i_2 is driving clock pin of 20 cells. This could lead to large hold time violations. Involved cells are:
vga_c/h_count_next_reg[0], vga_c/h_count_next_reg[1], vga_c/h_count_next_reg[2], vga_c/h_count_next_reg[3], vga_c/h_count_next_reg[4], vga_c/h_count_next_reg[5], vga_c/h_count_next_reg[6], vga_c/h_count_next_reg[7], vga_c/h_count_next_reg[8], vga_c/h_count_next_reg[9], vga_c/v_count_next_reg[0], vga_c/v_count_next_reg[1], vga_c/v_count_next_reg[2], vga_c/v_count_next_reg[3], vga_c/v_count_next_reg[4] (the first 15 of 20 listed)
Related violations: <none>


