Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jan 27 14:24:16 2025
| Host         : csews205 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gray_FSM_timing_summary_routed.rpt -pb gray_FSM_timing_summary_routed.pb -rpx gray_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : gray_FSM
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray_code[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.295ns (55.984%)  route 2.590ns (44.016%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[5]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_onehot_gray_code_reg[5]/Q
                         net (fo=4, routed)           0.894     1.412    FSM_onehot_gray_code_reg_n_0_[5]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     1.536 r  gray_code_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697     3.232    gray_code_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.653     5.885 r  gray_code_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.885    gray_code[2]
    V10                                                               r  gray_code[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray_code[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.261ns (57.539%)  route 2.406ns (42.461%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[6]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_onehot_gray_code_reg[6]/Q
                         net (fo=3, routed)           0.735     1.253    FSM_onehot_gray_code_reg_n_0_[6]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.377 r  gray_code_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.048    gray_code_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.619     5.667 r  gray_code_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.667    gray_code[0]
    W6                                                                r  gray_code[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray_code[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.255ns (57.826%)  route 2.374ns (42.174%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[5]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_onehot_gray_code_reg[5]/Q
                         net (fo=4, routed)           0.687     1.205    FSM_onehot_gray_code_reg_n_0_[5]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.329 r  gray_code_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.687     3.016    gray_code_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         2.613     5.630 r  gray_code_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.630    gray_code[1]
    V6                                                                r  gray_code[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 3.172ns (65.529%)  route 1.669ns (34.471%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE                         0.000     0.000 r  FSM_onehot_gray_code_reg[0]_lopt_replica/C
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  FSM_onehot_gray_code_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.669     2.187    FSM_onehot_gray_code_reg[0]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         2.654     4.841 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     4.841    z
    V11                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.033ns (46.244%)  route 1.201ns (53.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.201     2.235    reset_IBUF
    SLICE_X1Y6           FDPE                                         f  FSM_onehot_gray_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.033ns (46.244%)  route 1.201ns (53.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.201     2.235    reset_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_onehot_gray_code_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.033ns (46.244%)  route 1.201ns (53.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.201     2.235    reset_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_onehot_gray_code_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.033ns (46.244%)  route 1.201ns (53.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.201     2.235    reset_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_onehot_gray_code_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.033ns (46.244%)  route 1.201ns (53.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.201     2.235    reset_IBUF
    SLICE_X0Y6           FDCE                                         f  FSM_onehot_gray_code_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 1.033ns (46.244%)  route 1.201ns (53.756%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.201     2.235    reset_IBUF
    SLICE_X0Y6           FDCE                                         f  FSM_onehot_gray_code_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[3]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_gray_code_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    FSM_onehot_gray_code_reg_n_0_[3]
    SLICE_X0Y6           FDCE                                         r  FSM_onehot_gray_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.273%)  route 0.190ns (53.727%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[4]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_gray_code_reg[4]/Q
                         net (fo=3, routed)           0.190     0.354    FSM_onehot_gray_code_reg_n_0_[4]
    SLICE_X0Y6           FDCE                                         r  FSM_onehot_gray_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.164ns (44.641%)  route 0.203ns (55.359%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[5]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_gray_code_reg[5]/Q
                         net (fo=4, routed)           0.203     0.367    FSM_onehot_gray_code_reg_n_0_[5]
    SLICE_X0Y6           FDCE                                         r  FSM_onehot_gray_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_gray_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.141ns (29.966%)  route 0.330ns (70.034%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDPE                         0.000     0.000 r  FSM_onehot_gray_code_reg[0]/C
    SLICE_X1Y6           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_gray_code_reg[0]/Q
                         net (fo=1, routed)           0.330     0.471    z_OBUF
    SLICE_X1Y6           FDCE                                         r  FSM_onehot_gray_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[7]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_gray_code_reg[7]/Q
                         net (fo=3, routed)           0.340     0.504    FSM_onehot_gray_code_reg_n_0_[7]
    SLICE_X1Y6           FDPE                                         r  FSM_onehot_gray_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.164ns (32.512%)  route 0.340ns (67.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[6]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_gray_code_reg[6]/Q
                         net (fo=3, routed)           0.340     0.504    FSM_onehot_gray_code_reg_n_0_[6]
    SLICE_X0Y6           FDCE                                         r  FSM_onehot_gray_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.141ns (26.960%)  route 0.382ns (73.040%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_gray_code_reg[1]/Q
                         net (fo=2, routed)           0.382     0.523    FSM_onehot_gray_code_reg_n_0_[1]
    SLICE_X1Y6           FDCE                                         r  FSM_onehot_gray_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.141ns (26.399%)  route 0.393ns (73.601%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[2]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_gray_code_reg[2]/Q
                         net (fo=3, routed)           0.393     0.534    FSM_onehot_gray_code_reg_n_0_[2]
    SLICE_X1Y6           FDCE                                         r  FSM_onehot_gray_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_gray_code_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_gray_code_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.164ns (29.352%)  route 0.395ns (70.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  FSM_onehot_gray_code_reg[7]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_gray_code_reg[7]/Q
                         net (fo=3, routed)           0.395     0.559    FSM_onehot_gray_code_reg_n_0_[7]
    SLICE_X0Y7           FDPE                                         r  FSM_onehot_gray_code_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_gray_code_reg[0]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.262ns (38.619%)  route 0.416ns (61.381%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y13                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=9, routed)           0.416     0.677    reset_IBUF
    SLICE_X0Y7           FDPE                                         f  FSM_onehot_gray_code_reg[0]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------





