Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 16:46:52 2021
| Host         : HORIZON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7s50
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   251 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           94 |
| No           | No                    | Yes                    |               8 |            1 |
| No           | Yes                   | No                     |             261 |           91 |
| Yes          | No                    | No                     |             722 |          291 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             882 |          295 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                           Enable Signal                          |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|  clkgen/inst/system_clk                        | uart1/rx_byte[0]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[1]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[4]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[0]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[1]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/txd_i_1__0_n_0                                             | reset_controller/reset                                               |                1 |              1 |         1.00 |
|  clk_IBUF                                      |                                                                  |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[5]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[3]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[6]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[2]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[3]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[7]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[2]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/txd_i_1_n_0                                                | reset_controller/reset                                               |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[6]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_byte[5]_i_1__0_n_0                                      |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[4]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart0/rx_byte[7]_i_1_n_0                                         |                                                                      |                1 |              1 |         1.00 |
|  clkgen/inst/system_clk                        | uart1/rx_sample_value[3]_i_1__0_n_0                              |                                                                      |                1 |              4 |         4.00 |
|  clkgen/inst/system_clk                        | uart0/rx_sample_value[3]_i_1_n_0                                 |                                                                      |                1 |              4 |         4.00 |
|  clkgen/inst/system_clk                        | processor/dmem_if/wb_outputs[adr][31]_i_1_n_0                    | processor/processor/execute/alu_instance/FSM_sequential_state_reg[0] |                2 |              4 |         2.00 |
|  clkgen/inst/system_clk                        | uart1/recv_buffer_pop_reg_n_0                                    | reset_controller/reset                                               |                1 |              5 |         5.00 |
|  clkgen/inst/system_clk                        | uart1/recv_buffer_push_reg_n_0                                   | reset_controller/reset                                               |                2 |              5 |         2.50 |
|  clkgen/inst/system_clk                        | processor/processor/memory/p_1_in                                | reset_controller/SR[0]                                               |                2 |              5 |         2.50 |
|  clkgen/inst/system_clk                        | uart0/send_buffer_pop_reg_n_0                                    | reset_controller/reset                                               |                1 |              5 |         5.00 |
|  clkgen/inst/system_clk                        | uart0/send_buffer_push_reg_0                                     | reset_controller/reset                                               |                2 |              5 |         2.50 |
|  clkgen/inst/system_clk                        | uart0/recv_buffer_push_reg_n_0                                   | reset_controller/reset                                               |                1 |              5 |         5.00 |
|  clkgen/inst/system_clk                        | uart0/recv_buffer_pop_reg_n_0                                    | reset_controller/reset                                               |                2 |              5 |         2.50 |
|  clkgen/inst/system_clk                        | uart1/send_buffer_pop_reg_n_0                                    | reset_controller/reset                                               |                2 |              5 |         2.50 |
|  clkgen/inst/system_clk                        | uart1/send_buffer_push_reg_0                                     | reset_controller/reset                                               |                1 |              5 |         5.00 |
|  clkgen/inst/system_clk                        | uart0/send_buffer_input                                          |                                                                      |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | processor/processor/memory/pc                                    | processor/processor/decode/instruction_reg[3]_2                      |                5 |              8 |         1.60 |
|  clkgen/inst/system_clk                        | uart1/send_buffer/data_out[7]_i_1__1_n_0                         |                                                                      |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/FSM_sequential_state_reg[0]_17[0]              | reset_controller/reset                                               |                1 |              8 |         8.00 |
|  clkgen/inst/system_clk                        | uart1/send_buffer_input[7]_i_1_n_0                               |                                                                      |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | uart1/sample_clk_counter[7]_i_2__0_n_0                           | uart1/sample_clk_counter[7]_i_1__0_n_0                               |                3 |              8 |         2.67 |
|  clkgen/inst/system_clk                        | uart1/sample_clk_reg_n_0                                         | reset_controller/reset                                               |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | uart0/send_buffer/data_out[7]_i_1_n_0                            |                                                                      |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | uart0/recv_buffer/data_out[7]_i_1__0_n_0                         |                                                                      |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk_clock_generator_en_clk |                                                                  | clkgen/inst/reset_high                                               |                1 |              8 |         8.00 |
|  clkgen/inst/system_clk                        | uart1/wb_dat_out[7]_i_1_n_0                                      |                                                                      |                4 |              8 |         2.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/FSM_sequential_state_reg[0]_18[0]              | reset_controller/reset                                               |                1 |              8 |         8.00 |
|  clkgen/inst/system_clk                        | uart0/wb_dat_out[7]_i_1__0_n_0                                   |                                                                      |                5 |              8 |         1.60 |
|  clkgen/inst/system_clk                        | uart0/sample_clk                                                 | reset_controller/reset                                               |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | uart0/sample_clk_counter[7]_i_2_n_0                              | uart0/clear                                                          |                3 |              8 |         2.67 |
|  clkgen/inst/system_clk                        | uart1/recv_buffer/data_out[7]_i_1__2_n_0                         |                                                                      |                2 |              8 |         4.00 |
|  clkgen/inst/system_clk                        | processor/processor/memory/exception_taken0                      | processor/processor/execute/alu_instance/rd_write_out0               |                4 |              9 |         2.25 |
|  clkgen/inst/system_clk                        | processor/processor/memory/exception_taken0                      |                                                                      |                3 |             10 |         3.33 |
|  clkgen/inst/system_clk                        | processor/processor/memory/pc                                    | processor/processor/decode/instruction_reg[31]_0                     |                7 |             11 |         1.57 |
|  clkgen/inst/system_clk                        | processor/processor/memory/mem_size_0                            | reset_controller/SS[0]                                               |                2 |             12 |         6.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/direction_register                             | reset_controller/reset                                               |                7 |             12 |         1.71 |
|  clkgen/inst/system_clk                        | processor/arbiter/ack_reg_0[0]                                   | reset_controller/reset                                               |                6 |             12 |         2.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/wb_outputs_reg[we]_0[0]                        | reset_controller/reset                                               |                5 |             12 |         2.40 |
|  clkgen/inst/system_clk                        | processor/dmem_if/mem_data_out[15]_i_1_n_0                       |                                                                      |                7 |             16 |         2.29 |
|  clkgen/inst/system_clk                        | uart1/recv_buffer/p_0_in__3                                      |                                                                      |                2 |             16 |         8.00 |
|  clkgen/inst/system_clk                        | processor/dmem_if/mem_data_out[15]_i_1_n_0                       | processor/dmem_if/mem_data_out[31]_i_1__0_n_0                        |                4 |             16 |         4.00 |
|  clkgen/inst/system_clk                        | processor/processor/execute/alu_instance/dmem_write_req_p_reg_0  | processor/processor/execute/alu_instance/dmem_data_size_p_reg[1]     |                5 |             16 |         3.20 |
|  clkgen/inst/system_clk                        | processor/processor/execute/alu_instance/dmem_write_req_p_reg_0  |                                                                      |                6 |             16 |         2.67 |
|  clkgen/inst/system_clk                        | uart1/send_buffer/p_0_in__1                                      |                                                                      |                2 |             16 |         8.00 |
|  clkgen/inst/system_clk                        | uart0/send_buffer/p_0_in__0                                      |                                                                      |                2 |             16 |         8.00 |
|  clkgen/inst/system_clk                        | uart0/recv_buffer/p_0_in__2                                      |                                                                      |                2 |             16 |         8.00 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/csr_addr_out_reg[0]_0              | reset_controller/reset                                               |                7 |             30 |         4.29 |
|  clkgen/inst/system_clk                        | processor/arbiter/FSM_sequential_state_reg[0]_31                 |                                                                      |                6 |             30 |         5.00 |
|  clkgen/inst/system_clk                        | processor/processor/memory/exception_taken0                      | processor/processor/memory/cancel_fetch_reg[0]                       |                7 |             30 |         4.29 |
|  clkgen/inst/system_clk                        | processor/processor/fetch/pc[31]_i_1_n_0                         | reset_controller/reset                                               |               10 |             31 |         3.10 |
|  clkgen/inst/system_clk                        | processor/icache_disabled.imem_if/wb_outputs[adr][31]_i_1__0_n_0 |                                                                      |               15 |             31 |         2.07 |
|  clkgen/inst/system_clk                        | processor/processor/memory/mem_op_reg[1]_2[0]                    | reset_controller/reset                                               |               10 |             31 |         3.10 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/csr_addr_out_reg[6]_1[0]           | reset_controller/reset                                               |                9 |             32 |         3.56 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/csr_addr_out_reg[2]_0[0]           |                                                                      |               11 |             32 |         2.91 |
|  clkgen/inst/system_clk                        | processor/processor/csr_unit/counter_mtime                       | reset_controller/reset                                               |                8 |             32 |         4.00 |
|  clkgen/inst/system_clk                        | processor/dmem_if/wb_outputs[adr][31]_i_1_n_0                    |                                                                      |               13 |             32 |         2.46 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/csr_addr_out_reg[6]_0[0]           |                                                                      |               13 |             32 |         2.46 |
|  clkgen/inst/system_clk                        | processor/arbiter/wb_outputs_reg[we]_2[0]                        | reset_controller/reset                                               |               13 |             32 |         2.46 |
|  clkgen/inst/system_clk                        | processor/arbiter/wb_outputs_reg[we]_3[0]                        | reset_controller/reset                                               |               11 |             32 |         2.91 |
|  clkgen/inst/system_clk                        | processor/arbiter/ack_reg_1[0]                                   | reset_controller/reset                                               |               16 |             32 |         2.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/FSM_sequential_state_reg[0]_20[0]              | reset_controller/reset                                               |               12 |             32 |         2.67 |
|  clkgen/inst/system_clk                        | processor/arbiter/FSM_sequential_state_reg[0]_19[0]              | reset_controller/reset                                               |               10 |             32 |         3.20 |
|  clkgen/inst/system_clk                        | processor/arbiter/ctrl_run_reg                                   | reset_controller/reset                                               |                8 |             32 |         4.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/sel                                            | reset_controller/reset                                               |                8 |             32 |         4.00 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/csr_addr_out_reg[11]_0[0]          | reset_controller/reset                                               |               13 |             32 |         2.46 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/csr_addr_out_reg[0]_1[0]           | reset_controller/reset                                               |                9 |             32 |         3.56 |
|  clkgen/inst/system_clk                        | reset_controller/E[0]                                            | reset_controller/slow_reset_reg_1                                    |               16 |             33 |         2.06 |
|  clkgen/inst/system_clk                        | processor/arbiter/irq_reset_reg_0[0]                             | reset_controller/reset                                               |               15 |             36 |         2.40 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/exception_out_reg_0[0]             |                                                                      |               12 |             38 |         3.17 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/count_instr_out_reg_0              | reset_controller/reset                                               |               16 |             64 |         4.00 |
|  current_count_reg[0]_i_2_n_0                  |                                                                  | reset_controller/reset                                               |               16 |             64 |         4.00 |
|  clkgen/inst/system_clk                        | processor/arbiter/irq_reset_reg[0]                               | reset_controller/reset                                               |               22 |             68 |         3.09 |
|  clkgen/inst/system_clk                        | processor/processor/memory/p_1_in                                |                                                                      |               20 |             68 |         3.40 |
|  clkgen/inst/system_clk                        | processor/processor/memory/mem_size_0                            |                                                                      |               34 |             71 |         2.09 |
|  clkgen/inst/system_clk                        | processor/processor/writeback/p_0_in                             |                                                                      |               12 |             96 |         8.00 |
|  clkgen/inst/system_clk                        | reset_controller/E[0]                                            |                                                                      |               53 |            127 |         2.40 |
|  clkgen/inst/system_clk                        | processor/processor/memory/pc                                    |                                                                      |               59 |            131 |         2.22 |
|  clkgen/inst/system_clk                        |                                                                  |                                                                      |               93 |            171 |         1.84 |
|  clkgen/inst/system_clk                        |                                                                  | reset_controller/reset                                               |               75 |            197 |         2.63 |
+------------------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+


