<profile>

<section name = "Vivado HLS Report for 'blendOpt83_Loop_2_pr'" level="0">
<item name = "Date">Wed Mar  4 23:28:36 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">test_blend</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.268, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 307203, 4, 307203, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="call_ln496_write_r_fu_81">write_r, 0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1, 307200, 2, 1, 1, 1 ~ 307200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 60, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1, 11, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 72, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="call_ln496_write_r_fu_81">write_r, 0, 0, 1, 11, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="blendTop_mul_mul_bkb_U183">blendTop_mul_mul_bkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln488_fu_100_p2">+, 0, 0, 28, 21, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp24">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1_ignore_call4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln488_fu_95_p2">icmp, 0, 0, 18, 21, 21</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="imageA_cols_load4_loc_blk_n">9, 2, 1, 2</column>
<column name="imageA_rows_load3_loc_blk_n">9, 2, 1, 2</column>
<column name="imageS_data_V_blk_n">9, 2, 1, 2</column>
<column name="imageS_data_V_write">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_70">9, 2, 21, 42</column>
<column name="p_imageS_out_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_122">21, 0, 21, 0</column>
<column name="call_ln496_write_r_fu_81_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln488_reg_127">1, 0, 1, 0</column>
<column name="imageA_cols_load4_lo_reg_117">11, 0, 11, 0</column>
<column name="imageA_rows_load3_lo_reg_112">10, 0, 10, 0</column>
<column name="indvar_flatten_reg_70">21, 0, 21, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, blendOpt83_Loop_2_pr, return value</column>
<column name="imageA_rows_load3_loc_dout">in, 10, ap_fifo, imageA_rows_load3_loc, pointer</column>
<column name="imageA_rows_load3_loc_empty_n">in, 1, ap_fifo, imageA_rows_load3_loc, pointer</column>
<column name="imageA_rows_load3_loc_read">out, 1, ap_fifo, imageA_rows_load3_loc, pointer</column>
<column name="imageA_cols_load4_loc_dout">in, 11, ap_fifo, imageA_cols_load4_loc, pointer</column>
<column name="imageA_cols_load4_loc_empty_n">in, 1, ap_fifo, imageA_cols_load4_loc, pointer</column>
<column name="imageA_cols_load4_loc_read">out, 1, ap_fifo, imageA_cols_load4_loc, pointer</column>
<column name="p_imageS_out_V_V_dout">in, 8, ap_fifo, p_imageS_out_V_V, pointer</column>
<column name="p_imageS_out_V_V_empty_n">in, 1, ap_fifo, p_imageS_out_V_V, pointer</column>
<column name="p_imageS_out_V_V_read">out, 1, ap_fifo, p_imageS_out_V_V, pointer</column>
<column name="imageS_data_V_din">out, 8, ap_fifo, imageS_data_V, pointer</column>
<column name="imageS_data_V_full_n">in, 1, ap_fifo, imageS_data_V, pointer</column>
<column name="imageS_data_V_write">out, 1, ap_fifo, imageS_data_V, pointer</column>
</table>
</item>
</section>
</profile>
