Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Francis, S., Gerstlauer, A.","A Reactive and Adaptive Data Flow Model For Network-of-System Specification",2017,"IEEE Embedded Systems Letters",,,,"","",,,10.1109/LES.2017.2725826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023640893&doi=10.1109%2fLES.2017.2725826&partnerID=40&md5=07af58a6a76b14a39bd6449f1d13e22d",Article in Press,Scopus,2-s2.0-85023640893
"Amrouch, H., Khaleghi, B., Gerstlauer, A., Henkel, J.","Towards Aging-Induced Approximations",2017,"Proceedings - Design Automation Conference","Part 128280",, 41,"","",,,10.1145/3061639.3062331,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023602996&doi=10.1145%2f3061639.3062331&partnerID=40&md5=01c3fa44df92fe55bb4f2d35c21720eb",Conference Paper,Scopus,2-s2.0-85023602996
"Panda, R., Zheng, X., Wang, J., Gerstlauer, A., John, L.K.","Statistical Pattern Based Modeling of GPU Memory Access Streams",2017,"Proceedings - Design Automation Conference","Part 128280",, 81,"","",,,10.1145/3061639.3062320,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023646382&doi=10.1145%2f3061639.3062320&partnerID=40&md5=ee5e09f799e3d753bf72a0aab49c97b2",Conference Paper,Scopus,2-s2.0-85023646382
"Lee, S., John, L.K., Gerstlauer, A.","High-level synthesis of approximate hardware under joint precision and voltage scaling",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926980,"187","192",,,10.23919/DATE.2017.7926980,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020213481&doi=10.23919%2fDATE.2017.7926980&partnerID=40&md5=99d524dc8d156d99474fdea01dc1cd1a",Conference Paper,Scopus,2-s2.0-85020213481
"Zheng, X., Vikalo, H., Song, S., John, L.K., Gerstlauer, A.","Sampling-based binary-level cross-platform performance estimation",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927269,"1709","1714",,,10.23919/DATE.2017.7927269,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020167059&doi=10.23919%2fDATE.2017.7927269&partnerID=40&md5=5cc807347201eecec5e68385fccee71d",Conference Paper,Scopus,2-s2.0-85020167059
"Lee, W., Sunwoo, D., Emmons, C.D., Gerstlauer, A., John, L.K.","Exploring heterogeneous-ISA core architectures for high-performance and energy-efficient mobile SoCs",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"419","422",,,10.1145/3060403.3060408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021210370&doi=10.1145%2f3060403.3060408&partnerID=40&md5=ed8c15756f4018b29b0e63897380213e",Conference Paper,Scopus,2-s2.0-85021210370
"Song, S., Desikan, R., Barakat, M., Sundaram, S., Gerstlauer, A., John, L.K.","Fine-grain program snippets generator for mobile core design",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"245","250",,,10.1145/3060403.3060439,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021250992&doi=10.1145%2f3060403.3060439&partnerID=40&md5=b76b7d33b036244a091f78f71ea4ee96",Conference Paper,Scopus,2-s2.0-85021250992
"Payá-Vayá, G., Gerstlauer, A.","Guest Editorial: Special Issue on the 2015 International Conference on Embedded Computer Systems—Architectures, Modeling and Simulation (SAMOS XV)",2017,"International Journal of Parallel Programming",,,,"1","3",,,10.1007/s10766-017-0500-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016125940&doi=10.1007%2fs10766-017-0500-7&partnerID=40&md5=4ae3cc19f047052ca46fbb5d67d61243",Article in Press,Scopus,2-s2.0-85016125940
"Zhao, Z., Gerstlauer, A., John, L.K.","Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation",2017,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","36","2", 7488221,"299","312",,,10.1109/TCAD.2016.2578882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010440870&doi=10.1109%2fTCAD.2016.2578882&partnerID=40&md5=ee65b88ea7f1e3fef443c571b2e24f81",Article,Scopus,2-s2.0-85010440870
"Zheng, X., John, L.K., Gerstlauer, A.","LACross: Learning-Based Analytical Cross-Platform Performance and Power Prediction",2017,"International Journal of Parallel Programming",,,,"1","27",,,10.1007/s10766-017-0487-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010193019&doi=10.1007%2fs10766-017-0487-0&partnerID=40&md5=ba76a7ca7598eb7f3188d6e5557cf8a9",Article in Press,Scopus,2-s2.0-85010193019
"Pfeifer, D., Gerstlauer, A., Valvano, J.","Adaptive resolution control in distributed cyber-physical system simulation",2017,"Proceedings - Winter Simulation Conference",,, 7822200,"1487","1498",,,10.1109/WSC.2016.7822200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014210964&doi=10.1109%2fWSC.2016.7822200&partnerID=40&md5=f75124749802ce1c1bcbd071ef590c2c",Conference Paper,Scopus,2-s2.0-85014210964
"Asri, M., Pedram, A., John, L.K., Gerstlauer, A.","Simulator calibration for accelerator-rich architecture studies",2017,"Proceedings - 2016 16th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016",,, 7818335,"88","95",,1,10.1109/SAMOS.2016.7818335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006727652&doi=10.1109%2fSAMOS.2016.7818335&partnerID=40&md5=1c23ef30bbf154f86e90ca5993cc615d",Conference Paper,Scopus,2-s2.0-85006727652
"Panda, R., Zheng, X., Song, S., Ryoo, J.H., Lebeane, M., Gerstlauer, A., John, L.K.","Genesys: Automatically generating representative training sets for predictive benchmarking",2017,"Proceedings - 2016 16th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016",,, 7818338,"116","123",,,10.1109/SAMOS.2016.7818338,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013769824&doi=10.1109%2fSAMOS.2016.7818338&partnerID=40&md5=aa54a1816a54198761aa4fd89c8a15a2",Conference Paper,Scopus,2-s2.0-85013769824
"Wang, J., Khawaja, A., Biros, G., Gerstlauer, A., John, L.K.","Optimizing GPGPU Kernel Summation for Performance and Energy Efficiency",2016,"Proceedings of the International Conference on Parallel Processing Workshops","2016-September",, 7576461,"123","132",,,10.1109/ICPPW.2016.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990890580&doi=10.1109%2fICPPW.2016.32&partnerID=40&md5=c9d2f648db0e9f5ba4bad5883803f612",Conference Paper,Scopus,2-s2.0-84990890580
"Song, S., Li, M., Zheng, X., Lebeane, M., Ryoo, J.H., Panda, R., Gerstlauer, A., John, L.K.","Proxy-Guided Load Balancing of Graph Processing Workloads on Heterogeneous Clusters",2016,"Proceedings of the International Conference on Parallel Processing","2016-September",, 7573805,"77","86",,,10.1109/ICPP.2016.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990988112&doi=10.1109%2fICPP.2016.16&partnerID=40&md5=9bd1c4d00d77425012b6c0e11d78dedb",Conference Paper,Scopus,2-s2.0-84990988112
"Zheng, X., John, L.K., Gerstlauer, A.","Accurate phase-level cross-platform power and performance estimation",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a4,"","",,2,10.1145/2897937.2897977,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977134210&doi=10.1145%2f2897937.2897977&partnerID=40&md5=5d2f91b08baddf4c4b042c250fa3ec86",Conference Paper,Scopus,2-s2.0-84977134210
"Lee, S., Lee, D., Han, K., Shriver, E., John, L.K., Gerstlauer, A.","Statistical quality modeling of approximate hardware",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479194,"163","168",,3,10.1109/ISQED.2016.7479194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973902105&doi=10.1109%2fISQED.2016.7479194&partnerID=40&md5=8d2dda86f97ab14fab2ac52c57cd9c8f",Conference Paper,Scopus,2-s2.0-84973902105
"Lee, D., Kim, T., Han, K., Hoskote, Y., John, L.K., Gerstlauer, A.","Learning-based power modeling of system-level black-box IPs",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372659,"847","853",,1,10.1109/ICCAD.2015.7372659,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964467549&doi=10.1109%2fICCAD.2015.7372659&partnerID=40&md5=c131e0051ef5aa7510a47bc5ac0dd481",Conference Paper,Scopus,2-s2.0-84964467549
"Song, S., Zheng, X., Gerstlauer, A., John, L.K.","Fine-grained power analysis of emerging graph processing workloads for cloud operations management",2016,"Proceedings - 2016 IEEE International Conference on Big Data, Big Data 2016",,, 7840840,"2121","2126",,,10.1109/BigData.2016.7840840,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015233485&doi=10.1109%2fBigData.2016.7840840&partnerID=40&md5=92f9d7ccb801a007bf2cb6ad7d3d9535",Conference Paper,Scopus,2-s2.0-85015233485
"Gerstlauer, A.","Message from the chairs",2015,"2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE 2015",,, 7340457,"","",,,10.1109/MEMCOD.2015.7340457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960976553&doi=10.1109%2fMEMCOD.2015.7340457&partnerID=40&md5=3c00b645a8f6d6c4dc0eec4e1bad006d",Editorial,Scopus,2-s2.0-84960976553
"Lee, W., Kim, Y., Ryoo, J.H., Sunwoo, D., Gerstlauer, A., John, L.K.","PowerTrain: A learning-based calibration of McPAT power models",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273512,"189","194",,3,10.1109/ISLPED.2015.7273512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958549986&doi=10.1109%2fISLPED.2015.7273512&partnerID=40&md5=6ca5deafe68f2d8ca5412b97c554d126",Conference Paper,Scopus,2-s2.0-84958549986
"Lee, S., Gerstlauer, A., Heath, R.W.","Distributed real-time implementation of interference alignment with analog feedback",2015,"IEEE Transactions on Vehicular Technology","64","8", 6895306,"3513","3525",,3,10.1109/TVT.2014.2357391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939520224&doi=10.1109%2fTVT.2014.2357391&partnerID=40&md5=25f6618fa2f012a78b278f032241a78c",Article,Scopus,2-s2.0-84939520224
"Lee, S., Gerstlauer, A.","Fine grain precision scaling for datapath approximations in digital signal processing systems",2015,"IFIP Advances in Information and Communication Technology","461",,,"119","143",,,10.1007/978-3-319-23799-2_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84950134903&doi=10.1007%2f978-3-319-23799-2_6&partnerID=40&md5=669e716a96ca487645b46c10432188ef",Conference Paper,Scopus,2-s2.0-84950134903
"Lee, D., John, L.K., Gerstlauer, A.","Dynamic power and performance back-annotation for fast and accurate functional hardware simulation",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092557,"1126","1131",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945942116&partnerID=40&md5=ff327fd4a78ad9be883a3faac4e86f26",Conference Paper,Scopus,2-s2.0-84945942116
"Miao, J., Gerstlauer, A., Orshansky, M.","Multi-level approximate logic synthesis under general error constraints",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001398,"504","510",,5,10.1109/ICCAD.2014.7001398,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936877848&doi=10.1109%2fICCAD.2014.7001398&partnerID=40&md5=686d9f81dc9de71d81bcca94f4899284",Conference Paper,Scopus,2-s2.0-84936877848
"Bringmann, O., Ecker, W., Gerstlauer, A., Goyal, A., Mueller-Gritschneder, D., Sasidharan, P., Singh, S.","The next generation of virtual prototyping: Ultra-fast yet accurate simulation of HW/SW systems",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092666,"1698","1707",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945903865&partnerID=40&md5=84546749c5427ed5c97aeaf767accd3b",Conference Paper,Scopus,2-s2.0-84945903865
"Pedram, A., Gerstlauer, A., Geijn, R.A.V.D.","Algorithm, architecture, and floating-point unit codesign of a matrix factorization accelerator",2014,"IEEE Transactions on Computers","63","8", 6782713,"1854","1867",,4,10.1109/TC.2014.2315627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904604354&doi=10.1109%2fTC.2014.2315627&partnerID=40&md5=e31a3842337ca799f36b6a11e7cc27c6",Article,Scopus,2-s2.0-84904604354
"Razaghi, P., Gerstlauer, A.","Host-compiled multicore system simulation for early real-time performance evaluation",2014,"ACM Transactions on Embedded Computing Systems","13",, 166,"","",,2,10.1145/2678020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919423987&doi=10.1145%2f2678020&partnerID=40&md5=0e275f19f43858229b71d1d4df6e6ddd",Article,Scopus,2-s2.0-84919423987
"Pedram, A., McCalpin, J.D., Gerstlauer, A.","A Highly Efficient Multicore Floating-Point FFT Architecture Based on Hybrid Linear Algebra/FFT Cores",2014,"Journal of Signal Processing Systems","77","1-2",,"169","190",,2,10.1007/s11265-014-0896-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920260317&doi=10.1007%2fs11265-014-0896-x&partnerID=40&md5=ef2f8f0e9c850ec560a8050999a72d18",Article,Scopus,2-s2.0-84920260317
"Gandhi, D., Gerstlauer, A., John, L.","FastSpot: Host-compiled thermal estimation for early design space exploration",2014,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6783385,"625","632",,4,10.1109/ISQED.2014.6783385,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899481176&doi=10.1109%2fISQED.2014.6783385&partnerID=40&md5=f2681f4bf118da0f06a43267479a6f0a",Conference Paper,Scopus,2-s2.0-84899481176
"Miao, J., Gerstlauer, A., Orshansky, M.","Approximate logic synthesis under general error magnitude and frequency constraints",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691202,"779","786",,23,10.1109/ICCAD.2013.6691202,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893368533&doi=10.1109%2fICCAD.2013.6691202&partnerID=40&md5=bfd838b403e6bf34db40319450a64a82",Conference Paper,Scopus,2-s2.0-84893368533
"Park, H., Gerstlauer, A.","Toward a fast stochastic simulation processor for biochemical reaction networks",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567550,"50","58",,,10.1109/ASAP.2013.6567550,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883325550&doi=10.1109%2fASAP.2013.6567550&partnerID=40&md5=262e9faef5ec630bcea4d0792aa0b4e5",Conference Paper,Scopus,2-s2.0-84883325550
"Razaghi, P., Gerstlauer, A.","Multi-core cache hierarchy modeling for host-compiled performance simulation",2013,"Proceedings of the electronic system level synthesis conference",,, 6573218,"","",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883313523&partnerID=40&md5=603bbb1344936a6f1f458311da19af87",Conference Paper,Scopus,2-s2.0-84883313523
"Pedram, A., McCalpin, J., Gerstlauer, A.","Transforming a linear algebra core to an FFT accelerator",2013,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6567572,"175","184",,8,10.1109/ASAP.2013.6567572,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883340519&doi=10.1109%2fASAP.2013.6567572&partnerID=40&md5=7bc034b011240abd851dea506edd23a4",Conference Paper,Scopus,2-s2.0-84883340519
"Mariano, A., Lee, D., Gerstlauer, A., Chiou, D.","Hardware and software implementations of prim's algorithm for efficient minimum spanning tree computation",2013,"IFIP Advances in Information and Communication Technology","403",,,"151","158",,3,10.1007/978-3-642-38853-8_14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883045032&doi=10.1007%2f978-3-642-38853-8_14&partnerID=40&md5=70ac21f00c29fe6330e968c9c8aea2bd",Conference Paper,Scopus,2-s2.0-84883045032
"Pedram, A., Gerstlauer, A., Van De Geijn, R.A.","Floating point architecture extensions for optimized matrix factorization",2013,"Proceedings - Symposium on Computer Arithmetic",,, 6545891,"49","58",,3,10.1109/ARITH.2013.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881229334&doi=10.1109%2fARITH.2013.21&partnerID=40&md5=830fbebafee5265c1a260ec40ed6f33d",Conference Paper,Scopus,2-s2.0-84881229334
"He, K., Gerstlauer, A., Orshansky, M.","Low-energy digital filter design based on controlled timing error acceptance",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523603,"151","157",,,10.1109/ISQED.2013.6523603,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879597783&doi=10.1109%2fISQED.2013.6523603&partnerID=40&md5=97635f2f7f531f917d1d097335e355d7",Conference Paper,Scopus,2-s2.0-84879597783
"He, K., Gerstlauer, A., Orshansky, M.","Circuit-level timing-error acceptance for design of energy-efficient DCT/IDCT-based systems",2013,"IEEE Transactions on Circuits and Systems for Video Technology","23","6", 6422364,"961","974",,9,10.1109/TCSVT.2013.2243658,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878803444&doi=10.1109%2fTCSVT.2013.2243658&partnerID=40&md5=ce72d3c7793b408f9d9fec2f4da98936",Article,Scopus,2-s2.0-84878803444
"Pfeifer, D., Gerstlauer, A., Valvano, J.","Dynamic resolution in distributed cyber-physical system simulation",2013,"SIGSIM-PADS 2013 - Proceedings of the 2013 ACM SIGSIM Principles of Advanced Discrete Simulation",,,,"277","284",,2,10.1145/2486092.2486127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878636106&doi=10.1145%2f2486092.2486127&partnerID=40&md5=0dd2615e81c2d784f67e417e3347fffa",Conference Paper,Scopus,2-s2.0-84878636106
"Lee, S., Gerstlauer, A.","Fine grain word length optimization for dynamic precision scaling in DSP systems",2013,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC",,, 6673287,"266","271",,9,10.1109/VLSI-SoC.2013.6673287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899582763&doi=10.1109%2fVLSI-SoC.2013.6673287&partnerID=40&md5=589696fff718f55c93c427fa4873196d",Conference Paper,Scopus,2-s2.0-84899582763
"Chakravarty, S., Zhao, Z., Gerstlauer, A.","Automated, retargetable back-annotation for host compiled performance and power modeling",2013,"2013 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013",,, 6659023,"","",,17,10.1109/CODES-ISSS.2013.6659023,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892630963&doi=10.1109%2fCODES-ISSS.2013.6659023&partnerID=40&md5=4fe7070c1864e18c8f5b5e212b38dcf6",Conference Paper,Scopus,2-s2.0-84892630963
"Pfeifer, D., Valvano, J., Gerstlauer, A.","SimConnect and SimTalk for distributed cyber-physical system simulation",2013,"SIMULATION","89","10",,"1254","1271",,4,10.1177/0037549712472755,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878635856&doi=10.1177%2f0037549712472755&partnerID=40&md5=f6f601837cb9011623c491acf932b44b",Article,Scopus,2-s2.0-84878635856
"Pedram, A., Gilani, S.Z., Kim, N.S., Geijn, R.V.D., Schulte, M., Gerstlauer, A.","A linear algebra core design for efficient level-3 BLAS",2012,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6341465,"149","152",,5,10.1109/ASAP.2012.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870726245&doi=10.1109%2fASAP.2012.18&partnerID=40&md5=7a96660ef5093ef6767905cc59c575c5",Conference Paper,Scopus,2-s2.0-84870726245
"Pedram, A., Gerstlauer, A., Van De Geijn, R.A.","On the efficiency of register file versus broadcast interconnect for collective communications in data-parallel hardware accelerators",2012,"Proceedings - Symposium on Computer Architecture and High Performance Computing",,, 6374767,"19","26",,5,10.1109/SBAC-PAD.2012.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871655518&doi=10.1109%2fSBAC-PAD.2012.35&partnerID=40&md5=002742166248db8dad7384d41ac07de1",Conference Paper,Scopus,2-s2.0-84871655518
"Miao, J., He, K., Gerstlauer, A., Orshansky, M.","Modeling and synthesis of quality-energy optimal approximate adders",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386754,"728","735",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872352510&partnerID=40&md5=4af882eb4e7ff9bf53bd0444920efb79",Conference Paper,Scopus,2-s2.0-84872352510
"Lin, J., Gerstlauer, A., Evans, B.L.","Communication-aware heterogeneous multiprocessor mapping for real-time streaming systems",2012,"Journal of Signal Processing Systems","69","3",,"279","291",,4,10.1007/s11265-012-0674-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866023828&doi=10.1007%2fs11265-012-0674-6&partnerID=40&md5=634a94c2b8184ed678f153e684895a2a",Article,Scopus,2-s2.0-84866023828
"Massey, J.W., Starr, J., Lee, S., Lee, D., Gerstlauer, A., Heath, R.W.","Implementation of a real-time wireless interference alignment network",2012,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 6488968,"104","108",,13,10.1109/ACSSC.2012.6488968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876213212&doi=10.1109%2fACSSC.2012.6488968&partnerID=40&md5=b40dc89d3712000ba4c5981196ef1142",Conference Paper,Scopus,2-s2.0-84876213212
"Pedram, A., Van De Geijn, R.A., Gerstlauer, A.","Codesign tradeoffs for high-performance, low-power linear algebra architectures",2012,"IEEE Transactions on Computers","61","12", 6212466,"1724","1736",,25,10.1109/TC.2012.132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869388261&doi=10.1109%2fTC.2012.132&partnerID=40&md5=c9646fb05846bbd99c5fdc7fa7c11062",Article,Scopus,2-s2.0-84869388261
"Lee, D., Park, H., Gerstlauer, A.","Synthesis of optimized hardware transactors from abstract communication specifications",2012,"CODES+ISSS'12 - Proceedings of the 10th ACM International Conference on Hardware/Software-Codesign and System Synthesis, Co-located with ESWEEK",,,,"403","412",,1,10.1145/2380445.2380508,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869068479&doi=10.1145%2f2380445.2380508&partnerID=40&md5=1ba81372d63a51774e4e9c29611c6973",Conference Paper,Scopus,2-s2.0-84869068479
"He, K., Gerstlauer, A., Orshansky, M.","Low-energy signal processing using circuit-level timing-error acceptance",2012,"ICICDT 2012 - IEEE International Conference on Integrated Circuit Design and Technology",,, 6232873,"","",,4,10.1109/ICICDT.2012.6232873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864696023&doi=10.1109%2fICICDT.2012.6232873&partnerID=40&md5=1f0a96896359c125925bf53a9de51a5e",Conference Paper,Scopus,2-s2.0-84864696023
"Razaghi, P., Gerstlauer, A.","Automatic timing granularity adjustment for host-compiled software simulation",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6165021,"567","572",,6,10.1109/ASPDAC.2012.6165021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859947777&doi=10.1109%2fASPDAC.2012.6165021&partnerID=40&md5=8ba905fd87a534ab801d5de392439827",Conference Paper,Scopus,2-s2.0-84859947777
"Gerstlauer, A., Chakravarty, S., Kathuria, M., Razaghi, P.","Abstract system-level models for early performance and power exploration",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164947,"213","218",,14,10.1109/ASPDAC.2012.6164947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859966027&doi=10.1109%2fASPDAC.2012.6164947&partnerID=40&md5=281dc67fd216acab00afe899d4b05c6f",Conference Paper,Scopus,2-s2.0-84859966027
"Razaghi, P., Gerstlauer, A.","Predictive OS modeling for host-compiled simulation of periodic real-time task sets",2012,"IEEE Embedded Systems Letters","4","1", 6142010,"5","8",,6,10.1109/LES.2012.2186281,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859042607&doi=10.1109%2fLES.2012.2186281&partnerID=40&md5=d55eb614443c9f090ccec6afd55ad9da",Article,Scopus,2-s2.0-84859042607
"Lopez, M.S., Gerstlauer, A., Avila, A., Martinez-Chapa, S.O.","A programmable and configurable multi-port System-on-Chip for stimulating electrokinetically-driven microfluidic devices",2011,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS",,, 6092062,"8361","8364",,,10.1109/IEMBS.2011.6092062,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84055212454&doi=10.1109%2fIEMBS.2011.6092062&partnerID=40&md5=0913a3e8872b1beb062e45abeb1bc1e1",Conference Paper,Scopus,2-s2.0-84055212454
"Abdel-Hadi, A., Michel, J., Gerstlauer, A., Vishwanath, S.","Real-time optimization of video transmission in a network of AAVs",2011,"IEEE Vehicular Technology Conference",,, 6093186,"","",,2,10.1109/VETECF.2011.6093186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83755171399&doi=10.1109%2fVETECF.2011.6093186&partnerID=40&md5=9e3b5fb4f5a0d4a6e578b2e6c86dc7fb",Conference Paper,Scopus,2-s2.0-83755171399
"Pfeifer, D., Gerstlauer, A.","Expression-level parallelism for distributed spice circuit simulation",2011,"Proceedings - IEEE International Symposium on Distributed Simulation and Real-Time Applications",,, 6051798,"12","17",,3,10.1109/DS-RT.2011.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82255170678&doi=10.1109%2fDS-RT.2011.32&partnerID=40&md5=e204b860ef3066d87367e587c27dbc40",Conference Paper,Scopus,2-s2.0-82255170678
"Lopez, M.S., Gerstlauer, A., Avila, A., Martinez-Chapa, S.O.","A programmable and configurable multi-port System-on-Chip for stimulating electrokinetically-driven microfluidic devices.",2011,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference","2011",,,"8361","8364",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861669623&partnerID=40&md5=ba7511fd47d3afdd33d5f2668dc4559f",Article,Scopus,2-s2.0-84861669623
"Pedram, A., Gerstlauer, A., Geijn, R.A.V.D.","A high-performance, low-power linear algebra core",2011,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6043234,"35","42",,9,10.1109/ASAP.2011.6043234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80055100054&doi=10.1109%2fASAP.2011.6043234&partnerID=40&md5=33cde09dbc8ced8bf9f70da5aa3adca5",Conference Paper,Scopus,2-s2.0-80055100054
"Lin, J., Srivatsa, A., Gerstlauer, A., Evans, B.L.","Heterogeneous multiprocessor mapping for real-time streaming systems",2011,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,, 5946804,"1605","1608",,5,10.1109/ICASSP.2011.5946804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051627423&doi=10.1109%2fICASSP.2011.5946804&partnerID=40&md5=3afae9a5c91aa9871b6405d8cc1bb784",Conference Paper,Scopus,2-s2.0-80051627423
"Razaghi, P., Gerstlauer, A.","Host-compiled multicore RTOS simulator for embedded real-time software development",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763046,"222","227",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957579293&partnerID=40&md5=0116e9b33a2c3a3f121443aea1c88474",Conference Paper,Scopus,2-s2.0-79957579293
"He, K., Gerstlauer, A., Orshansky, M.","Controlled timing-error acceptance for low energy IDCT design",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763129,"758","763",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957542209&partnerID=40&md5=22fb550f4cecd3d0bb3b51adcf354d6d",Conference Paper,Scopus,2-s2.0-79957542209
"Dömer, R., Chen, W., Han, X., Gerstlauer, A.","Multi-core parallel simulation of system-level description languages",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722205,"311","316",,16,10.1109/ASPDAC.2011.5722205,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952917131&doi=10.1109%2fASPDAC.2011.5722205&partnerID=40&md5=c67689ef7db8c694a05542047d3f8d90",Conference Paper,Scopus,2-s2.0-79952917131
"Gerstlauer, A.","Host-compiled simulation of multi-core platforms",2010,"Proceedings of the International Workshop on Rapid System Prototyping",,, 5656352,"","",,10,10.1109/RSP.2010.5656352,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650891586&doi=10.1109%2fRSP.2010.5656352&partnerID=40&md5=590e442c7eb49386cbe8644e82776a74",Conference Paper,Scopus,2-s2.0-78650891586
"Gladigau, J., Gerstlauer, A., Haubelt, C., Streubühr, M., Teich, J.","A system-level synthesis approach from formal application models to generic bus-based MPSoCs",2010,"Proceedings - 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2010",,, 5642076,"118","125",,7,10.1109/ICSAMOS.2010.5642076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650936867&doi=10.1109%2fICSAMOS.2010.5642076&partnerID=40&md5=bbdb539060ae7968e71eb376a60630e2",Conference Paper,Scopus,2-s2.0-78650936867
"Gerstlauer, A., Schirner, G.","Platform modeling for exploration and synthesis",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419794,"725","731",,2,10.1109/ASPDAC.2010.5419794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951245847&doi=10.1109%2fASPDAC.2010.5419794&partnerID=40&md5=3e297c8a8029058b558a58700256d331",Conference Paper,Scopus,2-s2.0-77951245847
"Schirner, G., Gerstlauer, A., Dömer, R.","System-level development of embedded software",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419674,"903","909",,6,10.1109/ASPDAC.2010.5419674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951227414&doi=10.1109%2fASPDAC.2010.5419674&partnerID=40&md5=466b63ff9a5a1c3e7ff2601d2f607602",Conference Paper,Scopus,2-s2.0-77951227414
"Schirner, G., Gerstlauer, A., Dömer, R.","Fast and accurate processor models for efficient MPSoC design",2010,"ACM Transactions on Design Automation of Electronic Systems","15","2", 10,"","",,16,10.1145/1698759.1698760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77749243044&doi=10.1145%2f1698759.1698760&partnerID=40&md5=d0d4ce1166a7f16ac613f14ce702659f",Article,Scopus,2-s2.0-77749243044
"Zabel, H., Müller, W., Gerstlauer, A.","Accurate RTOS modeling and analysis with SystemC",2009,"Hardware-dependent Software: Principles and Practice",,,,"233","260",,24,10.1007/978-1-4020-9436-1_9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951243156&doi=10.1007%2f978-1-4020-9436-1_9&partnerID=40&md5=0f2360f4f8d77a5c89034bed884d6aaf",Book Chapter,Scopus,2-s2.0-77951243156
"Schirner, G., Dömer, R., Gerstlauer, A.","High-level development, modeling and automatic generation of hardware-dependent software",2009,"Hardware-dependent Software: Principles and Practice",,,,"203","231",,3,10.1007/978-1-4020-9436-1_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892020374&doi=10.1007%2f978-1-4020-9436-1_8&partnerID=40&md5=3ecfbebcd88a1c05841084b81dbd5cda",Book Chapter,Scopus,2-s2.0-84892020374
"Gerstlauer, A., Haubelt, C., Pimentel, A.D., Stefanov, T.P., Gajski, D.D., Teich, J.","Electronic system-level synthesis methodologies",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","10", 5247153,"1517","1530",,21,10.1109/TCAD.2009.2026356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349754160&doi=10.1109%2fTCAD.2009.2026356&partnerID=40&md5=ab7343d8e0350eb9961f072e43e4627d",Article,Scopus,2-s2.0-70349754160
"Dömer, R., Gerstlauer, A., Müller, W.","Introduction to hardware-dependent software design hardware-dependent software for multi- and many-core embedded systems",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796495,"290","292",,11,10.1109/ASPDAC.2009.4796495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549100679&doi=10.1109%2fASPDAC.2009.4796495&partnerID=40&md5=7fb9ea2532636ddca56fff3cd7b20ea6",Conference Paper,Scopus,2-s2.0-64549100679
"Banerjee, A., Gerstlauer, A.","Transaction level modeling of best-effort channels for networked embedded devices",2009,"IFIP Advances in Information and Communication Technology","310",,,"77","88",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882975206&partnerID=40&md5=558bd8bc56197ebdfec5a96239ab350a",Conference Paper,Scopus,2-s2.0-84882975206
"Pedram, A., Craven, D., Gerstlauer, A.","Modeling cache effects at the transaction level",2009,"IFIP Advances in Information and Communication Technology","310",,,"89","101",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869052720&partnerID=40&md5=2a88ba73b21e082e2e03974a55fe5c3d",Conference Paper,Scopus,2-s2.0-84869052720
"Gerstlauer, A., Haubelt, C., Pimentel, A.D., Stefanov, T.P., Gajski, D.D., Teich, J.","Electronic system-level synthesis methodologies",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1517","1530",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955186266&partnerID=40&md5=f7be5d9ac5beba23b2762f258b483047",Article,Scopus,2-s2.0-77955186266
"Gerstlauer, A., Yu, H., Gajski, D.D.","RTOS modeling for system level design",2008,"Design, Automation, and Test in Europe: The Most Influential Papers of 10 Years Date",,,,"47","58",,2,10.1007/978-1-4020-6488-3_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84895326852&doi=10.1007%2f978-1-4020-6488-3_4&partnerID=40&md5=6186bbb0fc9649557daad55cd3defdeb",Book Chapter,Scopus,2-s2.0-84895326852
"Gerstlauer, A., Peng, J., Shin, D., Gajski, D., Nakamura, A., Araki, D., Nishihara, Y.","Specify-Explore-Refine (SER): From specification to implementation",2008,"Proceedings - Design Automation Conference",,, 4555884,"586","591",,14,10.1109/DAC.2008.4555884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549086578&doi=10.1109%2fDAC.2008.4555884&partnerID=40&md5=ca791298ed016d447c2b33f7faba7a3e",Conference Paper,Scopus,2-s2.0-51549086578
"Dömer, R., Gerstlauer, A., Peng, J., Shin, D., Cai, L., Yu, H., Abdi, S., Gajski, D.D.","System-on-chip environment: A SpecC-based framework for heterogeneous MPSoC design",2008,"Eurasip Journal on Embedded Systems","2008","1", 647953,"","",,40,10.1155/2008/647953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749151366&doi=10.1155%2f2008%2f647953&partnerID=40&md5=a9ca6c91bef1a03de1d680c7af167898",Article,Scopus,2-s2.0-49749151366
"Schirner, G., Gerstlauer, A., Dömer, R.","Automatic generation of Hardware dependent Software for MPSoCs from abstract system specifications",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483954,"271","276",,16,10.1109/ASPDAC.2008.4483954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549088099&doi=10.1109%2fASPDAC.2008.4483954&partnerID=40&md5=44c2aadeb8be53cc8c2d4ec93b6c8525",Conference Paper,Scopus,2-s2.0-49549088099
"Shin, D., Gerstlauer, A., Domer, R., Gajski, D.D.","An interactive design environment for C-based high-level synthesis of RTL processors",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","4", 4469916,"466","475",,8,10.1109/TVLSI.2007.915390,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549166985&doi=10.1109%2fTVLSI.2007.915390&partnerID=40&md5=83780c02d40f20f8bb36d2a0ccf8b7b7",Article,Scopus,2-s2.0-41549166985
"Schirner, G., Gerstlauer, A., Dömer, R.","Abstract, multifaceted modeling of embedded processors for system level design",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196062,"384","389",,27,10.1109/ASPDAC.2007.358016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649094812&doi=10.1109%2fASPDAC.2007.358016&partnerID=40&md5=eb28efdf6184cce66db2f807e8e025ac",Conference Paper,Scopus,2-s2.0-46649094812
"Gerstlauer, A., Shin, D., Peng, J., Dömer, R., Gajski, D.D.","Automatic layer-based generation of system-on-chip bus communication models",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","9",,"1676","1687",,22,10.1109/TCAD.2007.895794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548233318&doi=10.1109%2fTCAD.2007.895794&partnerID=40&md5=73a28739ea31fa3f8ca0a21f3bd1ff6a",Article,Scopus,2-s2.0-34548233318
"Shin, D., Gerstlauer, A., Dömer, R., Gajski, D.D.","An interactive design environment for C-based high-level synthesis",2007,"IFIP International Federation for Information Processing","231",,,"135","144",,2,10.1007/978-0-387-72258-0_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248368120&doi=10.1007%2f978-0-387-72258-0_12&partnerID=40&md5=5aa27964b8522e9b7d99537335045e3e",Article,Scopus,2-s2.0-34248368120
"Schirner, G., Sachdeva, G., Gerstlauer, A., Dömer, R.","Embedded software development in a system-level design flow",2007,"IFIP International Federation for Information Processing","231",,,"289","298",,1,10.1007/978-0-387-72258-0_25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248352246&doi=10.1007%2f978-0-387-72258-0_25&partnerID=40&md5=a2381a701236b54c6309dc5af54cf3cb",Article,Scopus,2-s2.0-34248352246
"Rettberg, A., Zanella, M.C., Rammig, F.J., Dömer, R., Gerstlauer, A.","Preface",2007,"IFIP Advances in Information and Communication Technology","231",,,"xi","xii",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901701569&partnerID=40&md5=e61d7049e4bea56ca62d8222e432e4d4",Editorial,Scopus,2-s2.0-84901701569
"Rettberg, A., Zanella, M.C., Dömer, R., Gerstlauer, A., Rammig, F.J.","Embedded system design: Topics, techniques and trends: IFIP TC10 Working Conference International Embedded Systems Symposium (IESS), May 30 - June 1, 2007, Irvine (CA), USA",2007,"IFIP Advances in Information and Communication Technology","231",,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901716815&partnerID=40&md5=39e468d09ef85ce18102697e4c32b3cc",Conference Paper,Scopus,2-s2.0-84901716815
"Gajski, D.D., Gerstlauer, A., Abdi, S., Schirner, G.","Embedded system design: Modeling, synthesis and verification",2006,"Embedded System Design: Modeling, Synthesis and Verification",,,,"1","352",,,10.1007/978-1-4419-0504-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892199425&doi=10.1007%2f978-1-4419-0504-8&partnerID=40&md5=0aa8cbb29f1061f3a7284ebce8254d1d",Book,Scopus,2-s2.0-84892199425
"Shin, D., Gerstlauer, A., Peng, J., Dömer, R., Gajski, D.D.","Automatic generation of transaction level models for rapid design space exploration",2006,"CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis",,,,"64","69",,23,10.1145/1176254.1176272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547165016&doi=10.1145%2f1176254.1176272&partnerID=40&md5=952b96a8d863ee68b8f00833d84148cc",Conference Paper,Scopus,2-s2.0-34547165016
"Cai, L., Gerstlauer, A., Gajski, D.","Multi-metric and multi-entity characterization of applications for early system design exploration",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466495,"944","947",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77749243972&partnerID=40&md5=8becef9ee28930b11df51e31e143f574",Conference Paper,Scopus,2-s2.0-77749243972
"Shin, D., Gerstlauer, A., Dömer, R., Gajski, D.D.","Automatic generation of communication architectures",2005,"IFIP Advances in Information and Communication Technology","184",,,"179","188",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880360509&partnerID=40&md5=758ba8c938398f0c5a2636d2424c2aef",Article,Scopus,2-s2.0-84880360509
"Gerstlauer, A., Shin, D., Domer, R., Gajski, D.D.","System-level communication modeling for network-on-chip synthesis",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466127,"45","48",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861444176&partnerID=40&md5=617ea15c6381d8fb89dc1d5e0e4038a6",Conference Paper,Scopus,2-s2.0-84861444176
"Shin, D., Gerstlauer, A., Dömer, R., Gajski, D.D.","Automatic network generation for system-on-chip communication design",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"255","260",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644559842&partnerID=40&md5=6d8cd54a6ba2bbd6ea8fa7267dbd2276",Conference Paper,Scopus,2-s2.0-27644559842
"Cai, L., Gerstlauer, A., Gajski, D.","Retargetable profiling for rapid, early system-level design space exploration",2004,"Proceedings - Design Automation Conference",,,,"281","286",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444250084&partnerID=40&md5=a9273f76b84a82ad3c091ef2dcd0b9f6",Conference Paper,Scopus,2-s2.0-4444250084
"Yu, H., Gerstlauer, A., Gajski, D.","RTOS Scheduling in Transaction Level Models",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"31","36",,5,10.1145/944645.944653,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142299906&doi=10.1145%2f944645.944653&partnerID=40&md5=1e6961c0a147726f01f9d18d037bb16c",Conference Paper,Scopus,2-s2.0-1142299906
"Gerstlauer, A., Yu, H., Gajski, D.D.","RTOS modeling for system level design",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253598,"130","135",,111,10.1109/DATE.2003.1253598,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893781814&doi=10.1109%2fDATE.2003.1253598&partnerID=40&md5=c1daef26987f557fe95681cdc1879bd5",Conference Paper,Scopus,2-s2.0-84893781814
"Gerstlauer, A., Gajski, D.D.","System-level abstraction semantics",2002,"Proceedings of the International Symposium on System Synthesis",,,,"231","236",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036953786&partnerID=40&md5=9b83099ec67d8293d63656e192c306e7",Conference Paper,Scopus,2-s2.0-0036953786
"Mueller, W., Dömer, R., Gerstlauer, A.","The formal execution semantics of SpecC",2002,"Proceedings of the International Symposium on System Synthesis",,,,"150","155",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036948802&partnerID=40&md5=916b6e0c678a08da9d456ab176abb2a0",Conference Paper,Scopus,2-s2.0-0036948802
"Ben Saoud, S., Gajski, D.D., Gerstlauer, A.","Seamless approach for the design of control systems for power electronics and electric drives",2002,"Proceedings of the IEEE International Conference on Systems, Man and Cybernetics","6",,,"379","384",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036967246&partnerID=40&md5=e7ea5fa8c93a1efc2ae8aab0ef8adff5",Conference Paper,Scopus,2-s2.0-0036967246
"Saoud, S.B., Gajski, D.D., Gerstlauer, A.","Co-design of embedded controllers for power electronics and electric systems",2002,"IEEE International Symposium on Intelligent Control - Proceedings",,,,"379","383",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911938&partnerID=40&md5=901bebc5253c51905256543470e5e93b",Conference Paper,Scopus,2-s2.0-0036911938
"Saoud, S.B., Gajski, D.D., Gerstlauer, A.","Co-design of emulators for power electric processes using SpecC methodology",2002,"IECON Proceedings (Industrial Electronics Conference)","3",,,"2143","2148",,,10.1109/IECON.2002.1185304,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036953767&doi=10.1109%2fIECON.2002.1185304&partnerID=40&md5=c562f9a98d4df98af22eddb9a9430a2a",Conference Paper,Scopus,2-s2.0-0036953767
"Rettberg, A., Rammig, F.J., Gerstlauer, A., Gajski, D.D., Hardt, W., Kleinjohann, B.","The specification language SPECC within the paradise design environment",2001,"IFIP Advances in Information and Communication Technology","61",,,"111","120",,,10.1007/978-0-387-35409-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904261925&doi=10.1007%2f978-0-387-35409-5&partnerID=40&md5=a1ffa5f904bc9d236008eb336c4c7126",Conference Paper,Scopus,2-s2.0-84904261925
"Bühler, M., Stöhr, B., Baitinger, U.G., Gerstlauer, A.","Eine geeignete Schaltkreistechnologie für einen 3D-SOI-Prozeß mit T-Gate Transistoren",1998,"ITG-Fachbericht",,"147",,"153","158",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345759287&partnerID=40&md5=24989238f4f7c3d8509b08af45895830",Article,Scopus,2-s2.0-0345759287
