

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 16:23:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrixmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |      159|      159|        53|          -|          -|     3|        no|
        | + Col        |       51|       51|        17|          -|          -|     3|        no|
        |  ++ Product  |       15|       15|         5|          -|          -|     3|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../files/matrixmul.cpp:19]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../files/matrixmul.cpp:4]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 0, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 17 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 18 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.54ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i_1, i2 3" [../files/matrixmul.cpp:19]   --->   Operation 20 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i_1, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 21 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %Col.split, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 22 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %i_1" [../files/matrixmul.cpp:26]   --->   Operation 23 'zext' 'zext_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 24 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%sub_ln26 = sub i4 %p_shl7, i4 %zext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 25 'sub' 'sub_ln26' <Predicate = (!icmp_ln19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:19]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../files/matrixmul.cpp:19]   --->   Operation 27 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 28 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 29 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %Col.split, i2 %add_ln21, void %for.inc22" [../files/matrixmul.cpp:21]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 31 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %j, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 32 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %Product.split, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %j" [../files/matrixmul.cpp:28]   --->   Operation 34 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %sub_ln26, i4 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 35 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28_1" [../files/matrixmul.cpp:28]   --->   Operation 37 'getelementptr' 'res_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg:13]   --->   Operation 38 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:21]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../files/matrixmul.cpp:21]   --->   Operation 40 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln24 = br void %for.inc" [../files/matrixmul.cpp:24]   --->   Operation 41 'br' 'br_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %add_ln19, i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = (icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br void %Col" [../files/matrixmul.cpp:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k = phi i2 0, void %Product.split, i2 %add_ln24, void %for.inc.split" [../files/matrixmul.cpp:24]   --->   Operation 44 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = phi i16 0, void %Product.split, i16 %tmp_1, void %for.inc.split"   --->   Operation 45 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.54ns)   --->   "%icmp_ln24 = icmp_eq  i2 %k, i2 3" [../files/matrixmul.cpp:24]   --->   Operation 46 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.54ns)   --->   "%add_ln24 = add i2 %k, i2 1" [../files/matrixmul.cpp:24]   --->   Operation 47 'add' 'add_ln24' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.inc22" [../files/matrixmul.cpp:24]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %k" [../files/matrixmul.cpp:26]   --->   Operation 49 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.79ns)   --->   "%add_ln26 = add i4 %sub_ln26, i4 %zext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 50 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %add_ln26" [../files/matrixmul.cpp:26]   --->   Operation 51 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 52 'getelementptr' 'a_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k, i2 0" [../files/matrixmul.cpp:26]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i4 %p_shl, i4 %zext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 54 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln26_1 = add i4 %sub_ln26_1, i4 %zext_ln28" [../files/matrixmul.cpp:26]   --->   Operation 55 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 56 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 57 'getelementptr' 'b_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:26]   --->   Operation 58 'load' 'a_load' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 59 [2/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 59 'load' 'b_load' <Predicate = (!icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 60 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 60 'store' 'store_ln28' <Predicate = (icmp_ln24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln21 = br void %Product" [../files/matrixmul.cpp:21]   --->   Operation 61 'br' 'br_ln21' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.67>
ST_5 : Operation 62 [1/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:26]   --->   Operation 62 'load' 'a_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_load" [../files/matrixmul.cpp:26]   --->   Operation 63 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 64 'load' 'b_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %b_load" [../files/matrixmul.cpp:26]   --->   Operation 65 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 66 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 67 [2/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 67 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 68 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %mul_ln26, i16 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 69 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg:14]   --->   Operation 70 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../files/matrixmul.cpp:22]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../files/matrixmul.cpp:24]   --->   Operation 72 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %mul_ln26, i16 %tmp" [../files/matrixmul.cpp:26]   --->   Operation 73 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [../files/matrixmul.cpp:24]   --->   Operation 74 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 2 bit ('i', ../files/matrixmul.cpp:19) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln19', ../files/matrixmul.cpp:19) of constant 0 on local variable 'i', ../files/matrixmul.cpp:19 [12]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation 2 bit ('i', ../files/matrixmul.cpp:19) on local variable 'i', ../files/matrixmul.cpp:19 [15]  (0.000 ns)
	'sub' operation 4 bit ('sub_ln26', ../files/matrixmul.cpp:26) [22]  (0.797 ns)
	blocking operation 0.178 ns on control path)

 <State 3>: 0.975ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', ../files/matrixmul.cpp:21) with incoming values : ('add_ln21', ../files/matrixmul.cpp:21) [27]  (0.000 ns)
	'add' operation 4 bit ('add_ln28', ../files/matrixmul.cpp:28) [33]  (0.797 ns)
	blocking operation 0.178 ns on control path)

 <State 4>: 1.474ns
The critical path consists of the following:
	'phi' operation 2 bit ('k', ../files/matrixmul.cpp:24) with incoming values : ('add_ln24', ../files/matrixmul.cpp:24) [41]  (0.000 ns)
	'add' operation 4 bit ('add_ln26', ../files/matrixmul.cpp:26) [48]  (0.797 ns)
	'getelementptr' operation 4 bit ('a_addr', ../files/matrixmul.cpp:26) [50]  (0.000 ns)
	'load' operation 8 bit ('a_load', ../files/matrixmul.cpp:26) on array 'a' [59]  (0.677 ns)

 <State 5>: 1.673ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', ../files/matrixmul.cpp:26) on array 'a' [59]  (0.677 ns)
	'mul' operation 16 bit of DSP[64] ('mul_ln26', ../files/matrixmul.cpp:26) [63]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[64] ('mul_ln26', ../files/matrixmul.cpp:26) [63]  (0.996 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[64] ('mul_ln26', ../files/matrixmul.cpp:26) [63]  (0.000 ns)
	'add' operation 16 bit of DSP[64] ('tmp', ../files/matrixmul.cpp:26) [64]  (0.645 ns)

 <State 8>: 0.645ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[64] ('tmp', ../files/matrixmul.cpp:26) [64]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
