#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000b07500 .scope module, "tb_mitll_and2t" "tb_mitll_and2t" 2 11;
 .timescale -12 -13;
v0000000000b63d20_0 .var "a", 0 0;
v0000000000b63f00_0 .var "b", 0 0;
v0000000000b63dc0_0 .var "clk", 0 0;
v0000000000b63fa0_0 .net "out", 0 0, v0000000000b63640_0;  1 drivers
S_0000000000af2d70 .scope module, "DUT" "mitll_and2t" 2 45, 3 10 0, S_0000000000b07500;
 .timescale -12 -13;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0000000000b04d50_0 .net "a", 0 0, v0000000000b63d20_0;  1 drivers
v0000000000b07680_0 .net "b", 0 0, v0000000000b63f00_0;  1 drivers
v0000000000af2ef0_0 .var/i "cell_state", 31 0;
v0000000000af2f90_0 .net "clk", 0 0, v0000000000b63dc0_0;  1 drivers
v0000000000af3030_0 .var/real "ct_state0_clk_a", 0 0;
v0000000000af30d0_0 .var/real "ct_state0_clk_b", 0 0;
v0000000000b62d30_0 .var/real "ct_state1_clk_a", 0 0;
v0000000000b62dd0_0 .var/real "ct_state1_clk_b", 0 0;
v0000000000b62e70_0 .var/real "ct_state2_clk_a", 0 0;
v0000000000b62f10_0 .var/real "ct_state2_clk_b", 0 0;
v0000000000b62fb0_0 .var/real "ct_state3_b_b", 0 0;
v0000000000b63820_0 .var/real "ct_state3_clk_a", 0 0;
v0000000000b63b40_0 .var/real "ct_state3_clk_b", 0 0;
v0000000000b63be0_0 .var/real "delay_state3_clk_out", 0 0;
v0000000000b63140_0 .var "errorsignal_a", 0 0;
v0000000000b63c80_0 .var "errorsignal_b", 0 0;
v0000000000b63e60_0 .var "errorsignal_clk", 0 0;
v0000000000b63640_0 .var "out", 0 0;
v0000000000b631e0_0 .var/i "outfile", 31 0;
E_0000000000b061f0/0 .event negedge, v0000000000af2f90_0;
E_0000000000b061f0/1 .event posedge, v0000000000af2f90_0;
E_0000000000b061f0 .event/or E_0000000000b061f0/0, E_0000000000b061f0/1;
E_0000000000b05870/0 .event negedge, v0000000000b07680_0;
E_0000000000b05870/1 .event posedge, v0000000000b07680_0;
E_0000000000b05870 .event/or E_0000000000b05870/0, E_0000000000b05870/1;
E_0000000000b058b0/0 .event negedge, v0000000000b04d50_0;
E_0000000000b058b0/1 .event posedge, v0000000000b04d50_0;
E_0000000000b058b0 .event/or E_0000000000b058b0/0, E_0000000000b058b0/1;
    .scope S_0000000000af2d70;
T_0 ;
    %pushi/real 1073741824, 4069; load=8.00000
    %store/real v0000000000b63be0_0;
    %end;
    .thread T_0;
    .scope S_0000000000af2d70;
T_1 ;
    %pushi/real 1234803097, 4067; load=2.30000
    %pushi/real 2516582, 4045; load=2.30000
    %add/wr;
    %store/real v0000000000af3030_0;
    %end;
    .thread T_1;
    .scope S_0000000000af2d70;
T_2 ;
    %pushi/real 1610612736, 4067; load=3.00000
    %store/real v0000000000af30d0_0;
    %end;
    .thread T_2;
    .scope S_0000000000af2d70;
T_3 ;
    %pushi/real 1744830464, 4068; load=6.50000
    %store/real v0000000000b62d30_0;
    %end;
    .thread T_3;
    .scope S_0000000000af2d70;
T_4 ;
    %pushi/real 1449551462, 4067; load=2.70000
    %pushi/real 1677722, 4045; load=2.70000
    %add/wr;
    %store/real v0000000000b62dd0_0;
    %end;
    .thread T_4;
    .scope S_0000000000af2d70;
T_5 ;
    %pushi/real 1073741824, 4067; load=2.00000
    %store/real v0000000000b62e70_0;
    %end;
    .thread T_5;
    .scope S_0000000000af2d70;
T_6 ;
    %pushi/real 1556925644, 4067; load=2.90000
    %pushi/real 3355443, 4045; load=2.90000
    %add/wr;
    %store/real v0000000000b62f10_0;
    %end;
    .thread T_6;
    .scope S_0000000000af2d70;
T_7 ;
    %pushi/real 1644167168, 4070; load=24.5000
    %store/real v0000000000b62fb0_0;
    %end;
    .thread T_7;
    .scope S_0000000000af2d70;
T_8 ;
    %pushi/real 1771674009, 4067; load=3.30000
    %pushi/real 2516582, 4045; load=3.30000
    %add/wr;
    %store/real v0000000000b63820_0;
    %end;
    .thread T_8;
    .scope S_0000000000af2d70;
T_9 ;
    %pushi/real 1825361100, 4066; load=1.70000
    %pushi/real 3355443, 4044; load=1.70000
    %add/wr;
    %store/real v0000000000b63b40_0;
    %end;
    .thread T_9;
    .scope S_0000000000af2d70;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63e60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63640_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000000af2d70;
T_11 ;
    %wait E_0000000000b058b0;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 53 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_11.0, 5;
    %load/vec4 v0000000000b63140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 57 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000000b631e0_0, 0, 32;
    %vpi_call 3 58 "$fdisplay", v0000000000b631e0_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 59 "$fclose", v0000000000b631e0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000b63640_0, 0;
T_11.2 ;
    %load/vec4 v0000000000b63140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0000000000af2ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %jmp T_11.10;
T_11.7 ;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
T_11.4 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000af2d70;
T_12 ;
    %wait E_0000000000b05870;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 82 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_12.0, 5;
    %load/vec4 v0000000000b63c80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 86 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000000b631e0_0, 0, 32;
    %vpi_call 3 87 "$fdisplay", v0000000000b631e0_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 88 "$fclose", v0000000000b631e0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000b63640_0, 0;
T_12.2 ;
    %load/vec4 v0000000000b63c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0000000000af2ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %jmp T_12.10;
T_12.8 ;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b62fb0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63c80_0, 4;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
T_12.4 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000af2d70;
T_13 ;
    %wait E_0000000000b061f0;
    %pushi/vec4 4, 0, 64;
    %vpi_func 3 113 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_13.0, 5;
    %load/vec4 v0000000000b63e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 117 "$fopen" 32, "errors.txt", "a" {0 0 0};
    %store/vec4 v0000000000b631e0_0, 0, 32;
    %vpi_call 3 118 "$fdisplay", v0000000000b631e0_0, "Violation of critical timing in module %m; %0d ps.\012", $stime {0 0 0};
    %vpi_call 3 119 "$fclose", v0000000000b631e0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000000b63640_0, 0;
T_13.2 ;
    %load/vec4 v0000000000b63e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0000000000af2ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000af3030_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63140_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000af30d0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63c80_0, 4;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b62d30_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63140_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b62dd0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63c80_0, 4;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b62e70_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63140_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b62f10_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63c80_0, 4;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0000000000b63640_0;
    %nor/r;
    %load/real v0000000000b63be0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63640_0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000af2ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b63820_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63140_0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b63c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/real v0000000000b63b40_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %assign/vec4/d v0000000000b63c80_0, 4;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
T_13.4 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000b07500;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63d20_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000000000b07500;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63f00_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0000000000b07500;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b63dc0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000000000b07500;
T_17 ;
    %vpi_call 2 17 "$dumpfile", "tb_mitll_and2topt.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %load/vec4 v0000000000b63d20_0;
    %nor/r;
    %store/vec4 v0000000000b63d20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63dc0_0;
    %nor/r;
    %store/vec4 v0000000000b63dc0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63d20_0;
    %nor/r;
    %store/vec4 v0000000000b63d20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63f00_0;
    %nor/r;
    %store/vec4 v0000000000b63f00_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63d20_0;
    %nor/r;
    %store/vec4 v0000000000b63d20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63f00_0;
    %nor/r;
    %store/vec4 v0000000000b63f00_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63dc0_0;
    %nor/r;
    %store/vec4 v0000000000b63dc0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63f00_0;
    %nor/r;
    %store/vec4 v0000000000b63f00_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0000000000b63d20_0;
    %nor/r;
    %store/vec4 v0000000000b63d20_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000000000b07500;
T_18 ;
    %vpi_call 2 41 "$display", "\011\011time,\011a,\011b,\011clk,\011out" {0 0 0};
    %vpi_call 2 42 "$monitor", "%d,\011%b,\011%b,\011%b,\011%b", $time, v0000000000b63d20_0, v0000000000b63f00_0, v0000000000b63dc0_0, v0000000000b63fa0_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000000000b07500;
T_19 ;
    %delay 1000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mitll_and2t.v";
    "./mitll_and2t.v";
