

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Mon Jun 18 15:49:38 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     13.91|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  70532|  70532|  70515|  70515| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |                           |                |    Latency    |    Interval   | Pipeline|
        |          Instance         |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |grp_pool_layer1_fu_272     |pool_layer1     |   6729|   6729|   6729|   6729|   none  |
        |grp_pool_layer2_fu_278     |pool_layer2     |   2705|   2705|   2705|   2705|   none  |
        |grp_conv_layer1_fu_284     |conv_layer1     |   6940|   6940|   6940|   6940|   none  |
        |grp_conv_layer2_fu_290     |conv_layer2     |   5666|  10736|   5666|  10736|   none  |
        |grp_fc_layer1_fu_362       |fc_layer1       |  70514|  70514|  70514|  70514|   none  |
        |grp_fc_layer2_fu_370       |fc_layer2       |  10490|  10490|  10490|  10490|   none  |
        |grp_fc_layer3_fu_378       |fc_layer3       |   1198|   1198|   1198|   1198|   none  |
        |grp_Loop_1_proc137_fu_387  |Loop_1_proc137  |   2049|   2049|   2049|   2049|   none  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_out_V_V = alloca i16, align 2" [nnet_stream/solution1/nnet.cpp:311]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv2_out_V_V = alloca i16, align 2" [nnet_stream/solution1/nnet.cpp:312]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pool1_out_V_V = alloca i16, align 2" [nnet_stream/solution1/nnet.cpp:313]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pool2_out_V_V = alloca i16, align 2" [nnet_stream/solution1/nnet.cpp:314]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fc1_out_V_V = alloca i16, align 2" [nnet_stream/solution1/nnet.cpp:315]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fc2_out_V_V = alloca i16, align 2" [nnet_stream/solution1/nnet.cpp:316]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_in_V_V = alloca i16, align 2"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc137(i16* %image_in_V_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc137(i16* %image_in_V_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer1(i16* %conv1_out_V_V, i16* %image_in_V_V)" [nnet_stream/solution1/nnet.cpp:322]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer1(i16* %conv1_out_V_V, i16* %image_in_V_V)" [nnet_stream/solution1/nnet.cpp:322]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer1(i16* %pool1_out_V_V, i16* %conv1_out_V_V)" [nnet_stream/solution1/nnet.cpp:323]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer1(i16* %pool1_out_V_V, i16* %conv1_out_V_V)" [nnet_stream/solution1/nnet.cpp:323]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer2(i16* %conv2_out_V_V, i16* %pool1_out_V_V)" [nnet_stream/solution1/nnet.cpp:325]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer2(i16* %conv2_out_V_V, i16* %pool1_out_V_V)" [nnet_stream/solution1/nnet.cpp:325]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer2(i16* %pool2_out_V_V, i16* %conv2_out_V_V)" [nnet_stream/solution1/nnet.cpp:326]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer2(i16* %pool2_out_V_V, i16* %conv2_out_V_V)" [nnet_stream/solution1/nnet.cpp:326]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.00ns
ST_11 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer1(i16* %fc1_out_V_V, i16* %pool2_out_V_V)" [nnet_stream/solution1/nnet.cpp:328]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.00ns
ST_12 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer1(i16* %fc1_out_V_V, i16* %pool2_out_V_V)" [nnet_stream/solution1/nnet.cpp:328]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 0.00ns
ST_13 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer2(i16* %fc2_out_V_V, i16* %fc1_out_V_V)" [nnet_stream/solution1/nnet.cpp:329]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 0.00ns
ST_14 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer2(i16* %fc2_out_V_V, i16* %fc1_out_V_V)" [nnet_stream/solution1/nnet.cpp:329]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 0.00ns
ST_15 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @fc_layer3(i16* %fc3_out_V_V, i16* %fc2_out_V_V)" [nnet_stream/solution1/nnet.cpp:330]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 16> : 0.00ns
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str13) nounwind" [nnet_stream/solution1/nnet.cpp:311]
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %fc3_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str187, i32 0, i32 0, [1 x i8]* @p_str188, [1 x i8]* @p_str189, [1 x i8]* @p_str190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str191, [1 x i8]* @p_str192)"
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc3_out_V_V), !map !131"
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @nnet_str) nounwind"
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%empty_484 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @conv1_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str138, [1 x i8]* @p_str138, i32 1, i32 1, i16* %conv1_out_V_V, i16* %conv1_out_V_V)"
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %conv1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)"
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%empty_486 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @conv2_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str145, [1 x i8]* @p_str145, i32 1, i32 1, i16* %conv2_out_V_V, i16* %conv2_out_V_V)"
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%empty_487 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %conv2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str146, i32 0, i32 0, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [1 x i8]* @p_str151)"
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%empty_488 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pool1_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str152, [1 x i8]* @p_str152, i32 1, i32 1, i16* %pool1_out_V_V, i16* %pool1_out_V_V)"
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%empty_489 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %pool1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str154, [1 x i8]* @p_str155, [1 x i8]* @p_str156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str157, [1 x i8]* @p_str158)"
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%empty_490 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pool2_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str159, [1 x i8]* @p_str159, i32 1, i32 1, i16* %pool2_out_V_V, i16* %pool2_out_V_V)"
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%empty_491 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %pool2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str160, i32 0, i32 0, [1 x i8]* @p_str161, [1 x i8]* @p_str162, [1 x i8]* @p_str163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str164, [1 x i8]* @p_str165)"
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty_492 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @fc1_out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str166, [1 x i8]* @p_str166, i32 1, i32 1, i16* %fc1_out_V_V, i16* %fc1_out_V_V)"
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%empty_493 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %fc1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%empty_494 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @fc2_out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str173, [1 x i8]* @p_str173, i32 1, i32 1, i16* %fc2_out_V_V, i16* %fc2_out_V_V)"
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%empty_495 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %fc2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str174, i32 0, i32 0, [1 x i8]* @p_str175, [1 x i8]* @p_str176, [1 x i8]* @p_str177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str178, [1 x i8]* @p_str179)"
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%empty_496 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @image_in_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str180, [1 x i8]* @p_str180, i32 1, i32 1, i16* %image_in_V_V, i16* %image_in_V_V)"
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%empty_497 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %image_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str181, i32 0, i32 0, [1 x i8]* @p_str182, [1 x i8]* @p_str183, [1 x i8]* @p_str184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str185, [1 x i8]* @p_str186)"
ST_16 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @fc_layer3(i16* %fc3_out_V_V, i16* %fc2_out_V_V)" [nnet_stream/solution1/nnet.cpp:330]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:331]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc3_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fc_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv1_out_V_V (alloca              ) [ 00111111111111111]
conv2_out_V_V (alloca              ) [ 00111111111111111]
pool1_out_V_V (alloca              ) [ 00111111111111111]
pool2_out_V_V (alloca              ) [ 00111111111111111]
fc1_out_V_V   (alloca              ) [ 00111111111111111]
fc2_out_V_V   (alloca              ) [ 00111111111111111]
image_in_V_V  (alloca              ) [ 01111111111111111]
StgValue_25   (call                ) [ 00000000000000000]
StgValue_27   (call                ) [ 00000000000000000]
StgValue_29   (call                ) [ 00000000000000000]
StgValue_31   (call                ) [ 00000000000000000]
StgValue_33   (call                ) [ 00000000000000000]
StgValue_35   (call                ) [ 00000000000000000]
StgValue_37   (call                ) [ 00000000000000000]
StgValue_39   (specdataflowpipeline) [ 00000000000000000]
empty         (specinterface       ) [ 00000000000000000]
StgValue_41   (specbitsmap         ) [ 00000000000000000]
StgValue_42   (spectopmodule       ) [ 00000000000000000]
empty_484     (specchannel         ) [ 00000000000000000]
empty_485     (specinterface       ) [ 00000000000000000]
empty_486     (specchannel         ) [ 00000000000000000]
empty_487     (specinterface       ) [ 00000000000000000]
empty_488     (specchannel         ) [ 00000000000000000]
empty_489     (specinterface       ) [ 00000000000000000]
empty_490     (specchannel         ) [ 00000000000000000]
empty_491     (specinterface       ) [ 00000000000000000]
empty_492     (specchannel         ) [ 00000000000000000]
empty_493     (specinterface       ) [ 00000000000000000]
empty_494     (specchannel         ) [ 00000000000000000]
empty_495     (specinterface       ) [ 00000000000000000]
empty_496     (specchannel         ) [ 00000000000000000]
empty_497     (specinterface       ) [ 00000000000000000]
StgValue_57   (call                ) [ 00000000000000000]
StgValue_58   (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc3_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer2_weights_63">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer2_weights_61">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_layer2_weights_59">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_layer2_weights_57">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_layer2_weights_55">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_layer2_weights_53">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer2_weights_51">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_layer2_weights_49">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer2_weights_47">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer2_weights_45">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer2_weights_43">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_layer2_weights_41">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_layer2_weights_39">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_layer2_weights_37">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_layer2_weights_35">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_layer2_weights_33">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_layer2_weights_31">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_layer2_weights_29">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_layer2_weights_27">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_layer2_weights_25">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_layer2_weights_23">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_layer2_weights_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_layer2_weights_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_layer2_weights_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_layer2_weights_15">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_layer2_weights_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_layer2_weights_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_layer2_weights_9">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_layer2_weights_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_layer2_weights_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_layer2_weights_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_layer2_weights_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_layer2_bias_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="fc_layer1_weights_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="fc_layer3_weights_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc137"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_out_OC_V_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_out_OC_V_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="conv1_out_V_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out_V_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="conv2_out_V_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out_V_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="pool1_out_V_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out_V_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="pool2_out_V_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool2_out_V_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="fc1_out_V_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_out_V_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="fc2_out_V_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc2_out_V_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="image_in_V_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_in_V_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_pool_layer1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="4"/>
<pin id="275" dir="0" index="2" bw="16" slack="4"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_pool_layer2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="8"/>
<pin id="281" dir="0" index="2" bw="16" slack="8"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_conv_layer1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="2"/>
<pin id="287" dir="0" index="2" bw="16" slack="2"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_conv_layer2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="6"/>
<pin id="293" dir="0" index="2" bw="16" slack="6"/>
<pin id="294" dir="0" index="3" bw="11" slack="0"/>
<pin id="295" dir="0" index="4" bw="11" slack="0"/>
<pin id="296" dir="0" index="5" bw="11" slack="0"/>
<pin id="297" dir="0" index="6" bw="11" slack="0"/>
<pin id="298" dir="0" index="7" bw="11" slack="0"/>
<pin id="299" dir="0" index="8" bw="11" slack="0"/>
<pin id="300" dir="0" index="9" bw="11" slack="0"/>
<pin id="301" dir="0" index="10" bw="11" slack="0"/>
<pin id="302" dir="0" index="11" bw="11" slack="0"/>
<pin id="303" dir="0" index="12" bw="11" slack="0"/>
<pin id="304" dir="0" index="13" bw="11" slack="0"/>
<pin id="305" dir="0" index="14" bw="11" slack="0"/>
<pin id="306" dir="0" index="15" bw="11" slack="0"/>
<pin id="307" dir="0" index="16" bw="11" slack="0"/>
<pin id="308" dir="0" index="17" bw="11" slack="0"/>
<pin id="309" dir="0" index="18" bw="11" slack="0"/>
<pin id="310" dir="0" index="19" bw="11" slack="0"/>
<pin id="311" dir="0" index="20" bw="11" slack="0"/>
<pin id="312" dir="0" index="21" bw="11" slack="0"/>
<pin id="313" dir="0" index="22" bw="11" slack="0"/>
<pin id="314" dir="0" index="23" bw="11" slack="0"/>
<pin id="315" dir="0" index="24" bw="11" slack="0"/>
<pin id="316" dir="0" index="25" bw="11" slack="0"/>
<pin id="317" dir="0" index="26" bw="11" slack="0"/>
<pin id="318" dir="0" index="27" bw="11" slack="0"/>
<pin id="319" dir="0" index="28" bw="11" slack="0"/>
<pin id="320" dir="0" index="29" bw="11" slack="0"/>
<pin id="321" dir="0" index="30" bw="11" slack="0"/>
<pin id="322" dir="0" index="31" bw="11" slack="0"/>
<pin id="323" dir="0" index="32" bw="11" slack="0"/>
<pin id="324" dir="0" index="33" bw="11" slack="0"/>
<pin id="325" dir="0" index="34" bw="11" slack="0"/>
<pin id="326" dir="0" index="35" bw="12" slack="0"/>
<pin id="327" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fc_layer1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="10"/>
<pin id="365" dir="0" index="2" bw="16" slack="10"/>
<pin id="366" dir="0" index="3" bw="10" slack="0"/>
<pin id="367" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fc_layer2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="12"/>
<pin id="373" dir="0" index="2" bw="16" slack="12"/>
<pin id="374" dir="0" index="3" bw="11" slack="0"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fc_layer3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="14"/>
<pin id="382" dir="0" index="3" bw="12" slack="0"/>
<pin id="383" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/15 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_Loop_1_proc137_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="12" slack="0"/>
<pin id="391" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="conv1_out_V_V_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="2"/>
<pin id="396" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv1_out_V_V "/>
</bind>
</comp>

<comp id="400" class="1005" name="conv2_out_V_V_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="6"/>
<pin id="402" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv2_out_V_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="pool1_out_V_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="4"/>
<pin id="408" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="pool1_out_V_V "/>
</bind>
</comp>

<comp id="412" class="1005" name="pool2_out_V_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="8"/>
<pin id="414" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="pool2_out_V_V "/>
</bind>
</comp>

<comp id="418" class="1005" name="fc1_out_V_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="10"/>
<pin id="420" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="fc1_out_V_V "/>
</bind>
</comp>

<comp id="424" class="1005" name="fc2_out_V_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="12"/>
<pin id="426" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="fc2_out_V_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="image_in_V_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="image_in_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="76" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="76" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="76" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="76" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="76" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="82" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="86" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="328"><net_src comp="84" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="330"><net_src comp="6" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="290" pin=5"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="290" pin=6"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="290" pin=7"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="290" pin=8"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="290" pin=9"/></net>

<net id="336"><net_src comp="18" pin="0"/><net_sink comp="290" pin=10"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="290" pin=11"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="290" pin=12"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="290" pin=13"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="290" pin=14"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="290" pin=15"/></net>

<net id="342"><net_src comp="30" pin="0"/><net_sink comp="290" pin=16"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="290" pin=17"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="290" pin=18"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="290" pin=19"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="290" pin=20"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="290" pin=21"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="290" pin=22"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="290" pin=23"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="290" pin=24"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="290" pin=25"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="290" pin=26"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="290" pin=27"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="290" pin=28"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="290" pin=29"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="290" pin=30"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="290" pin=31"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="290" pin=32"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="290" pin=33"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="290" pin=34"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="290" pin=35"/></net>

<net id="368"><net_src comp="88" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="70" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="90" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="72" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="392"><net_src comp="78" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="2" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="244" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="403"><net_src comp="248" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="409"><net_src comp="252" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="415"><net_src comp="256" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="421"><net_src comp="260" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="427"><net_src comp="264" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="433"><net_src comp="268" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="284" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fc3_out_V_V | {15 16 }
 - Input state : 
	Port: nnet : image_V | {1 2 }
	Port: nnet : conv_layer2_weights_63 | {7 8 }
	Port: nnet : conv_layer2_weights_61 | {7 8 }
	Port: nnet : conv_layer2_weights_59 | {7 8 }
	Port: nnet : conv_layer2_weights_57 | {7 8 }
	Port: nnet : conv_layer2_weights_55 | {7 8 }
	Port: nnet : conv_layer2_weights_53 | {7 8 }
	Port: nnet : conv_layer2_weights_51 | {7 8 }
	Port: nnet : conv_layer2_weights_49 | {7 8 }
	Port: nnet : conv_layer2_weights_47 | {7 8 }
	Port: nnet : conv_layer2_weights_45 | {7 8 }
	Port: nnet : conv_layer2_weights_43 | {7 8 }
	Port: nnet : conv_layer2_weights_41 | {7 8 }
	Port: nnet : conv_layer2_weights_39 | {7 8 }
	Port: nnet : conv_layer2_weights_37 | {7 8 }
	Port: nnet : conv_layer2_weights_35 | {7 8 }
	Port: nnet : conv_layer2_weights_33 | {7 8 }
	Port: nnet : conv_layer2_weights_31 | {7 8 }
	Port: nnet : conv_layer2_weights_29 | {7 8 }
	Port: nnet : conv_layer2_weights_27 | {7 8 }
	Port: nnet : conv_layer2_weights_25 | {7 8 }
	Port: nnet : conv_layer2_weights_23 | {7 8 }
	Port: nnet : conv_layer2_weights_21 | {7 8 }
	Port: nnet : conv_layer2_weights_19 | {7 8 }
	Port: nnet : conv_layer2_weights_17 | {7 8 }
	Port: nnet : conv_layer2_weights_15 | {7 8 }
	Port: nnet : conv_layer2_weights_13 | {7 8 }
	Port: nnet : conv_layer2_weights_11 | {7 8 }
	Port: nnet : conv_layer2_weights_9 | {7 8 }
	Port: nnet : conv_layer2_weights_7 | {7 8 }
	Port: nnet : conv_layer2_weights_5 | {7 8 }
	Port: nnet : conv_layer2_weights_3 | {7 8 }
	Port: nnet : conv_layer2_weights_1 | {7 8 }
	Port: nnet : conv_layer2_bias_V | {7 8 }
	Port: nnet : fc_layer1_weights_V | {11 12 }
	Port: nnet : fc_layer2_weights_V | {13 14 }
	Port: nnet : fc_layer3_weights_V | {15 16 }
  - Chain level:
	State 1
		StgValue_24 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |   grp_pool_layer1_fu_272  |    0    |    0    | 5.16589 |   5635  |   8968  |
|          |   grp_pool_layer2_fu_278  |    0    |    0    |   5.11  |   4977  |   7684  |
|          |   grp_conv_layer1_fu_284  |    0    |   114   |  2.0014 |   5271  |   1839  |
|   call   |   grp_conv_layer2_fu_290  |    0    |    32   |  62.546 |   5624  |   775   |
|          |    grp_fc_layer1_fu_362   |    1    |    4    | 13.0024 |   260   |   380   |
|          |    grp_fc_layer2_fu_370   |    1    |    4    | 14.7714 |   252   |   366   |
|          |    grp_fc_layer3_fu_378   |    1    |    4    | 13.0024 |   164   |   333   |
|          | grp_Loop_1_proc137_fu_387 |    0    |    0    |  1.769  |    32   |    40   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    3    |   158   | 117.369 |  22215  |  20385  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  conv_layer2_bias_V  |    0   |   12   |    3   |
| conv_layer2_weights_1|    0   |   11   |    3   |
|conv_layer2_weights_11|    0   |   11   |    3   |
|conv_layer2_weights_13|    0   |   11   |    3   |
|conv_layer2_weights_15|    0   |   11   |    3   |
|conv_layer2_weights_17|    0   |   11   |    3   |
|conv_layer2_weights_19|    0   |   11   |    3   |
|conv_layer2_weights_21|    0   |   11   |    3   |
|conv_layer2_weights_23|    0   |   11   |    3   |
|conv_layer2_weights_25|    0   |   11   |    3   |
|conv_layer2_weights_27|    0   |   11   |    3   |
|conv_layer2_weights_29|    0   |   11   |    3   |
| conv_layer2_weights_3|    0   |   11   |    3   |
|conv_layer2_weights_31|    0   |   11   |    3   |
|conv_layer2_weights_33|    0   |   11   |    3   |
|conv_layer2_weights_35|    0   |   11   |    3   |
|conv_layer2_weights_37|    0   |   11   |    3   |
|conv_layer2_weights_39|    0   |   11   |    3   |
|conv_layer2_weights_41|    0   |   11   |    3   |
|conv_layer2_weights_43|    0   |   11   |    3   |
|conv_layer2_weights_45|    0   |   11   |    3   |
|conv_layer2_weights_47|    0   |   11   |    3   |
|conv_layer2_weights_49|    0   |   11   |    3   |
| conv_layer2_weights_5|    0   |   11   |    3   |
|conv_layer2_weights_51|    0   |   11   |    3   |
|conv_layer2_weights_53|    0   |   11   |    3   |
|conv_layer2_weights_55|    0   |   11   |    3   |
|conv_layer2_weights_57|    0   |   11   |    3   |
|conv_layer2_weights_59|    0   |   11   |    3   |
|conv_layer2_weights_61|    0   |   11   |    3   |
|conv_layer2_weights_63|    0   |   11   |    3   |
| conv_layer2_weights_7|    0   |   11   |    3   |
| conv_layer2_weights_9|    0   |   11   |    3   |
|  fc_layer1_weights_V |   80   |    0   |    0   |
|  fc_layer2_weights_V |   11   |    0   |    0   |
|  fc_layer3_weights_V |    1   |    0   |    0   |
|        image_V       |    1   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   93   |   364  |   99   |
+----------------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|conv1_out_V_V_reg_394|   16   |
|conv2_out_V_V_reg_400|   16   |
| fc1_out_V_V_reg_418 |   16   |
| fc2_out_V_V_reg_424 |   16   |
| image_in_V_V_reg_430|   16   |
|pool1_out_V_V_reg_406|   16   |
|pool2_out_V_V_reg_412|   16   |
+---------------------+--------+
|        Total        |   112  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   158  |   117  |  22215 |  20385 |
|   Memory  |   93   |    -   |    -   |   364  |   99   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   96   |   158  |   117  |  22691 |  20484 |
+-----------+--------+--------+--------+--------+--------+
