<profile>

<section name = "Vivado HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s'" level="0">
<item name = "Date">Sun May 25 15:18:56 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.013 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1028, 1028, 5.140 us, 5.140 us, 1028, 1028, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- BatchNormLoop">1026, 1026, 4, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 288, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 354, -</column>
<column name="Register">0, -, 228, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1192_28_fu_347_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln1192_29_fu_367_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln1192_30_fu_599_p2">+, 0, 0, 8, 5, 6</column>
<column name="add_ln1192_31_fu_399_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln1192_33_fu_455_p2">+, 0, 0, 15, 5, 6</column>
<column name="add_ln1192_34_fu_479_p2">+, 0, 0, 15, 5, 6</column>
<column name="add_ln1192_35_fu_499_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln1192_36_fu_631_p2">+, 0, 0, 8, 5, 6</column>
<column name="add_ln1192_37_fu_663_p2">+, 0, 0, 8, 5, 6</column>
<column name="add_ln1192_38_fu_527_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln1192_39_fu_695_p2">+, 0, 0, 8, 6, 6</column>
<column name="add_ln1192_40_fu_735_p2">+, 0, 0, 8, 5, 6</column>
<column name="add_ln1192_41_fu_767_p2">+, 0, 0, 8, 5, 6</column>
<column name="add_ln1192_42_fu_559_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln1192_fu_319_p2">+, 0, 0, 15, 6, 6</column>
<column name="i_fu_237_p2">+, 0, 0, 13, 11, 1</column>
<column name="sub_ln1192_10_fu_689_p2">-, 0, 0, 8, 6, 6</column>
<column name="sub_ln1192_11_fu_729_p2">-, 0, 0, 8, 6, 6</column>
<column name="sub_ln1192_12_fu_761_p2">-, 0, 0, 8, 6, 6</column>
<column name="sub_ln1192_7_fu_427_p2">-, 0, 0, 15, 5, 6</column>
<column name="sub_ln1192_8_fu_625_p2">-, 0, 0, 8, 6, 6</column>
<column name="sub_ln1192_9_fu_657_p2">-, 0, 0, 8, 6, 6</column>
<column name="sub_ln1192_fu_593_p2">-, 0, 0, 8, 6, 6</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op138">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op46">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25_fu_231_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_reg_220">9, 2, 11, 22</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_9_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="i_0_reg_220">11, 0, 11, 0</column>
<column name="icmp_ln25_reg_783">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_823">4, 0, 4, 0</column>
<column name="tmp_data_0_V_reg_823_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_10_V_reg_908">4, 0, 4, 0</column>
<column name="tmp_data_11_V_reg_878">4, 0, 4, 0</column>
<column name="tmp_data_11_V_reg_878_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_12_V_reg_913">4, 0, 4, 0</column>
<column name="tmp_data_13_V_reg_918">4, 0, 4, 0</column>
<column name="tmp_data_14_V_reg_923">4, 0, 4, 0</column>
<column name="tmp_data_15_V_reg_893">4, 0, 4, 0</column>
<column name="tmp_data_15_V_reg_893_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_828">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_828_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_833">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_833_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_898">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_843">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_843_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_848">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_848_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_853">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_853_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_858">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_858_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_8_V_reg_863">4, 0, 4, 0</column>
<column name="tmp_data_8_V_reg_863_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="tmp_data_9_V_reg_903">4, 0, 4, 0</column>
<column name="tmp_data_V_10_reg_802">4, 0, 4, 0</column>
<column name="tmp_data_V_12_reg_807">4, 0, 4, 0</column>
<column name="tmp_data_V_13_reg_813">4, 0, 4, 0</column>
<column name="tmp_data_V_14_reg_818">4, 0, 4, 0</column>
<column name="tmp_data_V_3_reg_792">4, 0, 4, 0</column>
<column name="tmp_data_V_9_reg_797">4, 0, 4, 0</column>
<column name="trunc_ln1192_6_reg_868">3, 0, 3, 0</column>
<column name="trunc_ln1192_7_reg_873">3, 0, 3, 0</column>
<column name="trunc_ln1192_8_reg_883">3, 0, 3, 0</column>
<column name="trunc_ln1192_9_reg_888">3, 0, 3, 0</column>
<column name="trunc_ln1192_reg_838">3, 0, 3, 0</column>
<column name="icmp_ln25_reg_783">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, normalize&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config11&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 4, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 4, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 4, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 4, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 4, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 4, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 4, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 4, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_8_V_dout">in, 4, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_empty_n">in, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_read">out, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_9_V_dout">in, 4, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_empty_n">in, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_read">out, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_10_V_dout">in, 4, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_empty_n">in, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_read">out, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_11_V_dout">in, 4, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_empty_n">in, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_read">out, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_12_V_dout">in, 4, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_empty_n">in, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_read">out, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_13_V_dout">in, 4, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_empty_n">in, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_read">out, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_14_V_dout">in, 4, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_empty_n">in, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_read">out, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_15_V_dout">in, 4, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_empty_n">in, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_read">out, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="res_V_data_0_V_din">out, 4, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 4, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 4, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 4, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 4, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 4, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 4, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 4, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 4, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 4, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_10_V_din">out, 4, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_full_n">in, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_write">out, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_11_V_din">out, 4, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_full_n">in, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_write">out, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_12_V_din">out, 4, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_full_n">in, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_write">out, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_13_V_din">out, 4, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_full_n">in, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_write">out, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_14_V_din">out, 4, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_full_n">in, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_write">out, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_15_V_din">out, 4, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_full_n">in, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_write">out, 1, ap_fifo, res_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
