
/* Keystone3 Quality of service endpoint definitions
 * Auto generated by K3 Resource Partitioning Tool
 */

#define QOS_0	(0 << 0)
#define QOS_1	(1 << 0)
#define QOS_2	(2 << 0)
#define QOS_3	(3 << 0)
#define QOS_4	(4 << 0)
#define QOS_5	(5 << 0)
#define QOS_6	(6 << 0)
#define QOS_7	(7 << 0)

#define ORDERID_0	(0 << 4)
#define ORDERID_1	(1 << 4)
#define ORDERID_2	(2 << 4)
#define ORDERID_3	(3 << 4)
#define ORDERID_4	(4 << 4)
#define ORDERID_5	(5 << 4)
#define ORDERID_6	(6 << 4)
#define ORDERID_7	(7 << 4)
#define ORDERID_8	(8 << 4)
#define ORDERID_9	(9 << 4)
#define ORDERID_10	(10 << 4)
#define ORDERID_11	(11 << 4)
#define ORDERID_12	(12 << 4)
#define ORDERID_13	(13 << 4)
#define ORDERID_14	(14 << 4)
#define ORDERID_15	(15 << 4)

#define ASEL_0	(0 << 8)
#define ASEL_1	(1 << 8)
#define ASEL_2	(2 << 8)
#define ASEL_3	(3 << 8)
#define ASEL_4	(4 << 8)
#define ASEL_5	(5 << 8)
#define ASEL_6	(6 << 8)
#define ASEL_7	(7 << 8)
#define ASEL_8	(8 << 8)
#define ASEL_9	(9 << 8)
#define ASEL_10	(10 << 8)
#define ASEL_11	(11 << 8)
#define ASEL_12	(12 << 8)
#define ASEL_13	(13 << 8)
#define ASEL_14	(14 << 8)
#define ASEL_15	(15 << 8)

#define EPRIORITY_0	(0 << 12)
#define EPRIORITY_1	(1 << 12)
#define EPRIORITY_2	(2 << 12)
#define EPRIORITY_3	(3 << 12)
#define EPRIORITY_4	(4 << 12)
#define EPRIORITY_5	(5 << 12)
#define EPRIORITY_6	(6 << 12)
#define EPRIORITY_7	(7 << 12)

#define VIRTID_0	(0 << 16)
#define VIRTID_1	(1 << 16)
#define VIRTID_2	(2 << 16)
#define VIRTID_3	(3 << 16)
#define VIRTID_4	(4 << 16)
#define VIRTID_5	(5 << 16)
#define VIRTID_6	(6 << 16)
#define VIRTID_7	(7 << 16)
#define VIRTID_8	(8 << 16)
#define VIRTID_9	(9 << 16)
#define VIRTID_10	(10 << 16)
#define VIRTID_11	(11 << 16)
#define VIRTID_12	(12 << 16)
#define VIRTID_13	(13 << 16)
#define VIRTID_14	(14 << 16)
#define VIRTID_15	(15 << 16)

#define ATYPE_0	(0 << 28)
#define ATYPE_1	(1 << 28)
#define ATYPE_2	(2 << 28)
#define ATYPE_3	(3 << 28)

#define PULSAR_SL_MCU_0_CPU0_RMST	0x45D10000
#define PULSAR_SL_MCU_0_CPU0_WMST	0x45D10400
#define PULSAR_SL_MCU_0_CPU0_PMST	0x45D10800
#define PULSAR_SL_MCU_0_CPU1_RMST	0x45D11000
#define PULSAR_SL_MCU_0_CPU1_WMST	0x45D11400
#define PULSAR_SL_MCU_0_CPU1_PMST	0x45D11800
#define SA2_UL_MCU_0_CTXCACH_EXT_DMA	0x45D13000
#define PULSAR_SL_MAIN_0_PBDG_RMST0	0x45D78000
#define PULSAR_SL_MAIN_0_PBDG_WMST0	0x45D78400
#define PULSAR_SL_MAIN_0_PBDG_RMST1	0x45D78800
#define PULSAR_SL_MAIN_0_PBDG_WMST1	0x45D78C00
#define EMMC8SS_16FFC_MAIN_0_EMMCSS_RD	0x45D82000
#define EMMC8SS_16FFC_MAIN_0_EMMCSS_WR	0x45D82400
#define EMMCSD4SS_MAIN_0_EMMCSDSS_RD	0x45D82800
#define EMMCSD4SS_MAIN_0_EMMCSDSS_WR	0x45D82C00
#define COMPUTE_CLUSTER_J7VCL_TB_VDC_MAIN_0_GIC_MEM_RD_VBUSM	0x45D86000
#define COMPUTE_CLUSTER_J7VCL_TB_VDC_MAIN_0_GIC_MEM_WR_VBUSM	0x45D86400
#define USB3P0SS_16FFC_MAIN_0_MSTR0	0x45D98C00
#define USB3P0SS_16FFC_MAIN_0_MSTW0	0x45D99000
#define PCIE_G3X4_128_MAIN_1_PCIE_MST_RD	0x45D99400
#define PCIE_G3X4_128_MAIN_1_PCIE_MST_WR	0x45D99C00
#define DEBUGSS_K3_WRAP_CV0_MAIN_0_VBUSMR	0x45DA0000
#define DEBUGSS_K3_WRAP_CV0_MAIN_0_VBUSMW	0x45DA0400
#define PULSAR_SL_MAIN_0_CPU0_RMST	0x45DC8000
#define PULSAR_SL_MAIN_0_CPU0_WMST	0x45DC8400
#define PULSAR_SL_MAIN_0_CPU1_RMST	0x45DC8800
#define PULSAR_SL_MAIN_0_CPU1_WMST	0x45DC8C00
