INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
