$comment
	File created using the following command:
		vcd file aula5.msim.vcd -direction
$end
$date
	Thu Apr 14 17:53:05 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LED_OP_ULAMUX [1] $end
$var wire 1 ' LED_OP_ULAMUX [0] $end
$var wire 1 ( LED_OUTMUX1 [7] $end
$var wire 1 ) LED_OUTMUX1 [6] $end
$var wire 1 * LED_OUTMUX1 [5] $end
$var wire 1 + LED_OUTMUX1 [4] $end
$var wire 1 , LED_OUTMUX1 [3] $end
$var wire 1 - LED_OUTMUX1 [2] $end
$var wire 1 . LED_OUTMUX1 [1] $end
$var wire 1 / LED_OUTMUX1 [0] $end
$var wire 1 0 LED_SAIDAULA [7] $end
$var wire 1 1 LED_SAIDAULA [6] $end
$var wire 1 2 LED_SAIDAULA [5] $end
$var wire 1 3 LED_SAIDAULA [4] $end
$var wire 1 4 LED_SAIDAULA [3] $end
$var wire 1 5 LED_SAIDAULA [2] $end
$var wire 1 6 LED_SAIDAULA [1] $end
$var wire 1 7 LED_SAIDAULA [0] $end
$var wire 1 8 LED_SEL_MUX1 $end
$var wire 1 9 LEDB [11] $end
$var wire 1 : LEDB [10] $end
$var wire 1 ; LEDB [9] $end
$var wire 1 < LEDB [8] $end
$var wire 1 = LEDB [7] $end
$var wire 1 > LEDB [6] $end
$var wire 1 ? LEDB [5] $end
$var wire 1 @ LEDB [4] $end
$var wire 1 A LEDB [3] $end
$var wire 1 B LEDB [2] $end
$var wire 1 C LEDB [1] $end
$var wire 1 D LEDB [0] $end
$var wire 1 E LEDFLAG0 $end
$var wire 1 F LEDFLAGEQ $end
$var wire 1 G LEDIMED [8] $end
$var wire 1 H LEDIMED [7] $end
$var wire 1 I LEDIMED [6] $end
$var wire 1 J LEDIMED [5] $end
$var wire 1 K LEDIMED [4] $end
$var wire 1 L LEDIMED [3] $end
$var wire 1 M LEDIMED [2] $end
$var wire 1 N LEDIMED [1] $end
$var wire 1 O LEDIMED [0] $end
$var wire 1 P LEDR [7] $end
$var wire 1 Q LEDR [6] $end
$var wire 1 R LEDR [5] $end
$var wire 1 S LEDR [4] $end
$var wire 1 T LEDR [3] $end
$var wire 1 U LEDR [2] $end
$var wire 1 V LEDR [1] $end
$var wire 1 W LEDR [0] $end
$var wire 1 X PC_OUT [8] $end
$var wire 1 Y PC_OUT [7] $end
$var wire 1 Z PC_OUT [6] $end
$var wire 1 [ PC_OUT [5] $end
$var wire 1 \ PC_OUT [4] $end
$var wire 1 ] PC_OUT [3] $end
$var wire 1 ^ PC_OUT [2] $end
$var wire 1 _ PC_OUT [1] $end
$var wire 1 ` PC_OUT [0] $end
$var wire 1 a SAIDARAM [7] $end
$var wire 1 b SAIDARAM [6] $end
$var wire 1 c SAIDARAM [5] $end
$var wire 1 d SAIDARAM [4] $end
$var wire 1 e SAIDARAM [3] $end
$var wire 1 f SAIDARAM [2] $end
$var wire 1 g SAIDARAM [1] $end
$var wire 1 h SAIDARAM [0] $end
$var wire 1 i SW [9] $end
$var wire 1 j SW [8] $end
$var wire 1 k SW [7] $end
$var wire 1 l SW [6] $end
$var wire 1 m SW [5] $end
$var wire 1 n SW [4] $end
$var wire 1 o SW [3] $end
$var wire 1 p SW [2] $end
$var wire 1 q SW [1] $end
$var wire 1 r SW [0] $end

$scope module i1 $end
$var wire 1 s gnd $end
$var wire 1 t vcc $end
$var wire 1 u unknown $end
$var wire 1 v devoe $end
$var wire 1 w devclrn $end
$var wire 1 x devpor $end
$var wire 1 y ww_devoe $end
$var wire 1 z ww_devclrn $end
$var wire 1 { ww_devpor $end
$var wire 1 | ww_CLOCK_50 $end
$var wire 1 } ww_KEY [3] $end
$var wire 1 ~ ww_KEY [2] $end
$var wire 1 !! ww_KEY [1] $end
$var wire 1 "! ww_KEY [0] $end
$var wire 1 #! ww_SW [9] $end
$var wire 1 $! ww_SW [8] $end
$var wire 1 %! ww_SW [7] $end
$var wire 1 &! ww_SW [6] $end
$var wire 1 '! ww_SW [5] $end
$var wire 1 (! ww_SW [4] $end
$var wire 1 )! ww_SW [3] $end
$var wire 1 *! ww_SW [2] $end
$var wire 1 +! ww_SW [1] $end
$var wire 1 ,! ww_SW [0] $end
$var wire 1 -! ww_LEDR [7] $end
$var wire 1 .! ww_LEDR [6] $end
$var wire 1 /! ww_LEDR [5] $end
$var wire 1 0! ww_LEDR [4] $end
$var wire 1 1! ww_LEDR [3] $end
$var wire 1 2! ww_LEDR [2] $end
$var wire 1 3! ww_LEDR [1] $end
$var wire 1 4! ww_LEDR [0] $end
$var wire 1 5! ww_SAIDARAM [7] $end
$var wire 1 6! ww_SAIDARAM [6] $end
$var wire 1 7! ww_SAIDARAM [5] $end
$var wire 1 8! ww_SAIDARAM [4] $end
$var wire 1 9! ww_SAIDARAM [3] $end
$var wire 1 :! ww_SAIDARAM [2] $end
$var wire 1 ;! ww_SAIDARAM [1] $end
$var wire 1 <! ww_SAIDARAM [0] $end
$var wire 1 =! ww_LEDB [11] $end
$var wire 1 >! ww_LEDB [10] $end
$var wire 1 ?! ww_LEDB [9] $end
$var wire 1 @! ww_LEDB [8] $end
$var wire 1 A! ww_LEDB [7] $end
$var wire 1 B! ww_LEDB [6] $end
$var wire 1 C! ww_LEDB [5] $end
$var wire 1 D! ww_LEDB [4] $end
$var wire 1 E! ww_LEDB [3] $end
$var wire 1 F! ww_LEDB [2] $end
$var wire 1 G! ww_LEDB [1] $end
$var wire 1 H! ww_LEDB [0] $end
$var wire 1 I! ww_LED_SAIDAULA [7] $end
$var wire 1 J! ww_LED_SAIDAULA [6] $end
$var wire 1 K! ww_LED_SAIDAULA [5] $end
$var wire 1 L! ww_LED_SAIDAULA [4] $end
$var wire 1 M! ww_LED_SAIDAULA [3] $end
$var wire 1 N! ww_LED_SAIDAULA [2] $end
$var wire 1 O! ww_LED_SAIDAULA [1] $end
$var wire 1 P! ww_LED_SAIDAULA [0] $end
$var wire 1 Q! ww_LEDIMED [8] $end
$var wire 1 R! ww_LEDIMED [7] $end
$var wire 1 S! ww_LEDIMED [6] $end
$var wire 1 T! ww_LEDIMED [5] $end
$var wire 1 U! ww_LEDIMED [4] $end
$var wire 1 V! ww_LEDIMED [3] $end
$var wire 1 W! ww_LEDIMED [2] $end
$var wire 1 X! ww_LEDIMED [1] $end
$var wire 1 Y! ww_LEDIMED [0] $end
$var wire 1 Z! ww_PC_OUT [8] $end
$var wire 1 [! ww_PC_OUT [7] $end
$var wire 1 \! ww_PC_OUT [6] $end
$var wire 1 ]! ww_PC_OUT [5] $end
$var wire 1 ^! ww_PC_OUT [4] $end
$var wire 1 _! ww_PC_OUT [3] $end
$var wire 1 `! ww_PC_OUT [2] $end
$var wire 1 a! ww_PC_OUT [1] $end
$var wire 1 b! ww_PC_OUT [0] $end
$var wire 1 c! ww_LEDFLAGEQ $end
$var wire 1 d! ww_LEDFLAG0 $end
$var wire 1 e! ww_LED_OUTMUX1 [7] $end
$var wire 1 f! ww_LED_OUTMUX1 [6] $end
$var wire 1 g! ww_LED_OUTMUX1 [5] $end
$var wire 1 h! ww_LED_OUTMUX1 [4] $end
$var wire 1 i! ww_LED_OUTMUX1 [3] $end
$var wire 1 j! ww_LED_OUTMUX1 [2] $end
$var wire 1 k! ww_LED_OUTMUX1 [1] $end
$var wire 1 l! ww_LED_OUTMUX1 [0] $end
$var wire 1 m! ww_LED_OP_ULAMUX [1] $end
$var wire 1 n! ww_LED_OP_ULAMUX [0] $end
$var wire 1 o! ww_LED_SEL_MUX1 $end
$var wire 1 p! \CLOCK_50~input_o\ $end
$var wire 1 q! \KEY[1]~input_o\ $end
$var wire 1 r! \KEY[2]~input_o\ $end
$var wire 1 s! \KEY[3]~input_o\ $end
$var wire 1 t! \SW[0]~input_o\ $end
$var wire 1 u! \SW[1]~input_o\ $end
$var wire 1 v! \SW[2]~input_o\ $end
$var wire 1 w! \SW[3]~input_o\ $end
$var wire 1 x! \SW[4]~input_o\ $end
$var wire 1 y! \SW[5]~input_o\ $end
$var wire 1 z! \SW[6]~input_o\ $end
$var wire 1 {! \SW[7]~input_o\ $end
$var wire 1 |! \SW[8]~input_o\ $end
$var wire 1 }! \SW[9]~input_o\ $end
$var wire 1 ~! \SAIDARAM[0]~output_o\ $end
$var wire 1 !" \SAIDARAM[1]~output_o\ $end
$var wire 1 "" \SAIDARAM[2]~output_o\ $end
$var wire 1 #" \SAIDARAM[3]~output_o\ $end
$var wire 1 $" \SAIDARAM[4]~output_o\ $end
$var wire 1 %" \SAIDARAM[5]~output_o\ $end
$var wire 1 &" \SAIDARAM[6]~output_o\ $end
$var wire 1 '" \SAIDARAM[7]~output_o\ $end
$var wire 1 (" \LEDR[0]~output_o\ $end
$var wire 1 )" \LEDR[1]~output_o\ $end
$var wire 1 *" \LEDR[2]~output_o\ $end
$var wire 1 +" \LEDR[3]~output_o\ $end
$var wire 1 ," \LEDR[4]~output_o\ $end
$var wire 1 -" \LEDR[5]~output_o\ $end
$var wire 1 ." \LEDR[6]~output_o\ $end
$var wire 1 /" \LEDR[7]~output_o\ $end
$var wire 1 0" \LEDB[0]~output_o\ $end
$var wire 1 1" \LEDB[1]~output_o\ $end
$var wire 1 2" \LEDB[2]~output_o\ $end
$var wire 1 3" \LEDB[3]~output_o\ $end
$var wire 1 4" \LEDB[4]~output_o\ $end
$var wire 1 5" \LEDB[5]~output_o\ $end
$var wire 1 6" \LEDB[6]~output_o\ $end
$var wire 1 7" \LEDB[7]~output_o\ $end
$var wire 1 8" \LEDB[8]~output_o\ $end
$var wire 1 9" \LEDB[9]~output_o\ $end
$var wire 1 :" \LEDB[10]~output_o\ $end
$var wire 1 ;" \LEDB[11]~output_o\ $end
$var wire 1 <" \LED_SAIDAULA[0]~output_o\ $end
$var wire 1 =" \LED_SAIDAULA[1]~output_o\ $end
$var wire 1 >" \LED_SAIDAULA[2]~output_o\ $end
$var wire 1 ?" \LED_SAIDAULA[3]~output_o\ $end
$var wire 1 @" \LED_SAIDAULA[4]~output_o\ $end
$var wire 1 A" \LED_SAIDAULA[5]~output_o\ $end
$var wire 1 B" \LED_SAIDAULA[6]~output_o\ $end
$var wire 1 C" \LED_SAIDAULA[7]~output_o\ $end
$var wire 1 D" \LEDIMED[0]~output_o\ $end
$var wire 1 E" \LEDIMED[1]~output_o\ $end
$var wire 1 F" \LEDIMED[2]~output_o\ $end
$var wire 1 G" \LEDIMED[3]~output_o\ $end
$var wire 1 H" \LEDIMED[4]~output_o\ $end
$var wire 1 I" \LEDIMED[5]~output_o\ $end
$var wire 1 J" \LEDIMED[6]~output_o\ $end
$var wire 1 K" \LEDIMED[7]~output_o\ $end
$var wire 1 L" \LEDIMED[8]~output_o\ $end
$var wire 1 M" \PC_OUT[0]~output_o\ $end
$var wire 1 N" \PC_OUT[1]~output_o\ $end
$var wire 1 O" \PC_OUT[2]~output_o\ $end
$var wire 1 P" \PC_OUT[3]~output_o\ $end
$var wire 1 Q" \PC_OUT[4]~output_o\ $end
$var wire 1 R" \PC_OUT[5]~output_o\ $end
$var wire 1 S" \PC_OUT[6]~output_o\ $end
$var wire 1 T" \PC_OUT[7]~output_o\ $end
$var wire 1 U" \PC_OUT[8]~output_o\ $end
$var wire 1 V" \LEDFLAGEQ~output_o\ $end
$var wire 1 W" \LEDFLAG0~output_o\ $end
$var wire 1 X" \LED_OUTMUX1[0]~output_o\ $end
$var wire 1 Y" \LED_OUTMUX1[1]~output_o\ $end
$var wire 1 Z" \LED_OUTMUX1[2]~output_o\ $end
$var wire 1 [" \LED_OUTMUX1[3]~output_o\ $end
$var wire 1 \" \LED_OUTMUX1[4]~output_o\ $end
$var wire 1 ]" \LED_OUTMUX1[5]~output_o\ $end
$var wire 1 ^" \LED_OUTMUX1[6]~output_o\ $end
$var wire 1 _" \LED_OUTMUX1[7]~output_o\ $end
$var wire 1 `" \LED_OP_ULAMUX[0]~output_o\ $end
$var wire 1 a" \LED_OP_ULAMUX[1]~output_o\ $end
$var wire 1 b" \LED_SEL_MUX1~output_o\ $end
$var wire 1 c" \KEY[0]~input_o\ $end
$var wire 1 d" \ROM1|memROM~13_combout\ $end
$var wire 1 e" \ROM1|memROM~3_combout\ $end
$var wire 1 f" \ROM1|memROM~8_combout\ $end
$var wire 1 g" \ROM1|memROM~2_combout\ $end
$var wire 1 h" \DECODER1|Equal9~1_combout\ $end
$var wire 1 i" \DECODER1|Equal9~2_combout\ $end
$var wire 1 j" \DECODER1|saida[4]~0_combout\ $end
$var wire 1 k" \RAM1|dado_out~8_combout\ $end
$var wire 1 l" \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 m" \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 n" \DECODER1|Equal9~0_combout\ $end
$var wire 1 o" \RAM1|ram~173_combout\ $end
$var wire 1 p" \RAM1|ram~18_q\ $end
$var wire 1 q" \RAM1|ram~147_combout\ $end
$var wire 1 r" \RAM1|ram~174_combout\ $end
$var wire 1 s" \RAM1|ram~26_q\ $end
$var wire 1 t" \RAM1|ram~148_combout\ $end
$var wire 1 u" \RAM1|ram~175_combout\ $end
$var wire 1 v" \RAM1|ram~34_q\ $end
$var wire 1 w" \RAM1|ram~149_combout\ $end
$var wire 1 x" \RAM1|ram~176_combout\ $end
$var wire 1 y" \RAM1|ram~42_q\ $end
$var wire 1 z" \RAM1|ram~150_combout\ $end
$var wire 1 {" \RAM1|ram~151_combout\ $end
$var wire 1 |" \RAM1|dado_out[1]~10_combout\ $end
$var wire 1 }" \RAM1|dado_out[0]~9_combout\ $end
$var wire 1 ~" \ULA1|Add0~34_cout\ $end
$var wire 1 !# \ULA1|Add0~2\ $end
$var wire 1 "# \ULA1|Add0~5_sumout\ $end
$var wire 1 ## \ULA1|Equal2~0_combout\ $end
$var wire 1 $# \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 %# \RAM1|ram~21_q\ $end
$var wire 1 &# \RAM1|ram~29_q\ $end
$var wire 1 '# \RAM1|ram~37_q\ $end
$var wire 1 (# \RAM1|ram~45_q\ $end
$var wire 1 )# \RAM1|ram~159_combout\ $end
$var wire 1 *# \RAM1|ram~160_combout\ $end
$var wire 1 +# \RAM1|dado_out[4]~13_combout\ $end
$var wire 1 ,# \ULA1|Add0~6\ $end
$var wire 1 -# \ULA1|Add0~9_sumout\ $end
$var wire 1 .# \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 /# \RAM1|ram~19_q\ $end
$var wire 1 0# \RAM1|ram~27_q\ $end
$var wire 1 1# \RAM1|ram~35_q\ $end
$var wire 1 2# \RAM1|ram~43_q\ $end
$var wire 1 3# \RAM1|ram~152_combout\ $end
$var wire 1 4# \RAM1|ram~153_combout\ $end
$var wire 1 5# \RAM1|dado_out[2]~11_combout\ $end
$var wire 1 6# \ULA1|Add0~10\ $end
$var wire 1 7# \ULA1|Add0~13_sumout\ $end
$var wire 1 8# \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 9# \RAM1|ram~20_q\ $end
$var wire 1 :# \RAM1|ram~154_combout\ $end
$var wire 1 ;# \RAM1|ram~28_q\ $end
$var wire 1 <# \RAM1|ram~155_combout\ $end
$var wire 1 =# \RAM1|ram~36_q\ $end
$var wire 1 ># \RAM1|ram~156_combout\ $end
$var wire 1 ?# \RAM1|ram~44_q\ $end
$var wire 1 @# \RAM1|ram~157_combout\ $end
$var wire 1 A# \RAM1|ram~158_combout\ $end
$var wire 1 B# \RAM1|dado_out[3]~12_combout\ $end
$var wire 1 C# \ULA1|Add0~14\ $end
$var wire 1 D# \ULA1|Add0~17_sumout\ $end
$var wire 1 E# \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 F# \RAM1|ram~22_q\ $end
$var wire 1 G# \RAM1|ram~161_combout\ $end
$var wire 1 H# \RAM1|ram~30_q\ $end
$var wire 1 I# \RAM1|ram~162_combout\ $end
$var wire 1 J# \RAM1|ram~38_q\ $end
$var wire 1 K# \RAM1|ram~163_combout\ $end
$var wire 1 L# \RAM1|ram~46_q\ $end
$var wire 1 M# \RAM1|ram~164_combout\ $end
$var wire 1 N# \RAM1|ram~165_combout\ $end
$var wire 1 O# \RAM1|dado_out[5]~14_combout\ $end
$var wire 1 P# \ULA1|Add0~18\ $end
$var wire 1 Q# \ULA1|Add0~21_sumout\ $end
$var wire 1 R# \ULA1|Equal2~1_combout\ $end
$var wire 1 S# \ULA1|Equal2~2_combout\ $end
$var wire 1 T# \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 U# \RAM1|ram~23_q\ $end
$var wire 1 V# \RAM1|ram~31_q\ $end
$var wire 1 W# \RAM1|ram~39_q\ $end
$var wire 1 X# \RAM1|ram~47_q\ $end
$var wire 1 Y# \RAM1|ram~166_combout\ $end
$var wire 1 Z# \RAM1|ram~167_combout\ $end
$var wire 1 [# \RAM1|dado_out[6]~15_combout\ $end
$var wire 1 \# \ULA1|Add0~22\ $end
$var wire 1 ]# \ULA1|Add0~25_sumout\ $end
$var wire 1 ^# \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 _# \RAM1|ram~24_q\ $end
$var wire 1 `# \RAM1|ram~168_combout\ $end
$var wire 1 a# \RAM1|ram~32_q\ $end
$var wire 1 b# \RAM1|ram~169_combout\ $end
$var wire 1 c# \RAM1|ram~40_q\ $end
$var wire 1 d# \RAM1|ram~170_combout\ $end
$var wire 1 e# \RAM1|ram~48_q\ $end
$var wire 1 f# \RAM1|ram~171_combout\ $end
$var wire 1 g# \RAM1|ram~172_combout\ $end
$var wire 1 h# \RAM1|dado_out[7]~16_combout\ $end
$var wire 1 i# \ULA1|Add0~26\ $end
$var wire 1 j# \ULA1|Add0~29_sumout\ $end
$var wire 1 k# \ULA1|Equal2~3_combout\ $end
$var wire 1 l# \REG_FLAG_EQ|DOUT~0_combout\ $end
$var wire 1 m# \REG_FLAG_EQ|DOUT~q\ $end
$var wire 1 n# \MUXPC|Equal1~0_combout\ $end
$var wire 1 o# \incrementaPC|Add0~2\ $end
$var wire 1 p# \incrementaPC|Add0~6\ $end
$var wire 1 q# \incrementaPC|Add0~10\ $end
$var wire 1 r# \incrementaPC|Add0~13_sumout\ $end
$var wire 1 s# \DECODER1|Equal9~4_combout\ $end
$var wire 1 t# \MUXPC|saida_MUX[3]~3_combout\ $end
$var wire 1 u# \ROM1|memROM~12_combout\ $end
$var wire 1 v# \incrementaPC|Add0~9_sumout\ $end
$var wire 1 w# \MUXPC|saida_MUX[2]~2_combout\ $end
$var wire 1 x# \ROM1|memROM~4_combout\ $end
$var wire 1 y# \ROM1|memROM~7_combout\ $end
$var wire 1 z# \DECODER1|selMuxPC~0_combout\ $end
$var wire 1 {# \PC|DOUT[8]~0_combout\ $end
$var wire 1 |# \incrementaPC|Add0~14\ $end
$var wire 1 }# \incrementaPC|Add0~33_sumout\ $end
$var wire 1 ~# \MUXPC|saida_MUX[4]~8_combout\ $end
$var wire 1 !$ \incrementaPC|Add0~34\ $end
$var wire 1 "$ \incrementaPC|Add0~29_sumout\ $end
$var wire 1 #$ \MUXPC|saida_MUX[5]~7_combout\ $end
$var wire 1 $$ \incrementaPC|Add0~30\ $end
$var wire 1 %$ \incrementaPC|Add0~25_sumout\ $end
$var wire 1 &$ \MUXPC|saida_MUX[6]~6_combout\ $end
$var wire 1 '$ \ROM1|memROM~1_combout\ $end
$var wire 1 ($ \ROM1|memROM~5_combout\ $end
$var wire 1 )$ \DECODER1|Equal9~5_combout\ $end
$var wire 1 *$ \incrementaPC|Add0~26\ $end
$var wire 1 +$ \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ,$ \MUXPC|saida_MUX[7]~5_combout\ $end
$var wire 1 -$ \ROM1|memROM~15_combout\ $end
$var wire 1 .$ \ROM1|memROM~11_combout\ $end
$var wire 1 /$ \incrementaPC|Add0~5_sumout\ $end
$var wire 1 0$ \MUXPC|saida_MUX[1]~1_combout\ $end
$var wire 1 1$ \ROM1|memROM~10_combout\ $end
$var wire 1 2$ \incrementaPC|Add0~22\ $end
$var wire 1 3$ \incrementaPC|Add0~17_sumout\ $end
$var wire 1 4$ \MUXPC|saida_MUX[8]~4_combout\ $end
$var wire 1 5$ \ROM1|memROM~14_combout\ $end
$var wire 1 6$ \ROM1|memROM~9_combout\ $end
$var wire 1 7$ \incrementaPC|Add0~1_sumout\ $end
$var wire 1 8$ \MUXPC|saida_MUX[0]~0_combout\ $end
$var wire 1 9$ \ROM1|memROM~0_combout\ $end
$var wire 1 :$ \ROM1|memROM~6_combout\ $end
$var wire 1 ;$ \DECODER1|Equal9~3_combout\ $end
$var wire 1 <$ \ULA1|Add0~1_sumout\ $end
$var wire 1 =$ \RAM1|ram~17_q\ $end
$var wire 1 >$ \RAM1|ram~25_q\ $end
$var wire 1 ?$ \RAM1|ram~33_q\ $end
$var wire 1 @$ \RAM1|ram~41_q\ $end
$var wire 1 A$ \RAM1|ram~145_combout\ $end
$var wire 1 B$ \RAM1|ram~146_combout\ $end
$var wire 1 C$ \DECODER1|Equal9~6_combout\ $end
$var wire 1 D$ \ULA1|saida[0]~0_combout\ $end
$var wire 1 E$ \ULA1|saida[1]~1_combout\ $end
$var wire 1 F$ \ULA1|saida[2]~2_combout\ $end
$var wire 1 G$ \ULA1|saida[3]~3_combout\ $end
$var wire 1 H$ \ULA1|saida[4]~4_combout\ $end
$var wire 1 I$ \ULA1|saida[5]~5_combout\ $end
$var wire 1 J$ \ULA1|saida[6]~6_combout\ $end
$var wire 1 K$ \ULA1|saida[7]~7_combout\ $end
$var wire 1 L$ \ULA1|Equal2~4_combout\ $end
$var wire 1 M$ \DECODER1|saida\ [11] $end
$var wire 1 N$ \DECODER1|saida\ [10] $end
$var wire 1 O$ \DECODER1|saida\ [9] $end
$var wire 1 P$ \DECODER1|saida\ [8] $end
$var wire 1 Q$ \DECODER1|saida\ [7] $end
$var wire 1 R$ \DECODER1|saida\ [6] $end
$var wire 1 S$ \DECODER1|saida\ [5] $end
$var wire 1 T$ \DECODER1|saida\ [4] $end
$var wire 1 U$ \DECODER1|saida\ [3] $end
$var wire 1 V$ \DECODER1|saida\ [2] $end
$var wire 1 W$ \DECODER1|saida\ [1] $end
$var wire 1 X$ \DECODER1|saida\ [0] $end
$var wire 1 Y$ \REG_ADDR_RET|DOUT\ [8] $end
$var wire 1 Z$ \REG_ADDR_RET|DOUT\ [7] $end
$var wire 1 [$ \REG_ADDR_RET|DOUT\ [6] $end
$var wire 1 \$ \REG_ADDR_RET|DOUT\ [5] $end
$var wire 1 ]$ \REG_ADDR_RET|DOUT\ [4] $end
$var wire 1 ^$ \REG_ADDR_RET|DOUT\ [3] $end
$var wire 1 _$ \REG_ADDR_RET|DOUT\ [2] $end
$var wire 1 `$ \REG_ADDR_RET|DOUT\ [1] $end
$var wire 1 a$ \REG_ADDR_RET|DOUT\ [0] $end
$var wire 1 b$ \PC|DOUT\ [8] $end
$var wire 1 c$ \PC|DOUT\ [7] $end
$var wire 1 d$ \PC|DOUT\ [6] $end
$var wire 1 e$ \PC|DOUT\ [5] $end
$var wire 1 f$ \PC|DOUT\ [4] $end
$var wire 1 g$ \PC|DOUT\ [3] $end
$var wire 1 h$ \PC|DOUT\ [2] $end
$var wire 1 i$ \PC|DOUT\ [1] $end
$var wire 1 j$ \PC|DOUT\ [0] $end
$var wire 1 k$ \REG1|DOUT\ [7] $end
$var wire 1 l$ \REG1|DOUT\ [6] $end
$var wire 1 m$ \REG1|DOUT\ [5] $end
$var wire 1 n$ \REG1|DOUT\ [4] $end
$var wire 1 o$ \REG1|DOUT\ [3] $end
$var wire 1 p$ \REG1|DOUT\ [2] $end
$var wire 1 q$ \REG1|DOUT\ [1] $end
$var wire 1 r$ \REG1|DOUT\ [0] $end
$var wire 1 s$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 w$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 x$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 y$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 z$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 {$ \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 |$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 }$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 ~$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 !% \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 "% \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 #% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 $% \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 %% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 &% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 '% \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 (% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 )% \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 *% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 +% \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 ,% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 -% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 .% \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 /% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 0% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 1% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 2% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 3% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 4% \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 5% \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 6% \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 7% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 8% \RAM1|ALT_INV_dado_out~8_combout\ $end
$var wire 1 9% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 :% \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 ;% \DECODER1|ALT_INV_Equal9~5_combout\ $end
$var wire 1 <% \DECODER1|ALT_INV_saida\ [7] $end
$var wire 1 =% \REG_FLAG_EQ|ALT_INV_DOUT~q\ $end
$var wire 1 >% \DECODER1|ALT_INV_Equal9~3_combout\ $end
$var wire 1 ?% \DECODER1|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 @% \DECODER1|ALT_INV_Equal9~2_combout\ $end
$var wire 1 A% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 B% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 C% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 D% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 E% \DECODER1|ALT_INV_Equal9~1_combout\ $end
$var wire 1 F% \DECODER1|ALT_INV_Equal9~0_combout\ $end
$var wire 1 G% \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 H% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 I% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 J% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 K% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 L% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 M% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 N% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 O% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 P% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 Q% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 R% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 S% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 T% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 U% \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 V% \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 W% \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 X% \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Y% \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 Z% \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 [% \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 \% \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ]% \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ^% \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 _% \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 `% \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 a% \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 b% \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 c% \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 d% \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 e% \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 f% \REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 g% \REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 h% \REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 i% \REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 j% \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 k% \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 l% \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 m% \REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 n% \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 o% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 p% \RAM1|ALT_INV_dado_out[7]~16_combout\ $end
$var wire 1 q% \RAM1|ALT_INV_dado_out[6]~15_combout\ $end
$var wire 1 r% \RAM1|ALT_INV_dado_out[5]~14_combout\ $end
$var wire 1 s% \RAM1|ALT_INV_dado_out[4]~13_combout\ $end
$var wire 1 t% \RAM1|ALT_INV_dado_out[3]~12_combout\ $end
$var wire 1 u% \RAM1|ALT_INV_dado_out[2]~11_combout\ $end
$var wire 1 v% \RAM1|ALT_INV_dado_out[1]~10_combout\ $end
$var wire 1 w% \RAM1|ALT_INV_dado_out[0]~9_combout\ $end
$var wire 1 x% \REG_ADDR_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 y% \REG_ADDR_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 z% \REG_ADDR_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 {% \REG_ADDR_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 |% \REG_ADDR_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 }% \REG_ADDR_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 ~% \REG_ADDR_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 !& \REG_ADDR_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 "& \REG_ADDR_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 #& \MUXPC|ALT_INV_Equal1~0_combout\ $end
$var wire 1 $& \PC|ALT_INV_DOUT[8]~0_combout\ $end
$var wire 1 %& \DECODER1|ALT_INV_selMuxPC~0_combout\ $end
$var wire 1 && \ULA1|ALT_INV_Equal2~3_combout\ $end
$var wire 1 '& \ULA1|ALT_INV_Equal2~2_combout\ $end
$var wire 1 (& \ULA1|ALT_INV_Equal2~1_combout\ $end
$var wire 1 )& \ULA1|ALT_INV_Equal2~0_combout\ $end
$var wire 1 *& \MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 +& \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 ,& \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 -& \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 .& \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 /& \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 0& \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 1& \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 2& \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 3& \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 4& \MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 5& \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 6& \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 7& \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 8& \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 9& \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 :& \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 ;& \MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 <& \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 =& \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 >& \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 ?& \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 @& \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 A& \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 B& \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 C& \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 D& \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 E& \MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 F& \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 G& \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 H& \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 I& \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 J& \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 K& \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 L& \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 M& \RAM1|ALT_INV_ram~158_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
08
0E
0F
0s
1t
xu
1v
1w
1x
1y
1z
1{
x|
0c!
0d!
0o!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
z~!
z!"
z""
z#"
z$"
z%"
z&"
z'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
14"
05"
06"
07"
18"
09"
0:"
1;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
0D"
1E"
1F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
0b"
1c"
1d"
1e"
1f"
1g"
0h"
0i"
1j"
0k"
1l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
1}"
1~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
0,#
0-#
1.#
0/#
00#
01#
02#
03#
04#
15#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
1B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
0P#
0Q#
0R#
0S#
1T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1[#
0\#
0]#
1^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
1n#
0o#
0p#
0q#
0r#
1s#
1t#
1u#
0v#
1w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
1'$
1($
0)$
0*$
0+$
0,$
1-$
1.$
0/$
10$
01$
02$
03$
04$
05$
06$
17$
08$
09$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
0L$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
0{$
1|$
1}$
1~$
1!%
1"%
1#%
0$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
0.%
1/%
00%
01%
12%
03%
14%
15%
16%
17%
18%
19%
1:%
1;%
1=%
1>%
0?%
1@%
0A%
1B%
1C%
0D%
1E%
1F%
1G%
0H%
0I%
0J%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
0]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
0e%
0n%
1o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0#&
1$&
0%&
1&&
1'&
1(&
1)&
0*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
04&
15&
16&
17&
18&
19&
1:&
0;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
0E&
1F&
1G&
1H&
1I&
1J&
1K&
0L&
1M&
x"
x#
x$
1%
x}
x~
x!!
1"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
z5!
z6!
z7!
z8!
z9!
z:!
z;!
z<!
1=!
0>!
0?!
1@!
0A!
0B!
0C!
1D!
1E!
0F!
0G!
0H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
1W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1n!
xM$
xN$
xO$
xP$
0Q$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
1<%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
14
15
16
17
19
0:
0;
1<
0=
0>
0?
1@
1A
0B
0C
0D
0G
0H
0I
0J
0K
1L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
za
zb
zc
zd
ze
zf
zg
zh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
$end
#10000
0%
0"!
0c"
#20000
1%
1"!
1c"
1g$
1h$
1i$
1a$
0"&
0R%
0Q%
0P%
1r#
1v#
0d"
0e"
0g"
1/$
0u#
0-$
1n%
11%
0\%
1I%
1H%
10%
0[%
0Z%
1N"
1O"
1P"
0t#
0f"
0s#
0($
0w#
0.$
1a!
1`!
1_!
13%
1D%
1A%
1_
1^
1]
0F"
0G"
0z#
00$
0W!
0V!
1%&
0M
0L
0E"
08"
0;"
0n#
1{#
0X!
0@!
0=!
0$&
1#&
0N
0<
09
1t#
1w#
10$
18$
#30000
0%
0"!
0c"
#40000
1%
1"!
1c"
1j$
0S%
1g"
07$
1o#
1x#
0G%
1]%
0I%
1M"
0/$
1p#
1($
08$
1y#
1\%
1b!
0v#
1q#
0B%
0D%
1`
00$
1[%
1)$
0r#
1|#
0w#
1Z%
0;%
1}#
0{#
0t#
0U%
1$&
19"
1~#
0~#
18$
1?!
1;
#50000
0%
0"!
0c"
#60000
1%
1"!
1c"
0g$
0h$
0i$
1R%
1Q%
1P%
1r#
0|#
1v#
0q#
0g"
1/$
0p#
1u#
15$
19$
0T%
0o%
01%
0\%
1I%
0[%
0Z%
0N"
0O"
0P"
0v#
0r#
0}#
0($
16$
1:$
1U%
1Z%
1[%
0a!
0`!
0_!
0C%
0:%
1D%
0_
0^
0]
1F"
1z#
0)$
1C$
1W!
1;%
0%&
1M
1D"
1n#
1Y!
0#&
1O
1:"
09"
1w#
1>!
0?!
0;
1:
#70000
0%
0"!
0c"
#80000
1%
1"!
1c"
1h$
0Q%
1v#
0x#
1G%
0[%
1O"
0y#
1`!
1B%
1^
0z#
1;$
0C$
0>%
1%&
0n#
1{#
0m"
1"#
0$#
17#
08#
1D#
0E#
1Q#
0T#
1]#
0^#
1j#
0^%
1*&
0_%
14&
0`%
1;&
0a%
1L&
0b%
1E&
0d%
1$%
0$&
1#&
0:"
15"
16"
1b"
10$
08$
0E$
0G$
0H$
1R#
0I$
0J$
1k#
0K$
0>!
1C!
1B!
1o!
0&&
0(&
1?
1>
0:
18
0_"
0^"
0]"
0["
0\"
0Y"
0e!
0f!
0g!
0i!
0h!
0k!
0.
0,
0+
0*
0)
0(
0C"
0B"
0A"
0@"
0?"
0="
0I!
0J!
0K!
0L!
0M!
0O!
06
04
03
02
01
00
#90000
0%
0"!
0c"
#100000
1%
1"!
1c"
1p$
1i$
0j$
1r$
0m%
1S%
0R%
0k%
1-#
0/$
1p#
1e"
17$
0o#
0u#
11$
05$
0<$
1!#
1e%
1o%
09%
11%
0]%
0H%
1\%
0c%
1("
0M"
1N"
1*"
0"#
1,#
1/$
0p#
0v#
1q#
00$
1f"
1n"
18$
0-#
16#
0.#
06$
1[%
0\%
1d%
14!
0b!
1a!
12!
1r#
1v#
0q#
1-#
1:%
1{$
1c%
0F%
0A%
1W
1U
0`
1_
1L"
0F"
10$
0w#
07#
1C#
0c%
0[%
0Z%
0;$
1S#
0F$
0l"
1o"
1<$
0r#
1b%
1Q!
0W!
1t#
1w#
0D#
1P#
1Z%
0e%
1.%
0'&
1>%
0M
1G
0D"
0Z"
10"
1a%
1l"
1m"
0<$
1"#
0,#
1$#
0-#
1.#
17#
0C#
18#
1D#
0P#
1E#
1T#
0]#
1^#
0j#
1##
0D$
0t#
0Y!
0j!
1H!
0)&
1^%
0*&
1_%
04&
0;&
0a%
0L&
0b%
0{$
1c%
0E&
0d%
1e%
0$%
0.%
0O
0-
1D
0X"
0>"
05"
06"
0b"
0Q#
0D#
1-#
06#
1D$
0##
1E$
1F$
0S#
1G$
1H$
0R#
1I$
1J$
0k#
1K$
1L$
0c%
1a%
1`%
0l!
0N!
0C!
0B!
0o!
07#
1&&
1(&
1'&
1)&
0/
05
0?
0>
08
0<"
1_"
1^"
1]"
1["
1Z"
1\"
1Y"
1X"
1b%
0L$
0P!
1e!
1f!
1g!
1i!
1j!
1h!
1k!
1l!
07
1/
1.
1-
1,
1+
1*
1)
1(
1W"
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1d!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
1E
17
16
15
14
13
12
11
10
0W"
0d!
0E
#110000
0%
0"!
0c"
#120000
1%
1"!
1c"
1/#
1j$
1=$
07%
0S%
0#%
13#
0e"
1g"
07$
1o#
09$
1A$
02%
1T%
1]%
0I%
1H%
0}$
1M"
0/$
1p#
14#
0f"
1($
08$
1h"
0n"
0:$
1B$
1\%
1b!
0v#
1q#
0/%
1C%
1F%
0E%
0D%
1A%
0|$
1`
00$
1[%
1k"
0o"
0j"
1r#
0w#
0Z%
1?%
08%
00"
11"
12"
0m"
0|"
0$#
0+#
08#
0B#
0E#
0O#
0T#
0[#
0^#
0h#
1R#
1k#
0D$
0G$
0H$
0I$
0J$
0K$
1t#
0H!
1G!
1F!
0&&
0(&
1p%
1*&
1q%
14&
1r%
1;&
1t%
1L&
1s%
1E&
1v%
1$%
0D
1C
1B
04"
0a"
1~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0"#
1,#
1D#
17#
1Q#
1]#
1j#
0D!
0m!
1<!
0;!
1:!
09!
08!
07!
06!
05!
0^%
0_%
0`%
0b%
0a%
1d%
0@
0&
1h
0g
1f
0e
0d
0c
0b
0a
0C"
0B"
0A"
0@"
0?"
0<"
0_"
0^"
0]"
0["
0\"
0Y"
0-#
16#
1##
0E$
1H$
1G$
0R#
1I$
1J$
0k#
1K$
1c%
0I!
0J!
0K!
0L!
0M!
0P!
0e!
0f!
0g!
0i!
0h!
0k!
07#
1C#
1&&
1(&
0)&
07
04
03
02
01
00
0.
0,
0+
0*
0)
0(
0F$
1b%
0D#
1P#
1S#
0G$
1a%
1C"
1B"
1A"
1?"
1@"
0="
0Q#
1\#
0'&
0H$
1`%
1I!
1J!
1K!
1M!
1L!
0O!
0>"
0]#
1i#
06
14
13
12
11
10
1R#
0I$
1_%
0N!
0?"
0j#
0(&
05
0J$
1^%
0M!
0@"
04
1k#
0K$
0L!
0A"
0&&
03
0K!
0B"
1l#
1L$
02
0J!
0C"
01
0I!
00
1W"
1d!
1E
#130000
0%
0"!
0c"
#140000
1%
1"!
1c"
1m#
1g$
0h$
0i$
0j$
1S%
1R%
1Q%
0P%
0=%
0r#
1|#
1v#
0q#
1/$
0p#
0g"
17$
0o#
1x#
1-$
01$
19$
0T%
19%
0n%
0G%
0]%
1I%
0\%
0[%
1Z%
0M"
0N"
0O"
1P"
1V"
0/$
0v#
1r#
0|#
1}#
0t#
1w#
10$
0($
18$
1y#
1.$
0k"
0h"
1:$
0U%
0Z%
1[%
1\%
0b!
0a!
0`!
1_!
1c!
0}#
0C%
1E%
18%
03%
0B%
1D%
0`
0_
0^
1]
1F
0L"
00$
0w#
1t#
1~#
1U%
03#
0A$
1m"
1|"
1$#
1+#
18#
1B#
1E#
1O#
1T#
1[#
1^#
1h#
1j"
1z#
1C$
0Q!
0~#
0%&
0?%
0p%
0*&
0q%
04&
0r%
0;&
0t%
0L&
0s%
0E&
0v%
0$%
12%
1}$
0G
01"
02"
z~!
z!"
z""
z#"
z$"
z%"
z&"
z'"
1E"
04#
0B$
1"#
0,#
1D#
0P#
17#
0C#
1Q#
0\#
1]#
0i#
1j#
0##
0R#
0S#
0k#
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1n#
0{#
0G!
0F!
z<!
z;!
z:!
z9!
z8!
z7!
z6!
z5!
1X!
1$&
0#&
1&&
1'&
1(&
1)&
0^%
0_%
0`%
0b%
0a%
0d%
1/%
1|$
0C
0B
zh
zg
zf
ze
zd
zc
zb
za
1N
1:"
14"
1a"
1_"
1^"
1]"
1["
1\"
1Y"
0j#
0]#
0D#
0Q#
1-#
06#
0L$
0t#
10$
08$
0c%
1`%
1a%
1_%
1^%
1>!
1D!
1m!
1e!
1f!
1g!
1i!
1h!
1k!
07#
1@
1:
1&
1.
1,
1+
1*
1)
1(
1C"
1B"
1A"
1@"
1?"
1>"
1="
1<"
1b%
1I!
1J!
1K!
1L!
1M!
1N!
1O!
1P!
17
16
15
14
13
12
11
10
0W"
0d!
0E
#150000
0%
0"!
0c"
#160000
1%
1"!
1c"
0g$
1i$
0R%
1P%
0r#
1d"
1e"
1/$
0-$
15$
0o%
1n%
0\%
0H%
00%
1Z%
1N"
0P"
1t#
1f"
0.$
16$
1a!
0_!
0:%
13%
0A%
1_
0]
1G"
1Q$
0z#
0C$
00$
18$
1V!
1%&
0<%
1L
1D"
0E"
1Y!
0X!
1O
0N
0:"
17"
0>!
1A!
1=
0:
#170000
0%
0"!
0c"
#180000
1%
1"!
1c"
1g$
0i$
1j$
0S%
1R%
0P%
1r#
0/$
0d"
0e"
07$
1o#
0x#
05$
09$
1T%
1o%
1G%
1]%
1H%
10%
1\%
0Z%
1M"
0N"
1P"
1/$
0t#
0f"
0y#
06$
0:$
0\%
1b!
0a!
1_!
1C%
1:%
1B%
1A%
1`
0_
1]
0G"
13#
08$
1A$
0Q$
0V!
1<%
02%
0}$
0L
0D"
14#
1B$
0n#
1{#
0Y!
0$&
1#&
0/%
0|$
0O
07"
1t#
10$
0A!
0=
#190000
0%
0"!
0c"
#200000
1%
1"!
1c"
1i$
0j$
1S%
0R%
0/$
1p#
17$
0o#
1u#
19$
0T%
01%
0]%
1\%
0M"
1N"
1/$
0p#
1v#
00$
18$
04#
0B$
1:$
0[%
0\%
0b!
1a!
0v#
0C%
1/%
1|$
0`
1_
1F"
10$
1w#
1[%
1;$
1W!
0w#
0>%
1M
0l"
0m"
1<$
0"#
1,#
0$#
17#
08#
1D#
0E#
1Q#
0T#
1]#
0^#
1j#
0^%
1*&
0_%
14&
0`%
1;&
0a%
1L&
0b%
1E&
1d%
0e%
1$%
1.%
15"
16"
1b"
0-#
16#
0D$
1##
0E$
0G$
0H$
1R#
0I$
0J$
1k#
0K$
1c%
1C!
1B!
1o!
07#
1C#
0&&
0(&
0)&
1?
1>
18
0_"
0^"
0]"
0["
0\"
0Y"
0X"
1b%
0D#
1P#
0e!
0f!
0g!
0i!
0h!
0k!
0l!
1a%
0/
0.
0,
0+
0*
0)
0(
0C"
0B"
0A"
0@"
0?"
0="
0<"
0Q#
1\#
1`%
0I!
0J!
0K!
0L!
0M!
0O!
0P!
0]#
1i#
07
06
04
03
02
01
00
1_%
0j#
1^%
#210000
0%
0"!
0c"
#220000
1%
1"!
1c"
1j$
0r$
1m%
0S%
1g"
07$
1o#
0u#
11$
09$
0<$
1e%
1T%
09%
11%
1]%
0I%
0("
1M"
0/$
1p#
1($
08$
1-#
0.#
14#
1B$
1h"
0:$
1\%
04!
1b!
1v#
1C%
0E%
0/%
0|$
1{$
0c%
0D%
0W
1`
1L"
0F"
00$
0[%
1S#
0F$
1k"
0l#
0j"
0;$
1Q!
0W!
1w#
1>%
1?%
08%
0'&
0M
1G
11"
12"
0Z"
1l#
1L$
0|"
0+#
0B#
0O#
0[#
0h#
0S#
1F$
1l"
1<$
0!#
1"#
0,#
0-#
1.#
17#
0C#
1D#
0P#
1Q#
0\#
1]#
0i#
1j#
1G!
1F!
0j!
0^%
0_%
0`%
0a%
0b%
0{$
1c%
0d%
0e%
0.%
1'&
1p%
1q%
1r%
1t%
1s%
1v%
1C
1B
0-
05"
06"
0b"
04"
0a"
1~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0>"
0j#
0]#
0Q#
0D#
1-#
06#
0"#
1"#
1D#
07#
1C#
1Q#
1]#
1j#
0l#
0L$
1D$
0##
1E$
0F$
1G$
1H$
0R#
1I$
1J$
0k#
1K$
1d%
0c%
1a%
1`%
1_%
1^%
0C!
0B!
0o!
0D!
0m!
1<!
0;!
1:!
09!
08!
07!
06!
05!
0N!
17#
0C#
1&&
1(&
1)&
0^%
0_%
0`%
1b%
0a%
0d%
0@
0?
0>
08
0&
1h
0g
1f
0e
0d
0c
0b
0a
05
1Z"
1X"
1>"
1W"
0K$
1k#
0J$
0I$
1R#
0H$
1F$
0E$
0D#
1P#
0b%
1E$
1H$
0G$
0R#
1I$
1J$
0k#
1K$
1D#
0P#
1a%
0(&
0&&
1j!
1l!
1N!
1d!
1G$
0Q#
1\#
0a%
1&&
1(&
1/
1-
15
1E
1C"
1B"
1A"
1@"
1?"
0>"
1="
1<"
0W"
0H$
1Q#
0\#
1`%
1H$
0]#
1i#
0`%
1I!
1J!
1K!
1L!
1M!
0N!
1O!
1P!
0d!
0="
1>"
0@"
0A"
0B"
0C"
0I$
1]#
0i#
1_%
17
16
05
14
13
12
11
10
0E
1C"
1B"
1A"
0?"
1@"
1="
1I$
0j#
0_%
0O!
1N!
0L!
0K!
0J!
0I!
1?"
0J$
1j#
1^%
1I!
1J!
1K!
0M!
1L!
1O!
06
15
03
02
01
00
0@"
1J$
0^%
1M!
16
04
13
12
11
10
1@"
0K$
0L!
14
0A"
1K$
1L!
03
1A"
0K!
13
0B"
1K!
02
1B"
0J!
12
0C"
1J!
01
1C"
0I!
11
1I!
00
10
#230000
0%
0"!
0c"
#240000
1%
1"!
1c"
0m#
1h$
0i$
0j$
1S%
1R%
0Q%
1=%
0v#
1q#
1/$
0p#
1e"
0g"
17$
0o#
1x#
1-$
01$
15$
19$
0T%
0o%
19%
0n%
0G%
0]%
1I%
0H%
0\%
1[%
0M"
0N"
1O"
0V"
0/$
1v#
0q#
0r#
1|#
0w#
10$
1f"
0($
18$
1y#
1.$
0k"
16$
0h"
1:$
1Z%
0[%
1\%
0b!
0a!
1`!
0c!
1}#
1r#
0|#
0C%
1E%
0:%
18%
03%
0B%
1D%
0A%
0`
0_
1^
0F
0L"
00$
1w#
0t#
0Z%
0U%
1m"
1|"
1$#
1+#
18#
1B#
1E#
1O#
1T#
1[#
1^#
1h#
03#
0A$
1j"
0}#
0Q!
1~#
1t#
1U%
0?%
12%
1}$
0p%
0*&
0q%
04&
0r%
0;&
0t%
0L&
0s%
0E&
0v%
0$%
0G
01"
02"
1D"
z~!
z!"
z""
z#"
z$"
z%"
z&"
z'"
1E"
0"#
0D#
07#
0Q#
0]#
0j#
04#
0B$
0~#
0G!
0F!
1Y!
z<!
z;!
z:!
z9!
z8!
z7!
z6!
z5!
1X!
1/%
1|$
1^%
1_%
1`%
1b%
1a%
1d%
0C
0B
1O
1N
zh
zg
zf
ze
zd
zc
zb
za
14"
1a"
1_"
1^"
1]"
1["
1\"
1Y"
1D!
1m!
1e!
1f!
1g!
1i!
1h!
1k!
1@
1&
1.
1,
1+
1*
1)
1(
#250000
0%
0"!
0c"
#260000
1%
1"!
1c"
1j$
0S%
1d"
0e"
07$
1o#
1u#
0-$
1n%
01%
1]%
1H%
00%
1M"
1/$
0f"
08$
0.$
0\%
1b!
13%
1A%
1`
1F"
1G"
10$
1z#
1C$
1W!
1V!
0%&
1M
1L
0E"
1n#
0{#
0X!
1$&
0#&
0N
1:"
00$
18$
1>!
1:
#270000
0%
0"!
0c"
#280000
1%
1"!
1c"
#290000
0%
0"!
0c"
#300000
