Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.005244268,S0-C0,Frontend_Bound,35.33,% Slots,,,0.00,6.92,
1.005244268,S0-C0,Bad_Speculation,11.53,% Slots,,,0.00,6.54,
1.005244268,S0-C0,Backend_Bound,25.82,% Slots,,,0.00,6.54,
1.005244268,S0-C0,Frontend_Bound.Frontend_Latency,38.06,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.53,<==
1.005244268,S0-C0,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,5.81,
1.005244268,S0-C0,Backend_Bound.Memory_Bound,21.69,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.005244268,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.58,
1.005244268,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.32,
1.005244268,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.005244268,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.005244268,S0-C1,Frontend_Bound,26.30,% Slots,,,0.00,6.91,
1.005244268,S0-C1,Bad_Speculation,21.92,% Slots,,,0.00,6.53,
1.005244268,S0-C1,Backend_Bound,26.46,% Slots,,,0.00,6.53,
1.005244268,S0-C1,Frontend_Bound.Frontend_Latency,56.38,% Slots,,rs_events.empty_end,0.00,5.54,
1.005244268,S0-C1,Bad_Speculation.Branch_Mispredicts,21.60,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S0-C1,Backend_Bound.Memory_Bound,42.44,% Slots,,,0.00,5.49,<==
1.005244268,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.58,
1.005244268,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.005244268,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.005244268,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.005244268,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S0-C2,Frontend_Bound,30.28,% Slots,,,0.00,6.91,
1.005244268,S0-C2,Bad_Speculation,22.57,% Slots,,,0.00,6.52,
1.005244268,S0-C2,Backend_Bound,22.18,% Slots,,,0.00,6.52,
1.005244268,S0-C2,Retiring,24.08,% Slots,,uops_retired.retire_slots:pp,0.00,6.07,
1.005244268,S0-C2,Frontend_Bound.Frontend_Latency,34.00,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S0-C2,Frontend_Bound.Frontend_Bandwidth,64.95,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.56,
1.005244268,S0-C2,Bad_Speculation.Branch_Mispredicts,22.23,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S0-C2,Backend_Bound.Core_Bound,30.21,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.49,
1.005244268,S0-C2,Retiring.Microcode_Sequencer,5.06,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,5.93,
1.005244268,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.57,
1.005244268,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.005244268,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.25,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.56,
1.005244268,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.74,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,<==
1.005244268,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.66,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.11,
1.005244268,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S0-C3,Backend_Bound,74.80,% Slots,,,0.00,6.53,
1.005244268,S0-C3,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,6.07,
1.005244268,S0-C3,Backend_Bound.Memory_Bound,20.37,% Slots,,,0.00,5.5,
1.005244268,S0-C3,Backend_Bound.Core_Bound,54.44,% Slots,,,0.00,5.5,<==
1.005244268,S0-C3,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.93,
1.005244268,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.57,
1.005244268,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S0-C4,Frontend_Bound,30.52,% Slots,,,0.00,6.91,
1.005244268,S0-C4,Bad_Speculation,16.83,% Slots,,,0.00,6.53,
1.005244268,S0-C4,Backend_Bound,23.91,% Slots,,,0.00,6.53,
1.005244268,S0-C4,Frontend_Bound.Frontend_Latency,40.53,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,6.55,
1.005244268,S0-C4,Bad_Speculation.Branch_Mispredicts,16.58,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S0-C4,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.48,
1.005244268,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.58,
1.005244268,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.005244268,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.24,% Core_Clocks,,,0.00,5.24,
1.005244268,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.30,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.27,
1.005244268,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.005244268,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S0-C5,Frontend_Bound,30.83,% Slots,,,0.00,6.91,
1.005244268,S0-C5,Bad_Speculation,15.15,% Slots,,,0.00,6.52,
1.005244268,S0-C5,Backend_Bound,25.61,% Slots,,,0.00,6.52,
1.005244268,S0-C5,Frontend_Bound.Frontend_Latency,43.61,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.24,% Slots,,,0.00,6.55,
1.005244268,S0-C5,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.83,
1.005244268,S0-C5,Backend_Bound.Memory_Bound,28.05,% Slots,,,0.00,5.49,
1.005244268,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.58,
1.005244268,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.005244268,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.43,% Core_Clocks,,,0.00,5.24,
1.005244268,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.005244268,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.005244268,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S0-C6,Frontend_Bound,38.62,% Slots,,,0.00,6.89,
1.005244268,S0-C6,Bad_Speculation,14.57,% Slots,,,0.00,6.51,
1.005244268,S0-C6,Backend_Bound,26.64,% Slots,,,0.00,6.51,
1.005244268,S0-C6,Frontend_Bound.Frontend_Latency,42.31,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S0-C6,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.83,
1.005244268,S0-C6,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.49,
1.005244268,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.57,
1.005244268,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
1.005244268,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.005244268,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.005244268,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C7,Frontend_Bound,25.81,% Slots,,,0.00,6.9,
1.005244268,S0-C7,Bad_Speculation,20.58,% Slots,,,0.00,6.51,
1.005244268,S0-C7,Backend_Bound,22.42,% Slots,,,0.00,6.51,
1.005244268,S0-C7,Frontend_Bound.Frontend_Latency,39.56,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S0-C7,Bad_Speculation.Branch_Mispredicts,20.26,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S0-C7,Backend_Bound.Core_Bound,51.19,% Slots,,,0.00,5.49,
1.005244268,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.57,
1.005244268,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.005244268,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C0,Frontend_Bound,32.07,% Slots,,,0.00,6.89,
1.005244268,S1-C0,Bad_Speculation,18.49,% Slots,,,0.00,6.51,
1.005244268,S1-C0,Backend_Bound,16.30,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.51,
1.005244268,S1-C0,Frontend_Bound.Frontend_Latency,27.98,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S1-C0,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.58,
1.005244268,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.005244268,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C1,Frontend_Bound,41.79,% Slots,,,0.00,6.88,
1.005244268,S1-C1,Bad_Speculation,13.09,% Slots,,,0.00,6.5,
1.005244268,S1-C1,Backend_Bound,20.45,% Slots,,,0.00,6.5,
1.005244268,S1-C1,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S1-C1,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S1-C1,Backend_Bound.Memory_Bound,12.59,% Slots,,,0.00,5.49,
1.005244268,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.58,
1.005244268,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.005244268,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.005244268,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.005244268,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C2,Frontend_Bound,22.47,% Slots,,,0.00,6.88,
1.005244268,S1-C2,Bad_Speculation,22.58,% Slots,,,0.00,6.5,
1.005244268,S1-C2,Backend_Bound,24.95,% Slots,,,0.00,6.5,
1.005244268,S1-C2,Frontend_Bound.Frontend_Latency,24.48,% Slots,,rs_events.empty_end,0.00,5.54,
1.005244268,S1-C2,Bad_Speculation.Branch_Mispredicts,22.19,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S1-C2,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.5,<==
1.005244268,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.005244268,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S1-C3,Frontend_Bound,21.41,% Slots,,,0.00,6.88,
1.005244268,S1-C3,Backend_Bound,60.23,% Slots,,,0.00,6.49,
1.005244268,S1-C3,Frontend_Bound.Frontend_Latency,57.65,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.58,
1.005244268,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.005244268,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.005244268,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.005244268,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C4,Bad_Speculation,10.90,% Slots,,,0.00,6.49,
1.005244268,S1-C4,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.83,
1.005244268,S1-C4,Backend_Bound,57.30,% Slots,,,0.00,6.49,
1.005244268,S1-C4,Retiring,11.57,% Slots,,uops_retired.retire_slots:pp,0.00,6.02,
1.005244268,S1-C4,Backend_Bound.Memory_Bound,44.88,% Slots,,,0.00,5.5,
1.005244268,S1-C4,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.5,
1.005244268,S1-C4,Retiring.Microcode_Sequencer,9.09,% Slots,,idq.ms_uops,0.00,5.89,
1.005244268,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.57,
1.005244268,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
1.005244268,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.49,% Clocks,,,0.00,5.11,
1.005244268,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.005244268,S1-C5,Frontend_Bound,23.12,% Slots,,,0.00,6.87,
1.005244268,S1-C5,Backend_Bound,60.40,% Slots,,,0.00,6.48,
1.005244268,S1-C5,Frontend_Bound.Frontend_Latency,42.92,% Slots,,rs_events.empty_end,0.00,5.54,
1.005244268,S1-C5,Backend_Bound.Core_Bound,92.09,% Slots,,,0.00,5.51,<==
1.005244268,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.57,
1.005244268,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
1.005244268,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C6,Backend_Bound,60.32,% Slots,,,0.00,6.48,
1.005244268,S1-C6,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,6.31,
1.005244268,S1-C6,Backend_Bound.Core_Bound,81.27,% Slots,,,0.00,5.53,<==
1.005244268,S1-C6,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,6.18,
1.005244268,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.60,% Clocks,,idq.ms_switches,0.00,5.57,
1.005244268,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C7,Frontend_Bound,28.20,% Slots,,,0.00,6.87,
1.005244268,S1-C7,Bad_Speculation,10.25,% Slots,,,0.00,6.48,
1.005244268,S1-C7,Backend_Bound,38.99,% Slots,,,0.00,6.48,
1.005244268,S1-C7,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.53,
1.005244268,S1-C7,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.82,
1.005244268,S1-C7,Backend_Bound.Memory_Bound,53.47,% Slots,,,0.00,5.53,
1.005244268,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.58,
1.005244268,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.005244268,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,<==
1.005244268,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.005244268,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
1.005244268,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
1.005244268,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
1.005244268,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.005244268,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.078040798,S0-C0,Bad_Speculation,11.53,% Slots,,,0.00,5.23,
2.078040798,S0-C0,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.078040798,S0-C0,Backend_Bound,35.63,% Slots,,,0.00,5.23,
2.078040798,S0-C0,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.23,<==
2.078040798,S0-C0,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.23,
2.078040798,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.078040798,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.58,
2.078040798,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
2.078040798,S0-C1,Frontend_Bound,26.56,% Slots,,,0.00,5.24,
2.078040798,S0-C1,Backend_Bound,28.04,% Slots,,,0.00,5.24,
2.078040798,S0-C1,Retiring,23.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.078040798,S0-C1,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.24,
2.078040798,S0-C1,Backend_Bound.Memory_Bound,26.90,% Slots,,,0.00,5.23,
2.078040798,S0-C1,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.24,
2.078040798,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.078040798,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
2.078040798,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
2.078040798,S0-C2,Frontend_Bound,25.18,% Slots,,,0.00,5.23,
2.078040798,S0-C2,Backend_Bound,43.53,% Slots,,,0.00,5.23,
2.078040798,S0-C2,Retiring,30.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.078040798,S0-C2,Frontend_Bound.Frontend_Bandwidth,37.42,% Slots,,,0.00,5.23,
2.078040798,S0-C2,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.23,
2.078040798,S0-C2,Backend_Bound.Core_Bound,25.97,% Slots,,,0.00,5.23,<==
2.078040798,S0-C2,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.24,
2.078040798,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.51,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.88,% Core_Clocks,,,0.00,5.23,
2.078040798,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.078040798,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.16,% Slots,,,0.00,5.24,
2.078040798,S0-C3,Backend_Bound.Memory_Bound,51.72,% Slots,,,0.00,5.23,
2.078040798,S0-C3,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.23,
2.078040798,S0-C3,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.24,
2.078040798,S0-C3,Backend_Bound,62.65,% Slots,,,0.00,5.24,
2.078040798,S0-C3,Retiring,24.83,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.24,
2.078040798,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.47,% Core_Clocks,,,0.00,5.23,
2.078040798,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
2.078040798,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
2.078040798,S0-C4,Frontend_Bound,26.02,% Slots,,,0.00,5.24,
2.078040798,S0-C4,Backend_Bound,40.66,% Slots,,,0.00,5.24,
2.078040798,S0-C4,Retiring,27.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.078040798,S0-C4,Frontend_Bound.Frontend_Bandwidth,23.82,% Slots,,,0.00,5.24,
2.078040798,S0-C4,Backend_Bound.Memory_Bound,15.76,% Slots,,,0.00,5.23,
2.078040798,S0-C4,Backend_Bound.Core_Bound,24.90,% Slots,,,0.00,5.23,<==
2.078040798,S0-C4,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.24,
2.078040798,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.58,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.50,% Core_Clocks,,,0.00,5.23,
2.078040798,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
2.078040798,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C5,Frontend_Bound,25.26,% Slots,,,0.00,5.24,
2.078040798,S0-C5,Backend_Bound,43.48,% Slots,,,0.00,5.24,
2.078040798,S0-C5,Retiring,30.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.078040798,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.35,% Slots,,,0.00,5.24,
2.078040798,S0-C5,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.23,
2.078040798,S0-C5,Backend_Bound.Core_Bound,28.37,% Slots,,,0.00,5.23,<==
2.078040798,S0-C5,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.24,
2.078040798,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.47,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.39,% Core_Clocks,,,0.00,5.23,
2.078040798,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.078040798,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C6,Frontend_Bound,26.28,% Slots,,,0.00,5.24,
2.078040798,S0-C6,Backend_Bound,29.81,% Slots,,,0.00,5.24,
2.078040798,S0-C6,Retiring,22.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.078040798,S0-C6,Frontend_Bound.Frontend_Bandwidth,68.00,% Slots,,,0.00,5.23,
2.078040798,S0-C6,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.23,
2.078040798,S0-C6,Backend_Bound.Core_Bound,19.59,% Slots,,,0.00,5.23,
2.078040798,S0-C6,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.23,
2.078040798,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.18,% Core_Clocks,,,0.00,5.23,
2.078040798,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.078040798,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
2.078040798,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.29,% Clocks,,,0.00,5.22,<==
2.078040798,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C7,Frontend_Bound,25.22,% Slots,,,0.00,5.24,
2.078040798,S0-C7,Backend_Bound,43.43,% Slots,,,0.00,5.24,
2.078040798,S0-C7,Retiring,33.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.078040798,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.84,% Slots,,,0.00,5.23,
2.078040798,S0-C7,Backend_Bound.Memory_Bound,15.58,% Slots,,,0.00,5.23,
2.078040798,S0-C7,Backend_Bound.Core_Bound,27.85,% Slots,,,0.00,5.23,<==
2.078040798,S0-C7,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.23,
2.078040798,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.07,% Clocks,,idq.ms_switches,0.00,5.23,
2.078040798,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.23,
2.078040798,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.078040798,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
2.078040798,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C0,Frontend_Bound,25.99,% Slots,,,0.00,5.23,
2.078040798,S1-C0,Bad_Speculation,25.59,% Slots,,,0.00,5.23,
2.078040798,S1-C0,Backend_Bound,16.68,% Slots,,,0.00,5.23,
2.078040798,S1-C0,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.23,
2.078040798,S1-C0,Frontend_Bound.Frontend_Bandwidth,33.11,% Slots,,,0.00,5.23,
2.078040798,S1-C0,Bad_Speculation.Branch_Mispredicts,24.82,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C0,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.23,
2.078040798,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,0.00,5.24,
2.078040798,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.94,% Core_Clocks,,,0.00,5.22,<==
2.078040798,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.71,% Clocks,,,0.00,5.22,
2.078040798,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C1,Bad_Speculation,25.29,% Slots,,,0.00,5.24,
2.078040798,S1-C1,Bad_Speculation.Branch_Mispredicts,24.88,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.078040798,S1-C1,Backend_Bound,19.09,% Slots,,,0.00,5.24,
2.078040798,S1-C1,Backend_Bound.Core_Bound,12.22,% Slots,,,0.00,5.23,
2.078040798,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.33,% Clocks,,,0.00,5.22,
2.078040798,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C2,Frontend_Bound,23.83,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.23,<==
2.078040798,S1-C2,Bad_Speculation,19.78,% Slots,,,0.00,5.23,
2.078040798,S1-C2,Backend_Bound,17.26,% Slots,,,0.00,5.23,
2.078040798,S1-C2,Bad_Speculation.Branch_Mispredicts,19.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C3,Frontend_Bound,30.99,% Slots,,,0.00,5.24,
2.078040798,S1-C3,Bad_Speculation,16.53,% Slots,,,0.00,5.24,
2.078040798,S1-C3,Backend_Bound,18.54,% Slots,,,0.00,5.24,
2.078040798,S1-C3,Frontend_Bound.Frontend_Latency,27.88,% Slots,,rs_events.empty_end,0.00,5.23,<==
2.078040798,S1-C3,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C3,Backend_Bound.Memory_Bound,24.10,% Slots,,,0.00,5.23,
2.078040798,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.85,% Clocks,,,0.00,5.23,
2.078040798,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.078040798,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C4,Frontend_Bound,26.98,% Slots,,,0.00,5.24,<==
2.078040798,S1-C4,Bad_Speculation,25.21,% Slots,,,0.00,5.24,
2.078040798,S1-C4,Backend_Bound,18.07,% Slots,,,0.00,5.24,
2.078040798,S1-C4,Frontend_Bound.Frontend_Latency,19.46,% Slots,,rs_events.empty_end,0.00,5.24,
2.078040798,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.16,% Slots,,,0.00,5.24,
2.078040798,S1-C4,Bad_Speculation.Branch_Mispredicts,24.85,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.078040798,S1-C4,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.24,
2.078040798,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.70,% Core_Clocks,,,0.00,5.23,
2.078040798,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.93,% Core_Clocks,,,0.00,5.23,
2.078040798,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.86,% Clocks,,,0.00,5.22,
2.078040798,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C5,Frontend_Bound,33.64,% Slots,,,0.00,5.24,
2.078040798,S1-C5,Bad_Speculation,11.97,% Slots,,,0.00,5.24,
2.078040798,S1-C5,Backend_Bound,25.24,% Slots,,,0.00,5.24,
2.078040798,S1-C5,Frontend_Bound.Frontend_Latency,23.08,% Slots,,rs_events.empty_end,0.00,5.23,
2.078040798,S1-C5,Bad_Speculation.Branch_Mispredicts,11.74,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.078040798,S1-C5,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.23,
2.078040798,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.24,
2.078040798,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,<==
2.078040798,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
2.078040798,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C6,Frontend_Bound,34.12,% Slots,,,0.00,5.24,<==
2.078040798,S1-C6,Bad_Speculation,27.10,% Slots,,,0.00,5.24,
2.078040798,S1-C6,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.23,
2.078040798,S1-C6,Frontend_Bound.Frontend_Bandwidth,24.09,% Slots,,,0.00,5.24,
2.078040798,S1-C6,Bad_Speculation.Branch_Mispredicts,26.62,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.078040798,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
2.078040798,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.92,% Core_Clocks,,,0.00,5.23,
2.078040798,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C7,Frontend_Bound,42.43,% Slots,,,0.00,5.23,
2.078040798,S1-C7,Backend_Bound,32.08,% Slots,,,0.00,5.23,
2.078040798,S1-C7,Retiring,15.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.078040798,S1-C7,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.23,
2.078040798,S1-C7,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.23,
2.078040798,S1-C7,Backend_Bound.Core_Bound,20.18,% Slots,,,0.00,5.23,
2.078040798,S1-C7,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.23,
2.078040798,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.24,
2.078040798,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.078040798,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.75,% Clocks,,idq.ms_switches,0.00,5.24,
2.078040798,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
2.078040798,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
2.078040798,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
2.078040798,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
2.078040798,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
2.078040798,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.078040798,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
3.568946951,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.61,% Slots,,,0.00,5.09,
3.568946951,S0-C0,Backend_Bound.Memory_Bound,19.39,% Slots,,,0.00,5.09,
3.568946951,S0-C0,Backend_Bound.Core_Bound,27.31,% Slots,,,0.00,5.09,
3.568946951,S0-C0,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S0-C0,Backend_Bound,46.69,% Slots,,,0.00,5.09,
3.568946951,S0-C0,Retiring,13.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.46,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.568946951,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.26,% Clocks,,,0.00,5.36,<==
3.568946951,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C1,Frontend_Bound,38.67,% Slots,,,0.00,5.08,
3.568946951,S0-C1,Backend_Bound,38.49,% Slots,,,0.00,5.08,
3.568946951,S0-C1,Retiring,23.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S0-C1,Frontend_Bound.Frontend_Latency,42.73,% Slots,,rs_events.empty_end,0.00,5.08,<==
3.568946951,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.66,% Slots,,,0.00,5.08,
3.568946951,S0-C1,Backend_Bound.Memory_Bound,18.60,% Slots,,,0.00,5.08,
3.568946951,S0-C1,Backend_Bound.Core_Bound,19.90,% Slots,,,0.00,5.08,
3.568946951,S0-C1,Retiring.Microcode_Sequencer,12.68,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.08,
3.568946951,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.44,% Core_Clocks,,,0.00,5.35,
3.568946951,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.568946951,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C2,Frontend_Bound,34.85,% Slots,,,0.00,5.08,
3.568946951,S0-C2,Bad_Speculation,10.13,% Slots,,,0.00,5.08,
3.568946951,S0-C2,Backend_Bound,13.67,% Slots,,,0.00,5.08,
3.568946951,S0-C2,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.08,<==
3.568946951,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.08,
3.568946951,S0-C2,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.08,
3.568946951,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.08,
3.568946951,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.32,% Core_Clocks,,,0.00,5.35,
3.568946951,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C3,Frontend_Bound,37.47,% Slots,,,0.00,5.08,
3.568946951,S0-C3,Backend_Bound,38.50,% Slots,,,0.00,5.08,
3.568946951,S0-C3,Retiring,21.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S0-C3,Frontend_Bound.Frontend_Latency,26.26,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S0-C3,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.08,
3.568946951,S0-C3,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.08,
3.568946951,S0-C3,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.08,
3.568946951,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
3.568946951,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C4,Frontend_Bound,35.25,% Slots,,,0.00,5.08,
3.568946951,S0-C4,Backend_Bound,40.87,% Slots,,,0.00,5.08,
3.568946951,S0-C4,Retiring,31.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S0-C4,Frontend_Bound.Frontend_Latency,67.51,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S0-C4,Backend_Bound.Memory_Bound,15.88,% Slots,,,0.00,5.08,
3.568946951,S0-C4,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.08,
3.568946951,S0-C4,Retiring.Microcode_Sequencer,12.81,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.08,
3.568946951,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.568946951,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.40,% Clocks,,,0.00,5.37,<==
3.568946951,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C5,Frontend_Bound,35.44,% Slots,,,0.00,5.08,
3.568946951,S0-C5,Backend_Bound,40.52,% Slots,,,0.00,5.08,
3.568946951,S0-C5,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S0-C5,Frontend_Bound.Frontend_Latency,38.33,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S0-C5,Backend_Bound.Memory_Bound,24.45,% Slots,,,0.00,5.08,
3.568946951,S0-C5,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.08,
3.568946951,S0-C5,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.64,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
3.568946951,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.568946951,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C6,Frontend_Bound,34.33,% Slots,,,0.00,5.08,
3.568946951,S0-C6,Backend_Bound,41.26,% Slots,,,0.00,5.08,
3.568946951,S0-C6,Retiring,14.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S0-C6,Frontend_Bound.Frontend_Latency,38.98,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S0-C6,Backend_Bound.Memory_Bound,29.39,% Slots,,,0.00,5.08,<==
3.568946951,S0-C6,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.08,
3.568946951,S0-C6,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.08,
3.568946951,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.15,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
3.568946951,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.61,% Clocks,,,0.00,5.36,
3.568946951,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C7,Frontend_Bound,35.51,% Slots,,,0.00,5.08,
3.568946951,S0-C7,Backend_Bound,40.38,% Slots,,,0.00,5.08,
3.568946951,S0-C7,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S0-C7,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S0-C7,Backend_Bound.Memory_Bound,28.62,% Slots,,,0.00,5.08,<==
3.568946951,S0-C7,Backend_Bound.Core_Bound,11.76,% Slots,,,0.00,5.08,
3.568946951,S0-C7,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.08,
3.568946951,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
3.568946951,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C0,Frontend_Bound,34.76,% Slots,,,0.00,5.08,
3.568946951,S1-C0,Backend_Bound,41.68,% Slots,,,0.00,5.08,<==
3.568946951,S1-C0,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S1-C0,Frontend_Bound.Frontend_Latency,29.45,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C0,Backend_Bound.Memory_Bound,22.07,% Slots,,,0.00,5.08,
3.568946951,S1-C0,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.08,
3.568946951,S1-C0,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.09,
3.568946951,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.09,
3.568946951,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
3.568946951,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C1,Frontend_Bound,35.34,% Slots,,,0.00,5.08,
3.568946951,S1-C1,Backend_Bound,41.04,% Slots,,,0.00,5.08,
3.568946951,S1-C1,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S1-C1,Frontend_Bound.Frontend_Latency,28.94,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C1,Backend_Bound.Memory_Bound,27.24,% Slots,,,0.00,5.08,
3.568946951,S1-C1,Backend_Bound.Core_Bound,13.80,% Slots,,,0.00,5.08,
3.568946951,S1-C1,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
3.568946951,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
3.568946951,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C2,Frontend_Bound,32.61,% Slots,,,0.00,5.08,
3.568946951,S1-C2,Backend_Bound,45.05,% Slots,,,0.00,5.08,
3.568946951,S1-C2,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S1-C2,Frontend_Bound.Frontend_Latency,35.79,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C2,Backend_Bound.Memory_Bound,32.42,% Slots,,,0.00,5.08,<==
3.568946951,S1-C2,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.08,
3.568946951,S1-C2,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.09,
3.568946951,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
3.568946951,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.568946951,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.13,% Clocks,,,0.00,5.36,
3.568946951,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C3,Frontend_Bound,33.40,% Slots,,,0.00,5.08,
3.568946951,S1-C3,Backend_Bound,42.79,% Slots,,,0.00,5.08,
3.568946951,S1-C3,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S1-C3,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C3,Backend_Bound.Memory_Bound,27.19,% Slots,,,0.00,5.08,<==
3.568946951,S1-C3,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.08,
3.568946951,S1-C3,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.08,
3.568946951,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
3.568946951,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.568946951,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C4,Frontend_Bound,31.87,% Slots,,,0.00,5.08,
3.568946951,S1-C4,Backend_Bound,46.32,% Slots,,,0.00,5.08,
3.568946951,S1-C4,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S1-C4,Frontend_Bound.Frontend_Latency,33.33,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C4,Backend_Bound.Memory_Bound,31.44,% Slots,,,0.00,5.08,
3.568946951,S1-C4,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.08,
3.568946951,S1-C4,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.08,
3.568946951,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
3.568946951,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.568946951,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C5,Frontend_Bound,32.40,% Slots,,,0.00,5.08,
3.568946951,S1-C5,Backend_Bound,44.22,% Slots,,,0.00,5.08,
3.568946951,S1-C5,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
3.568946951,S1-C5,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C5,Backend_Bound.Memory_Bound,29.23,% Slots,,,0.00,5.08,<==
3.568946951,S1-C5,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.08,
3.568946951,S1-C5,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.08,
3.568946951,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.18,
3.568946951,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
3.568946951,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.568946951,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C6,Frontend_Bound,34.29,% Slots,,,0.00,5.08,
3.568946951,S1-C6,Backend_Bound,42.71,% Slots,,,0.00,5.08,
3.568946951,S1-C6,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S1-C6,Frontend_Bound.Frontend_Latency,26.19,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C6,Backend_Bound.Memory_Bound,25.42,% Slots,,,0.00,5.08,
3.568946951,S1-C6,Backend_Bound.Core_Bound,17.29,% Slots,,,0.00,5.08,
3.568946951,S1-C6,Retiring.Microcode_Sequencer,14.46,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.08,
3.568946951,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
3.568946951,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.568946951,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C7,Frontend_Bound,36.30,% Slots,,,0.00,5.08,
3.568946951,S1-C7,Backend_Bound,39.80,% Slots,,,0.00,5.08,
3.568946951,S1-C7,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
3.568946951,S1-C7,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.08,
3.568946951,S1-C7,Backend_Bound.Memory_Bound,26.21,% Slots,,,0.00,5.08,<==
3.568946951,S1-C7,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.08,
3.568946951,S1-C7,Retiring.Microcode_Sequencer,14.23,% Slots,,idq.ms_uops,0.00,5.08,
3.568946951,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.08,
3.568946951,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
3.568946951,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.08,
3.568946951,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
3.568946951,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
3.568946951,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.568946951,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
5.713931075,S0-C0,Backend_Bound,62.66,% Slots,,,0.00,5.42,<==
5.713931075,S0-C0,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S0-C0,Backend_Bound.Memory_Bound,33.50,% Slots,,,0.00,5.23,
5.713931075,S0-C0,Backend_Bound.Core_Bound,29.16,% Slots,,,0.00,5.23,
5.713931075,S0-C0,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.23,
5.713931075,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
5.713931075,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.22,
5.713931075,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C1,Frontend_Bound,34.54,% Slots,,,0.00,5.42,
5.713931075,S0-C1,Backend_Bound,40.63,% Slots,,,0.00,5.42,
5.713931075,S0-C1,Frontend_Bound.Frontend_Latency,58.67,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S0-C1,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.22,
5.713931075,S0-C1,Backend_Bound.Core_Bound,27.46,% Slots,,,0.00,5.22,
5.713931075,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.42,
5.713931075,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
5.713931075,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.27,% Clocks,,,0.00,5.22,<==
5.713931075,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C2,Frontend_Bound,21.86,% Slots,,,0.00,5.42,
5.713931075,S0-C2,Backend_Bound,43.51,% Slots,,,0.00,5.42,<==
5.713931075,S0-C2,Retiring,15.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S0-C2,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.23,
5.713931075,S0-C2,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.23,
5.713931075,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.41,
5.713931075,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
5.713931075,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C3,Frontend_Bound,36.54,% Slots,,,0.00,5.41,
5.713931075,S0-C3,Backend_Bound,40.78,% Slots,,,0.00,5.41,
5.713931075,S0-C3,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S0-C3,Frontend_Bound.Frontend_Latency,39.07,% Slots,,rs_events.empty_end,0.00,5.23,
5.713931075,S0-C3,Backend_Bound.Memory_Bound,34.97,% Slots,,,0.00,5.23,
5.713931075,S0-C3,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.23,
5.713931075,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.81,% Clocks,,,0.00,5.41,
5.713931075,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
5.713931075,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.95,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
5.713931075,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C4,Frontend_Bound,30.95,% Slots,,,0.00,5.42,<==
5.713931075,S0-C4,Backend_Bound,20.74,% Slots,,,0.00,5.42,
5.713931075,S0-C4,Frontend_Bound.Frontend_Latency,16.12,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.72,% Slots,,,0.00,5.23,
5.713931075,S0-C4,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.22,
5.713931075,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.42,
5.713931075,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
5.713931075,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.90,% Core_Clocks,,,0.00,5.23,
5.713931075,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C5,Frontend_Bound,33.45,% Slots,,,0.00,5.42,
5.713931075,S0-C5,Backend_Bound,37.07,% Slots,,,0.00,5.42,
5.713931075,S0-C5,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S0-C5,Frontend_Bound.Frontend_Latency,28.42,% Slots,,rs_events.empty_end,0.00,5.23,
5.713931075,S0-C5,Retiring.Microcode_Sequencer,13.61,% Slots,,idq.ms_uops,0.00,5.23,
5.713931075,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.41,
5.713931075,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
5.713931075,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
5.713931075,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C6,Frontend_Bound,35.13,% Slots,,,0.00,5.42,
5.713931075,S0-C6,Backend_Bound,41.89,% Slots,,,0.00,5.42,
5.713931075,S0-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S0-C6,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.23,
5.713931075,S0-C6,Backend_Bound.Memory_Bound,28.92,% Slots,,,0.00,5.23,
5.713931075,S0-C6,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.23,
5.713931075,S0-C6,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.23,
5.713931075,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.41,
5.713931075,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
5.713931075,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
5.713931075,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C7,Frontend_Bound,34.81,% Slots,,,0.00,5.42,
5.713931075,S0-C7,Bad_Speculation,11.24,% Slots,,,0.00,5.42,
5.713931075,S0-C7,Backend_Bound,24.82,% Slots,,,0.00,5.42,
5.713931075,S0-C7,Frontend_Bound.Frontend_Latency,23.14,% Slots,,rs_events.empty_end,0.00,5.23,
5.713931075,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.23,
5.713931075,S0-C7,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.713931075,S0-C7,Backend_Bound.Memory_Bound,17.38,% Slots,,,0.00,5.23,
5.713931075,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
5.713931075,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.12,% Core_Clocks,,,0.00,5.23,
5.713931075,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.21,% Core_Clocks,,,0.00,5.23,
5.713931075,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C0,Frontend_Bound,23.95,% Slots,,,0.00,5.41,
5.713931075,S1-C0,Bad_Speculation,17.94,% Slots,,,0.00,5.41,
5.713931075,S1-C0,Backend_Bound,24.22,% Slots,,,0.00,5.41,
5.713931075,S1-C0,Frontend_Bound.Frontend_Latency,25.41,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C0,Bad_Speculation.Branch_Mispredicts,17.71,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.713931075,S1-C0,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.22,
5.713931075,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
5.713931075,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
5.713931075,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C1,Frontend_Bound,34.41,% Slots,,,0.00,5.41,
5.713931075,S1-C1,Bad_Speculation,18.57,% Slots,,,0.00,5.41,
5.713931075,S1-C1,Backend_Bound,19.82,% Slots,,,0.00,5.41,
5.713931075,S1-C1,Frontend_Bound.Frontend_Latency,27.02,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C1,Bad_Speculation.Branch_Mispredicts,18.37,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.713931075,S1-C1,Backend_Bound.Memory_Bound,30.95,% Slots,,,0.00,5.22,
5.713931075,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.41,
5.713931075,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
5.713931075,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C2,Frontend_Bound,23.57,% Slots,,,0.00,5.23,
5.713931075,S1-C2,Bad_Speculation,18.33,% Slots,,,0.00,5.23,
5.713931075,S1-C2,Backend_Bound,34.66,% Slots,,,0.00,5.23,<==
5.713931075,S1-C2,Retiring,25.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S1-C2,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C2,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.713931075,S1-C2,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.23,
5.713931075,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.41,
5.713931075,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
5.713931075,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C3,Frontend_Bound,35.96,% Slots,,,0.00,5.23,
5.713931075,S1-C3,Bad_Speculation,13.74,% Slots,,,0.00,5.23,
5.713931075,S1-C3,Backend_Bound,20.88,% Slots,,,0.00,5.23,
5.713931075,S1-C3,Frontend_Bound.Frontend_Latency,30.18,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C3,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.713931075,S1-C3,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.22,
5.713931075,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
5.713931075,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
5.713931075,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
5.713931075,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C4,Frontend_Bound,26.40,% Slots,,,0.00,5.23,
5.713931075,S1-C4,Bad_Speculation,19.25,% Slots,,,0.00,5.23,
5.713931075,S1-C4,Backend_Bound,24.10,% Slots,,,0.00,5.23,
5.713931075,S1-C4,Retiring,30.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
5.713931075,S1-C4,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C4,Bad_Speculation.Branch_Mispredicts,18.60,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.713931075,S1-C4,Backend_Bound.Memory_Bound,15.22,% Slots,,,0.00,5.22,
5.713931075,S1-C4,Retiring.Microcode_Sequencer,1.89,% Slots,,idq.ms_uops,0.00,5.23,<==
5.713931075,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.13,% Clocks,,,0.00,5.41,
5.713931075,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
5.713931075,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.82,% Clocks,,idq.ms_switches,0.00,5.41,
5.713931075,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
5.713931075,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
5.713931075,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C5,Frontend_Bound,30.88,% Slots,,,0.00,5.23,
5.713931075,S1-C5,Bad_Speculation,15.24,% Slots,,,0.00,5.23,
5.713931075,S1-C5,Backend_Bound,22.87,% Slots,,,0.00,5.23,
5.713931075,S1-C5,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C5,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.713931075,S1-C5,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.22,
5.713931075,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.41,
5.713931075,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.83,<==
5.713931075,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
5.713931075,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C6,Frontend_Bound,33.99,% Slots,,,0.00,5.23,
5.713931075,S1-C6,Bad_Speculation,24.23,% Slots,,,0.00,5.23,
5.713931075,S1-C6,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.22,
5.713931075,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.23,
5.713931075,S1-C6,Bad_Speculation.Branch_Mispredicts,23.90,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.713931075,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.4,
5.713931075,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
5.713931075,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.99,% Core_Clocks,,,0.00,5.23,
5.713931075,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C7,Frontend_Bound,31.39,% Slots,,,0.00,5.21,
5.713931075,S1-C7,Bad_Speculation,20.90,% Slots,,,0.00,5.21,
5.713931075,S1-C7,Backend_Bound,10.03,% Slots,,,0.00,5.21,
5.713931075,S1-C7,Retiring,31.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
5.713931075,S1-C7,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,5.21,
5.713931075,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.74,% Slots,,,0.00,5.21,
5.713931075,S1-C7,Bad_Speculation.Branch_Mispredicts,20.70,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.713931075,S1-C7,Retiring.Microcode_Sequencer,1.11,% Slots,,idq.ms_uops,0.00,5.42,<==
5.713931075,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.4,
5.713931075,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
5.713931075,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.39,
5.713931075,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.20,% Core_Clocks,,,0.00,5.23,
5.713931075,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
5.713931075,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
7.227964114,S0-C0,Backend_Bound,46.85,% Slots,,,0.00,5.3,<==
7.227964114,S0-C0,Retiring,41.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
7.227964114,S0-C0,Backend_Bound.Memory_Bound,24.24,% Slots,,,0.00,5.28,
7.227964114,S0-C0,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.28,
7.227964114,S0-C0,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.14,
7.227964114,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.09,
7.227964114,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.227964114,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S0-C1,Frontend_Bound,35.02,% Slots,,,0.00,5.3,
7.227964114,S0-C1,Backend_Bound,40.14,% Slots,,,0.00,5.3,
7.227964114,S0-C1,Retiring,25.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
7.227964114,S0-C1,Frontend_Bound.Frontend_Latency,58.29,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S0-C1,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.29,
7.227964114,S0-C1,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.29,
7.227964114,S0-C1,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.14,
7.227964114,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.12,
7.227964114,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
7.227964114,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.09,
7.227964114,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
7.227964114,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.60,% Clocks,,,0.00,5.28,
7.227964114,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S0-C2,Frontend_Bound,36.77,% Slots,,,0.00,5.3,
7.227964114,S0-C2,Backend_Bound,40.22,% Slots,,,0.00,5.3,<==
7.227964114,S0-C2,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
7.227964114,S0-C2,Frontend_Bound.Frontend_Latency,28.04,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.29,
7.227964114,S0-C2,Backend_Bound.Memory_Bound,21.02,% Slots,,,0.00,5.29,
7.227964114,S0-C2,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.29,
7.227964114,S0-C2,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.14,
7.227964114,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
7.227964114,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.59,% Clocks,,idq.ms_switches,0.00,5.09,
7.227964114,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.28,
7.227964114,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S0-C3,Frontend_Bound,37.94,% Slots,,,0.00,5.3,
7.227964114,S0-C3,Backend_Bound,38.04,% Slots,,,0.00,5.3,
7.227964114,S0-C3,Retiring,12.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
7.227964114,S0-C3,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.29,
7.227964114,S0-C3,Backend_Bound.Memory_Bound,24.51,% Slots,,,0.00,5.29,
7.227964114,S0-C3,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.29,
7.227964114,S0-C3,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.14,
7.227964114,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.12,
7.227964114,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
7.227964114,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.09,
7.227964114,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.49,% Core_Clocks,,,0.00,5.28,
7.227964114,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
7.227964114,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.45,% Clocks,,,0.00,5.28,
7.227964114,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S0-C4,Frontend_Bound,34.98,% Slots,,,0.00,5.29,
7.227964114,S0-C4,Bad_Speculation,10.24,% Slots,,,0.00,5.29,
7.227964114,S0-C4,Backend_Bound,13.46,% Slots,,,0.00,5.29,
7.227964114,S0-C4,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.29,<==
7.227964114,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.29,
7.227964114,S0-C4,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.13,
7.227964114,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.08,% Core_Clocks,,,0.00,5.28,
7.227964114,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
7.227964114,S0-C5,Frontend_Bound,37.63,% Slots,,,0.00,5.3,
7.227964114,S0-C5,Backend_Bound,38.64,% Slots,,,0.00,5.3,
7.227964114,S0-C5,Retiring,44.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
7.227964114,S0-C5,Frontend_Bound.Frontend_Latency,59.92,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S0-C5,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,5.29,
7.227964114,S0-C5,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.29,
7.227964114,S0-C5,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.14,<==
7.227964114,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
7.227964114,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.1,
7.227964114,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
7.227964114,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.54,% Clocks,,,0.00,5.28,
7.227964114,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
7.227964114,S0-C6,Frontend_Bound,36.40,% Slots,,,0.00,5.3,
7.227964114,S0-C6,Bad_Speculation,12.56,% Slots,,,0.00,5.3,
7.227964114,S0-C6,Backend_Bound,27.91,% Slots,,,0.00,5.3,
7.227964114,S0-C6,Frontend_Bound.Frontend_Latency,45.91,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S0-C6,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.13,
7.227964114,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
7.227964114,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
7.227964114,S0-C7,Frontend_Bound,35.83,% Slots,,,0.00,5.29,
7.227964114,S0-C7,Backend_Bound,40.37,% Slots,,,0.00,5.29,<==
7.227964114,S0-C7,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.227964114,S0-C7,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S0-C7,Backend_Bound.Memory_Bound,21.82,% Slots,,,0.00,5.29,
7.227964114,S0-C7,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.29,
7.227964114,S0-C7,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.15,
7.227964114,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.1,
7.227964114,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
7.227964114,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.72,% Clocks,,,0.00,5.28,
7.227964114,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S1-C0,Frontend_Bound,40.90,% Slots,,,0.00,5.29,
7.227964114,S1-C0,Backend_Bound,31.10,% Slots,,,0.00,5.29,
7.227964114,S1-C0,Frontend_Bound.Frontend_Latency,28.28,% Slots,,rs_events.empty_end,0.00,5.28,
7.227964114,S1-C0,Frontend_Bound.Frontend_Bandwidth,47.10,% Slots,,,0.00,5.28,
7.227964114,S1-C0,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.28,
7.227964114,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.97,% Clocks,,,0.00,5.13,
7.227964114,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.28,<==
7.227964114,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.88,% Core_Clocks,,,0.00,5.28,
7.227964114,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S1-C1,Frontend_Bound,35.02,% Slots,,,0.00,5.29,
7.227964114,S1-C1,Backend_Bound,40.73,% Slots,,,0.00,5.29,
7.227964114,S1-C1,Retiring,24.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.227964114,S1-C1,Frontend_Bound.Frontend_Latency,33.07,% Slots,,rs_events.empty_end,0.00,5.28,
7.227964114,S1-C1,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.28,
7.227964114,S1-C1,Backend_Bound.Core_Bound,26.74,% Slots,,,0.00,5.28,<==
7.227964114,S1-C1,Retiring.Microcode_Sequencer,2.53,% Slots,,idq.ms_uops,0.00,5.15,
7.227964114,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.13,
7.227964114,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.1,
7.227964114,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,21.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
7.227964114,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
7.227964114,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S1-C2,Frontend_Bound,34.54,% Slots,,,0.00,5.29,
7.227964114,S1-C2,Backend_Bound,43.44,% Slots,,,0.00,5.29,
7.227964114,S1-C2,Retiring,7.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
7.227964114,S1-C2,Frontend_Bound.Frontend_Latency,35.07,% Slots,,rs_events.empty_end,0.00,5.28,
7.227964114,S1-C2,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.28,
7.227964114,S1-C2,Backend_Bound.Core_Bound,28.42,% Slots,,,0.00,5.28,<==
7.227964114,S1-C2,Retiring.Microcode_Sequencer,3.68,% Slots,,idq.ms_uops,0.00,5.15,
7.227964114,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.14,
7.227964114,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
7.227964114,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.11,
7.227964114,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
7.227964114,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
7.227964114,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S1-C3,Frontend_Bound,36.19,% Slots,,,0.00,5.29,
7.227964114,S1-C3,Bad_Speculation,37.81,% Slots,,,0.00,5.29,
7.227964114,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.52,% Slots,,,0.00,5.28,
7.227964114,S1-C3,Bad_Speculation.Branch_Mispredicts,34.65,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
7.227964114,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.27,% Core_Clocks,,,0.00,5.28,
7.227964114,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S1-C4,Frontend_Bound,40.36,% Slots,,,0.00,5.29,
7.227964114,S1-C4,Backend_Bound,35.64,% Slots,,,0.00,5.29,
7.227964114,S1-C4,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
7.227964114,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.29,
7.227964114,S1-C4,Backend_Bound.Core_Bound,47.06,% Slots,,,0.00,5.28,
7.227964114,S1-C4,Retiring.Microcode_Sequencer,12.16,% Slots,,idq.ms_uops,0.00,5.16,
7.227964114,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.14,
7.227964114,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.09,% Clocks,,idq.ms_switches,0.00,5.11,
7.227964114,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.74,% Core_Clocks,,,0.00,5.28,
7.227964114,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.67,% Core_Clocks,,,0.00,5.28,
7.227964114,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
7.227964114,S1-C5,Frontend_Bound,32.01,% Slots,,,0.00,5.29,
7.227964114,S1-C5,Backend_Bound,45.61,% Slots,,,0.00,5.29,
7.227964114,S1-C5,Retiring,55.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
7.227964114,S1-C5,Frontend_Bound.Frontend_Latency,30.03,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S1-C5,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.28,
7.227964114,S1-C5,Backend_Bound.Core_Bound,32.39,% Slots,,,0.00,5.28,
7.227964114,S1-C5,Retiring.Microcode_Sequencer,4.52,% Slots,,idq.ms_uops,0.00,5.17,<==
7.227964114,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.02,
7.227964114,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
7.227964114,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.90,% Clocks,,idq.ms_switches,0.00,5.02,
7.227964114,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,42.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
7.227964114,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
7.227964114,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.70,% Clocks,,,0.00,5.29,
7.227964114,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C6,Backend_Bound,73.42,% Slots,,,0.00,5.29,
7.227964114,S1-C6,Retiring,27.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
7.227964114,S1-C6,Backend_Bound.Memory_Bound,47.25,% Slots,,,0.00,5.28,
7.227964114,S1-C6,Backend_Bound.Core_Bound,26.17,% Slots,,,0.00,5.28,
7.227964114,S1-C6,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.13,
7.227964114,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.02,
7.227964114,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,<==
7.227964114,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.87,% Clocks,,,0.00,5.28,
7.227964114,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C7,Frontend_Bound,34.26,% Slots,,,0.00,5.29,
7.227964114,S1-C7,Backend_Bound,42.18,% Slots,,,0.00,5.29,<==
7.227964114,S1-C7,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
7.227964114,S1-C7,Frontend_Bound.Frontend_Latency,33.72,% Slots,,rs_events.empty_end,0.00,5.29,
7.227964114,S1-C7,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.28,
7.227964114,S1-C7,Backend_Bound.Core_Bound,22.36,% Slots,,,0.00,5.28,
7.227964114,S1-C7,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.13,
7.227964114,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.02,
7.227964114,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
7.227964114,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.02,
7.227964114,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
7.227964114,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
7.227964114,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
7.227964114,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
7.227964114,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
7.227964114,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
8.7322226,S0-C0,Backend_Bound,51.65,% Slots,,,0.00,5.04,
8.7322226,S0-C0,Retiring,23.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
8.7322226,S0-C0,Backend_Bound.Memory_Bound,67.16,% Slots,,,0.00,5.04,
8.7322226,S0-C0,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.05,
8.7322226,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.94,% Clocks,,idq.ms_switches,0.00,5.13,
8.7322226,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
8.7322226,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,25.63,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.32,<==
8.7322226,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C1,Frontend_Bound,33.86,% Slots,,,0.00,5.04,
8.7322226,S0-C1,Backend_Bound,40.56,% Slots,,,0.00,5.04,<==
8.7322226,S0-C1,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
8.7322226,S0-C1,Frontend_Bound.Frontend_Latency,30.12,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C1,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.04,
8.7322226,S0-C1,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.04,
8.7322226,S0-C1,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.05,
8.7322226,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.13,
8.7322226,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.96,% Clocks,,idq.ms_switches,0.00,5.13,
8.7322226,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
8.7322226,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,97.91,% Clocks,,,0.00,5.32,
8.7322226,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C2,Frontend_Bound,33.70,% Slots,,,0.00,5.04,
8.7322226,S0-C2,Backend_Bound,41.30,% Slots,,,0.00,5.04,
8.7322226,S0-C2,Retiring,51.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
8.7322226,S0-C2,Frontend_Bound.Frontend_Latency,30.80,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C2,Backend_Bound.Memory_Bound,22.61,% Slots,,,0.00,5.04,
8.7322226,S0-C2,Backend_Bound.Core_Bound,18.69,% Slots,,,0.00,5.04,
8.7322226,S0-C2,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.05,<==
8.7322226,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.13,
8.7322226,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.13,
8.7322226,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.65,% Clocks,,,0.00,5.32,
8.7322226,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C3,Frontend_Bound,37.68,% Slots,,,0.00,5.04,
8.7322226,S0-C3,Backend_Bound,38.74,% Slots,,,0.00,5.04,<==
8.7322226,S0-C3,Retiring,29.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
8.7322226,S0-C3,Frontend_Bound.Frontend_Latency,32.58,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.04,
8.7322226,S0-C3,Backend_Bound.Memory_Bound,20.97,% Slots,,,0.00,5.04,
8.7322226,S0-C3,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.04,
8.7322226,S0-C3,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.05,
8.7322226,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.12,
8.7322226,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.12,
8.7322226,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.37,% Core_Clocks,,,0.00,5.32,
8.7322226,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
8.7322226,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,23.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
8.7322226,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.01,% Clocks,,,0.00,5.32,
8.7322226,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C4,Frontend_Bound,35.02,% Slots,,,0.00,5.04,<==
8.7322226,S0-C4,Bad_Speculation,10.48,% Slots,,,0.00,5.04,
8.7322226,S0-C4,Backend_Bound,13.66,% Slots,,,0.00,5.04,
8.7322226,S0-C4,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.20,% Slots,,,0.00,5.04,
8.7322226,S0-C4,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.04,
8.7322226,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.12,
8.7322226,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.69,% Core_Clocks,,,0.00,5.32,
8.7322226,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C5,Frontend_Bound,36.35,% Slots,,,0.00,5.04,
8.7322226,S0-C5,Backend_Bound,39.82,% Slots,,,0.00,5.04,<==
8.7322226,S0-C5,Retiring,27.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
8.7322226,S0-C5,Frontend_Bound.Frontend_Latency,57.61,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C5,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.04,
8.7322226,S0-C5,Backend_Bound.Core_Bound,18.87,% Slots,,,0.00,5.04,
8.7322226,S0-C5,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.05,
8.7322226,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,35.07,% Clocks,,idq.ms_switches,0.00,5.12,
8.7322226,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
8.7322226,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
8.7322226,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C6,Frontend_Bound,34.05,% Slots,,,0.00,5.04,
8.7322226,S0-C6,Backend_Bound,40.55,% Slots,,,0.00,5.04,
8.7322226,S0-C6,Retiring,20.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
8.7322226,S0-C6,Frontend_Bound.Frontend_Latency,35.64,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C6,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.04,
8.7322226,S0-C6,Backend_Bound.Core_Bound,24.31,% Slots,,,0.00,5.04,
8.7322226,S0-C6,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.05,
8.7322226,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.12,
8.7322226,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.25,% Clocks,,idq.ms_switches,0.00,5.12,
8.7322226,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
8.7322226,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.50,% Clocks,,,0.00,5.32,<==
8.7322226,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C7,Frontend_Bound,37.13,% Slots,,,0.00,5.04,
8.7322226,S0-C7,Backend_Bound,38.65,% Slots,,,0.00,5.04,
8.7322226,S0-C7,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
8.7322226,S0-C7,Frontend_Bound.Frontend_Latency,41.19,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.04,
8.7322226,S0-C7,Backend_Bound.Memory_Bound,30.48,% Slots,,,0.00,5.04,
8.7322226,S0-C7,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.05,
8.7322226,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.12,
8.7322226,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
8.7322226,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.81,% Clocks,,idq.ms_switches,0.00,5.12,
8.7322226,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.07,% Core_Clocks,,,0.00,5.31,
8.7322226,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
8.7322226,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C0,Frontend_Bound,34.30,% Slots,,,0.00,5.04,
8.7322226,S1-C0,Backend_Bound,41.84,% Slots,,,0.00,5.04,
8.7322226,S1-C0,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
8.7322226,S1-C0,Frontend_Bound.Frontend_Latency,39.91,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C0,Backend_Bound.Memory_Bound,34.06,% Slots,,,0.00,5.04,
8.7322226,S1-C0,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.12,
8.7322226,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.99,% Clocks,,idq.ms_switches,0.00,5.12,
8.7322226,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
8.7322226,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C1,Frontend_Bound,35.75,% Slots,,,0.00,5.04,
8.7322226,S1-C1,Backend_Bound,40.53,% Slots,,,0.00,5.04,
8.7322226,S1-C1,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
8.7322226,S1-C1,Frontend_Bound.Frontend_Latency,34.39,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C1,Backend_Bound.Memory_Bound,28.18,% Slots,,,0.00,5.04,
8.7322226,S1-C1,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.04,
8.7322226,S1-C1,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.11,
8.7322226,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.11,
8.7322226,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
8.7322226,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.52,% Clocks,,,0.00,5.32,
8.7322226,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C2,Frontend_Bound,32.67,% Slots,,,0.00,5.04,
8.7322226,S1-C2,Backend_Bound,45.10,% Slots,,,0.00,5.04,
8.7322226,S1-C2,Retiring,15.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
8.7322226,S1-C2,Frontend_Bound.Frontend_Latency,42.25,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C2,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.04,
8.7322226,S1-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.04,
8.7322226,S1-C2,Retiring.Microcode_Sequencer,13.04,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.12,
8.7322226,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.12,
8.7322226,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
8.7322226,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.00,% Clocks,,,0.00,5.31,
8.7322226,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C3,Frontend_Bound,32.98,% Slots,,,0.00,5.04,
8.7322226,S1-C3,Backend_Bound,42.87,% Slots,,,0.00,5.04,
8.7322226,S1-C3,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
8.7322226,S1-C3,Frontend_Bound.Frontend_Latency,29.57,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C3,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.04,
8.7322226,S1-C3,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.04,
8.7322226,S1-C3,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.11,
8.7322226,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.35,% Clocks,,idq.ms_switches,0.00,5.11,
8.7322226,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
8.7322226,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.21,% Clocks,,,0.00,5.32,
8.7322226,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C4,Frontend_Bound,32.37,% Slots,,,0.00,5.04,
8.7322226,S1-C4,Backend_Bound,44.29,% Slots,,,0.00,5.04,
8.7322226,S1-C4,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
8.7322226,S1-C4,Frontend_Bound.Frontend_Latency,33.35,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C4,Backend_Bound.Memory_Bound,25.99,% Slots,,,0.00,5.04,
8.7322226,S1-C4,Backend_Bound.Core_Bound,18.30,% Slots,,,0.00,5.04,
8.7322226,S1-C4,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.11,
8.7322226,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.06,% Clocks,,idq.ms_switches,0.00,5.11,
8.7322226,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
8.7322226,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C5,Frontend_Bound,31.03,% Slots,,,0.00,5.04,
8.7322226,S1-C5,Backend_Bound,46.07,% Slots,,,0.00,5.04,
8.7322226,S1-C5,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
8.7322226,S1-C5,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C5,Backend_Bound.Memory_Bound,29.65,% Slots,,,0.00,5.04,
8.7322226,S1-C5,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.04,
8.7322226,S1-C5,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.32,
8.7322226,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.1,
8.7322226,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.08,% Clocks,,idq.ms_switches,0.00,5.32,
8.7322226,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
8.7322226,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C6,Frontend_Bound,31.61,% Slots,,,0.00,5.04,
8.7322226,S1-C6,Backend_Bound,45.55,% Slots,,,0.00,5.04,
8.7322226,S1-C6,Retiring,15.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
8.7322226,S1-C6,Frontend_Bound.Frontend_Latency,29.26,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C6,Backend_Bound.Memory_Bound,28.11,% Slots,,,0.00,5.04,
8.7322226,S1-C6,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.04,
8.7322226,S1-C6,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.31,
8.7322226,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.31,
8.7322226,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
8.7322226,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C7,Frontend_Bound,33.67,% Slots,,,0.00,5.04,
8.7322226,S1-C7,Backend_Bound,42.82,% Slots,,,0.00,5.04,
8.7322226,S1-C7,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
8.7322226,S1-C7,Frontend_Bound.Frontend_Latency,30.61,% Slots,,rs_events.empty_end,0.00,5.04,
8.7322226,S1-C7,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.04,<==
8.7322226,S1-C7,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.04,
8.7322226,S1-C7,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.04,
8.7322226,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.32,
8.7322226,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
8.7322226,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.32,
8.7322226,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
8.7322226,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
8.7322226,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.60,% Clocks,,,0.00,5.32,
8.7322226,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
8.7322226,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
11.848845657,S0-C0,Frontend_Bound,35.91,% Slots,,,0.00,5.26,
11.848845657,S0-C0,Backend_Bound,28.81,% Slots,,,0.00,5.26,
11.848845657,S0-C0,Frontend_Bound.Frontend_Latency,49.16,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S0-C0,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.26,
11.848845657,S0-C0,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.26,
11.848845657,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.26,
11.848845657,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
11.848845657,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.848845657,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C1,Backend_Bound,51.75,% Slots,,,0.00,5.26,
11.848845657,S0-C1,Retiring,26.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S0-C1,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.26,
11.848845657,S0-C1,Backend_Bound.Core_Bound,29.29,% Slots,,,0.00,5.26,
11.848845657,S0-C1,Retiring.Microcode_Sequencer,11.26,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.72,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.79,% Clocks,,,0.00,5.26,<==
11.848845657,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C2,Frontend_Bound,37.02,% Slots,,,0.00,5.26,
11.848845657,S0-C2,Backend_Bound,37.48,% Slots,,,0.00,5.26,
11.848845657,S0-C2,Retiring,18.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S0-C2,Frontend_Bound.Frontend_Latency,39.67,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S0-C2,Backend_Bound.Memory_Bound,30.88,% Slots,,,0.00,5.26,<==
11.848845657,S0-C2,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.89,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.848845657,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C3,Frontend_Bound,38.31,% Slots,,,0.00,5.26,
11.848845657,S0-C3,Bad_Speculation,10.34,% Slots,,,0.00,5.26,
11.848845657,S0-C3,Backend_Bound,31.58,% Slots,,,0.00,5.26,
11.848845657,S0-C3,Retiring,14.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S0-C3,Frontend_Bound.Frontend_Latency,45.08,% Slots,,rs_events.empty_end,0.00,5.26,<==
11.848845657,S0-C3,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C3,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.26,
11.848845657,S0-C3,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.26,
11.848845657,S0-C3,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.26,
11.848845657,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.13,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.848845657,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C4,Frontend_Bound,35.21,% Slots,,,0.00,5.26,<==
11.848845657,S0-C4,Bad_Speculation,10.54,% Slots,,,0.00,5.26,
11.848845657,S0-C4,Backend_Bound,14.13,% Slots,,,0.00,5.26,
11.848845657,S0-C4,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.81,% Slots,,,0.00,5.26,
11.848845657,S0-C4,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.26,
11.848845657,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.92,% Core_Clocks,,,0.00,5.26,
11.848845657,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C5,Frontend_Bound,33.08,% Slots,,,0.00,5.26,
11.848845657,S0-C5,Backend_Bound,37.60,% Slots,,,0.00,5.26,
11.848845657,S0-C5,Retiring,36.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S0-C5,Frontend_Bound.Frontend_Latency,28.16,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S0-C5,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.26,
11.848845657,S0-C5,Backend_Bound.Core_Bound,23.72,% Slots,,,0.00,5.26,<==
11.848845657,S0-C5,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.26,
11.848845657,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.848845657,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C6,Frontend_Bound,38.76,% Slots,,,0.00,5.26,
11.848845657,S0-C6,Backend_Bound,36.44,% Slots,,,0.00,5.26,
11.848845657,S0-C6,Retiring,45.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S0-C6,Frontend_Bound.Frontend_Latency,85.40,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S0-C6,Backend_Bound.Memory_Bound,21.57,% Slots,,,0.00,5.26,
11.848845657,S0-C6,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.26,
11.848845657,S0-C6,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.26,<==
11.848845657,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.26,
11.848845657,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.848845657,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C7,Frontend_Bound,34.03,% Slots,,,0.00,5.26,
11.848845657,S0-C7,Backend_Bound,30.68,% Slots,,,0.00,5.26,
11.848845657,S0-C7,Frontend_Bound.Frontend_Latency,30.00,% Slots,,rs_events.empty_end,0.00,5.26,<==
11.848845657,S0-C7,Backend_Bound.Memory_Bound,69.50,% Slots,,,0.00,5.26,
11.848845657,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.26,
11.848845657,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
11.848845657,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C0,Frontend_Bound,31.97,% Slots,,,0.00,5.26,
11.848845657,S1-C0,Backend_Bound,28.88,% Slots,,,0.00,5.26,
11.848845657,S1-C0,Retiring,33.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S1-C0,Frontend_Bound.Frontend_Latency,15.54,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S1-C0,Backend_Bound.Memory_Bound,26.69,% Slots,,,0.00,5.26,
11.848845657,S1-C0,Retiring.Microcode_Sequencer,4.04,% Slots,,idq.ms_uops,0.00,5.26,<==
11.848845657,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C1,Frontend_Bound,38.88,% Slots,,,0.00,5.26,
11.848845657,S1-C1,Bad_Speculation,11.85,% Slots,,,0.00,5.26,
11.848845657,S1-C1,Backend_Bound,28.80,% Slots,,,0.00,5.26,
11.848845657,S1-C1,Retiring,28.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.26,
11.848845657,S1-C1,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S1-C1,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.26,
11.848845657,S1-C1,Backend_Bound.Core_Bound,18.21,% Slots,,,0.00,5.26,
11.848845657,S1-C1,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.57,% Core_Clocks,,,0.00,5.26,<==
11.848845657,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
11.848845657,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.10,% Clocks,,,0.00,5.26,
11.848845657,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C2,Backend_Bound,48.93,% Slots,,,0.00,5.26,
11.848845657,S1-C2,Backend_Bound.Memory_Bound,19.96,% Slots,,,0.00,5.26,
11.848845657,S1-C2,Backend_Bound.Core_Bound,28.97,% Slots,,,0.00,5.26,
11.848845657,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.39,% Clocks,,,0.00,5.26,<==
11.848845657,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C3,Frontend_Bound,41.11,% Slots,,,0.00,5.26,
11.848845657,S1-C3,Bad_Speculation,11.21,% Slots,,,0.00,5.26,
11.848845657,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.79,% Slots,,,0.00,5.26,
11.848845657,S1-C3,Bad_Speculation.Branch_Mispredicts,10.87,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.33,% Core_Clocks,,,0.00,5.26,<==
11.848845657,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C4,Backend_Bound,60.34,% Slots,,,0.00,5.26,
11.848845657,S1-C4,Retiring,20.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S1-C4,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.26,
11.848845657,S1-C4,Backend_Bound.Core_Bound,44.88,% Slots,,,0.00,5.26,
11.848845657,S1-C4,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
11.848845657,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.848845657,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.54,% Clocks,,,0.00,5.26,<==
11.848845657,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C5,Frontend_Bound,38.84,% Slots,,,0.00,5.26,
11.848845657,S1-C5,Bad_Speculation,12.77,% Slots,,,0.00,5.26,
11.848845657,S1-C5,Backend_Bound,17.21,% Slots,,,0.00,5.26,
11.848845657,S1-C5,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.26,
11.848845657,S1-C5,Bad_Speculation.Branch_Mispredicts,12.57,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.26,
11.848845657,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,<==
11.848845657,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.42,% Core_Clocks,,,0.00,5.26,
11.848845657,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.08,% Core_Clocks,,,0.00,5.26,
11.848845657,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C6,Frontend_Bound,40.78,% Slots,,,0.00,5.26,
11.848845657,S1-C6,Bad_Speculation,11.84,% Slots,,,0.00,5.26,
11.848845657,S1-C6,Backend_Bound,24.96,% Slots,,,0.00,5.26,
11.848845657,S1-C6,Retiring,22.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S1-C6,Frontend_Bound.Frontend_Latency,20.81,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.26,
11.848845657,S1-C6,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S1-C6,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.26,
11.848845657,S1-C6,Retiring.Microcode_Sequencer,4.65,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.26,
11.848845657,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
11.848845657,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.64,% Core_Clocks,,,0.00,5.26,
11.848845657,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.19,% Clocks,,,0.00,5.26,
11.848845657,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C7,Frontend_Bound,33.82,% Slots,,,0.00,5.26,
11.848845657,S1-C7,Bad_Speculation,23.40,% Slots,,,0.00,5.26,
11.848845657,S1-C7,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
11.848845657,S1-C7,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.26,
11.848845657,S1-C7,Bad_Speculation.Branch_Mispredicts,22.88,% Slots,,br_misp_retired.all_branches,0.00,5.26,
11.848845657,S1-C7,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.26,
11.848845657,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.26,
11.848845657,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
11.848845657,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.60,% Clocks,,idq.ms_switches,0.00,5.26,
11.848845657,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
11.848845657,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
13.352363175,S0-C0,Frontend_Bound,38.17,% Slots,,,0.00,5.32,<==
13.352363175,S0-C0,Bad_Speculation,16.88,% Slots,,,0.00,5.32,
13.352363175,S0-C0,Backend_Bound,16.35,% Slots,,,0.00,5.32,
13.352363175,S0-C0,Bad_Speculation.Branch_Mispredicts,16.69,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C0,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.31,
13.352363175,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.36,% Clocks,,,0.00,5.05,
13.352363175,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C1,Frontend_Bound,28.17,% Slots,,,0.00,5.32,
13.352363175,S0-C1,Bad_Speculation,20.86,% Slots,,,0.00,5.32,
13.352363175,S0-C1,Backend_Bound,17.93,% Slots,,,0.00,5.32,
13.352363175,S0-C1,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.27,
13.352363175,S0-C1,Bad_Speculation.Branch_Mispredicts,20.65,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C1,Backend_Bound.Memory_Bound,11.33,% Slots,,,0.00,5.23,
13.352363175,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.32,
13.352363175,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
13.352363175,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C2,Frontend_Bound,22.66,% Slots,,,0.00,5.32,<==
13.352363175,S0-C2,Bad_Speculation,21.44,% Slots,,,0.00,5.32,
13.352363175,S0-C2,Backend_Bound,20.72,% Slots,,,0.00,5.32,
13.352363175,S0-C2,Bad_Speculation.Branch_Mispredicts,21.19,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C2,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.23,
13.352363175,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C3,Frontend_Bound,32.52,% Slots,,,0.00,5.32,
13.352363175,S0-C3,Bad_Speculation,12.71,% Slots,,,0.00,5.32,
13.352363175,S0-C3,Backend_Bound,23.79,% Slots,,,0.00,5.32,
13.352363175,S0-C3,Frontend_Bound.Frontend_Latency,25.87,% Slots,,rs_events.empty_end,0.00,5.28,
13.352363175,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.06,
13.352363175,S0-C3,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C3,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.24,
13.352363175,S0-C3,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.24,
13.352363175,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.32,
13.352363175,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
13.352363175,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.86,% Core_Clocks,,,0.00,5.31,
13.352363175,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.58,% Core_Clocks,,,0.00,5.11,
13.352363175,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
13.352363175,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.44,% Clocks,,,0.00,5.06,
13.352363175,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
13.352363175,S0-C4,Frontend_Bound,33.89,% Slots,,,0.00,5.32,<==
13.352363175,S0-C4,Backend_Bound,14.85,% Slots,,,0.00,5.32,
13.352363175,S0-C4,Frontend_Bound.Frontend_Latency,18.11,% Slots,,rs_events.empty_end,0.00,5.28,
13.352363175,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.06,
13.352363175,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.32,
13.352363175,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.11,% Core_Clocks,,,0.00,5.31,
13.352363175,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C5,Frontend_Bound,34.40,% Slots,,,0.00,5.32,
13.352363175,S0-C5,Bad_Speculation,14.25,% Slots,,,0.00,5.32,
13.352363175,S0-C5,Backend_Bound,25.06,% Slots,,,0.00,5.32,
13.352363175,S0-C5,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.28,
13.352363175,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.06,
13.352363175,S0-C5,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C5,Backend_Bound.Memory_Bound,17.05,% Slots,,,0.00,5.24,
13.352363175,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.32,
13.352363175,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
13.352363175,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.99,% Core_Clocks,,,0.00,5.31,
13.352363175,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.50,% Core_Clocks,,,0.00,5.11,
13.352363175,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
13.352363175,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
13.352363175,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
13.352363175,S0-C6,Frontend_Bound,33.75,% Slots,,,0.00,5.32,
13.352363175,S0-C6,Bad_Speculation,14.73,% Slots,,,0.00,5.32,
13.352363175,S0-C6,Backend_Bound,17.25,% Slots,,,0.00,5.32,
13.352363175,S0-C6,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.28,
13.352363175,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.67,% Slots,,,0.00,5.06,
13.352363175,S0-C6,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.54,% Clocks,,,0.00,5.32,
13.352363175,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
13.352363175,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.22,% Core_Clocks,,,0.00,5.32,
13.352363175,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.68,% Core_Clocks,,,0.00,5.12,
13.352363175,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C7,Frontend_Bound,27.71,% Slots,,,0.00,5.32,
13.352363175,S0-C7,Bad_Speculation,18.57,% Slots,,,0.00,5.32,
13.352363175,S0-C7,Backend_Bound,20.63,% Slots,,,0.00,5.32,
13.352363175,S0-C7,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.28,
13.352363175,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.62,% Slots,,,0.00,5.06,
13.352363175,S0-C7,Bad_Speculation.Branch_Mispredicts,18.32,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S0-C7,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.24,
13.352363175,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.32,
13.352363175,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
13.352363175,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.91,% Core_Clocks,,,0.00,5.31,
13.352363175,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.63,% Core_Clocks,,,0.00,5.12,
13.352363175,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C0,Frontend_Bound,34.37,% Slots,,,0.00,5.32,
13.352363175,S1-C0,Bad_Speculation,12.70,% Slots,,,0.00,5.32,
13.352363175,S1-C0,Backend_Bound,20.73,% Slots,,,0.00,5.32,
13.352363175,S1-C0,Frontend_Bound.Frontend_Latency,30.63,% Slots,,rs_events.empty_end,0.00,5.29,
13.352363175,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.63,% Slots,,,0.00,5.06,
13.352363175,S1-C0,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S1-C0,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.25,
13.352363175,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.32,
13.352363175,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
13.352363175,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.85,% Core_Clocks,,,0.00,5.31,
13.352363175,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.83,% Core_Clocks,,,0.00,5.13,
13.352363175,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C1,Frontend_Bound,21.95,% Slots,,,0.00,5.32,
13.352363175,S1-C1,Bad_Speculation,16.22,% Slots,,,0.00,5.32,
13.352363175,S1-C1,Backend_Bound,27.62,% Slots,,,0.00,5.32,
13.352363175,S1-C1,Retiring,44.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
13.352363175,S1-C1,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,0.00,5.29,
13.352363175,S1-C1,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S1-C1,Retiring.Microcode_Sequencer,3.01,% Slots,,idq.ms_uops,0.00,5.32,<==
13.352363175,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.18,% Clocks,,,0.00,5.32,
13.352363175,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.34,% Clocks,,idq.ms_switches,0.00,5.32,
13.352363175,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
13.352363175,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C2,Frontend_Bound,23.87,% Slots,,,0.00,5.06,
13.352363175,S1-C2,Backend_Bound,39.19,% Slots,,,0.00,5.06,
13.352363175,S1-C2,Retiring,24.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
13.352363175,S1-C2,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.06,
13.352363175,S1-C2,Backend_Bound.Memory_Bound,27.78,% Slots,,,0.00,5.06,
13.352363175,S1-C2,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.06,
13.352363175,S1-C2,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.32,
13.352363175,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.85,% Clocks,,idq.ms_switches,0.00,5.32,
13.352363175,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
13.352363175,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C3,Frontend_Bound,20.27,% Slots,,,0.00,5.06,
13.352363175,S1-C3,Bad_Speculation,15.61,% Slots,,,0.00,5.06,
13.352363175,S1-C3,Backend_Bound,38.89,% Slots,,,0.00,5.06,
13.352363175,S1-C3,Retiring,25.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
13.352363175,S1-C3,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.06,
13.352363175,S1-C3,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.06,
13.352363175,S1-C3,Backend_Bound.Memory_Bound,101.33,% Slots,,,0.00,5.06,<==
13.352363175,S1-C3,Retiring.Microcode_Sequencer,2.49,% Slots,,idq.ms_uops,0.00,5.32,
13.352363175,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.32,
13.352363175,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
13.352363175,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.32,
13.352363175,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
13.352363175,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
13.352363175,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C4,Frontend_Bound,21.78,% Slots,,,0.00,5.06,
13.352363175,S1-C4,Bad_Speculation,14.12,% Slots,,,0.00,5.06,
13.352363175,S1-C4,Backend_Bound,39.03,% Slots,,,0.00,5.06,<==
13.352363175,S1-C4,Frontend_Bound.Frontend_Latency,24.45,% Slots,,rs_events.empty_end,0.00,5.06,
13.352363175,S1-C4,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.06,
13.352363175,S1-C4,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.06,
13.352363175,S1-C4,Backend_Bound.Core_Bound,21.81,% Slots,,,0.00,5.06,
13.352363175,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.32,
13.352363175,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C5,Bad_Speculation,16.61,% Slots,,,0.00,5.06,
13.352363175,S1-C5,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,5.06,
13.352363175,S1-C5,Backend_Bound,24.68,% Slots,,,0.00,5.06,
13.352363175,S1-C5,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.06,<==
13.352363175,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C6,Frontend_Bound,27.79,% Slots,,,0.00,5.05,<==
13.352363175,S1-C6,Bad_Speculation,16.86,% Slots,,,0.00,5.05,
13.352363175,S1-C6,Backend_Bound,27.69,% Slots,,,0.00,5.05,
13.352363175,S1-C6,Frontend_Bound.Frontend_Latency,15.90,% Slots,,rs_events.empty_end,0.00,5.05,
13.352363175,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.05,
13.352363175,S1-C6,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.05,
13.352363175,S1-C6,Backend_Bound.Memory_Bound,50.76,% Slots,,,0.00,5.05,
13.352363175,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.32,
13.352363175,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
13.352363175,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.52,% Core_Clocks,,,0.00,5.31,
13.352363175,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
13.352363175,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C7,Frontend_Bound,30.65,% Slots,,,0.00,5.17,
13.352363175,S1-C7,Backend_Bound,38.24,% Slots,,,0.00,5.17,
13.352363175,S1-C7,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.05,
13.352363175,S1-C7,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.05,
13.352363175,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
13.352363175,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
13.352363175,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.40,% Clocks,,,0.00,5.05,
13.352363175,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
13.352363175,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
13.352363175,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
13.352363175,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
14.865159868,S0-C0,Backend_Bound,52.60,% Slots,,,0.00,5.29,
14.865159868,S0-C0,Backend_Bound.Memory_Bound,31.18,% Slots,,,0.00,5.03,<==
14.865159868,S0-C0,Backend_Bound.Core_Bound,21.41,% Slots,,,0.00,5.03,
14.865159868,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
14.865159868,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.28,% Clocks,,,0.00,5.29,
14.865159868,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C1,Frontend_Bound,26.91,% Slots,,,0.00,5.29,
14.865159868,S0-C1,Backend_Bound,44.72,% Slots,,,0.00,5.29,
14.865159868,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.29,
14.865159868,S0-C1,Backend_Bound.Memory_Bound,40.69,% Slots,,,0.00,5.03,
14.865159868,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.61,% Core_Clocks,,,0.00,5.29,
14.865159868,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.91,% Core_Clocks,,,0.00,5.18,
14.865159868,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.53,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
14.865159868,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C2,Frontend_Bound,22.21,% Slots,,,0.00,5.29,
14.865159868,S0-C2,Backend_Bound,52.47,% Slots,,,0.00,5.29,
14.865159868,S0-C2,Retiring,22.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.865159868,S0-C2,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.05,
14.865159868,S0-C2,Backend_Bound.Memory_Bound,47.83,% Slots,,,0.00,5.03,
14.865159868,S0-C2,Retiring.Microcode_Sequencer,4.33,% Slots,,idq.ms_uops,0.00,5.29,
14.865159868,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.29,
14.865159868,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
14.865159868,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
14.865159868,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C3,Backend_Bound,58.89,% Slots,,,0.00,5.29,
14.865159868,S0-C3,Backend_Bound.Memory_Bound,54.08,% Slots,,,0.00,5.03,
14.865159868,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
14.865159868,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
14.865159868,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C4,Frontend_Bound,25.61,% Slots,,,0.00,5.29,
14.865159868,S0-C4,Backend_Bound,32.56,% Slots,,,0.00,5.29,<==
14.865159868,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.29,
14.865159868,S0-C4,Backend_Bound.Memory_Bound,18.63,% Slots,,,0.00,5.03,
14.865159868,S0-C4,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.03,
14.865159868,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.41,% Core_Clocks,,,0.00,5.3,
14.865159868,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C5,Backend_Bound,47.45,% Slots,,,0.00,5.29,
14.865159868,S0-C5,Backend_Bound.Memory_Bound,45.83,% Slots,,,0.00,5.03,<==
14.865159868,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C6,Backend_Bound,58.70,% Slots,,,0.00,5.29,
14.865159868,S0-C6,Backend_Bound.Memory_Bound,44.81,% Slots,,,0.00,5.03,<==
14.865159868,S0-C6,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.03,
14.865159868,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
14.865159868,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.865159868,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
14.865159868,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.93,% Clocks,,,0.00,5.29,
14.865159868,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C7,Frontend_Bound,25.12,% Slots,,,0.00,5.3,
14.865159868,S0-C7,Backend_Bound,45.12,% Slots,,,0.00,5.3,
14.865159868,S0-C7,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.865159868,S0-C7,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S0-C7,Backend_Bound.Memory_Bound,41.02,% Slots,,,0.00,5.03,
14.865159868,S0-C7,Retiring.Microcode_Sequencer,3.28,% Slots,,idq.ms_uops,0.00,5.29,
14.865159868,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.24,% Clocks,,idq.ms_switches,0.00,5.29,
14.865159868,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
14.865159868,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.865159868,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C0,Frontend_Bound,23.94,% Slots,,,0.00,5.29,
14.865159868,S1-C0,Bad_Speculation,13.03,% Slots,,,0.00,5.29,
14.865159868,S1-C0,Backend_Bound,29.90,% Slots,,,0.00,5.29,
14.865159868,S1-C0,Retiring,36.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.865159868,S1-C0,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C0,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.18,
14.865159868,S1-C0,Backend_Bound.Memory_Bound,19.06,% Slots,,,0.00,5.03,
14.865159868,S1-C0,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.03,
14.865159868,S1-C0,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.29,<==
14.865159868,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.01,% Clocks,,idq.ms_switches,0.00,5.29,
14.865159868,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.28,% Clocks,,,0.00,5.29,
14.865159868,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C1,Frontend_Bound,21.16,% Slots,,,0.00,5.29,
14.865159868,S1-C1,Bad_Speculation,11.54,% Slots,,,0.00,5.29,
14.865159868,S1-C1,Backend_Bound,40.93,% Slots,,,0.00,5.29,
14.865159868,S1-C1,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C1,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.19,
14.865159868,S1-C1,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.03,
14.865159868,S1-C1,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.03,
14.865159868,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.29,
14.865159868,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
14.865159868,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.44,% Clocks,,,0.00,5.29,
14.865159868,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C2,Frontend_Bound,21.31,% Slots,,,0.00,5.29,
14.865159868,S1-C2,Backend_Bound,52.83,% Slots,,,0.00,5.29,
14.865159868,S1-C2,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.865159868,S1-C2,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C2,Backend_Bound.Memory_Bound,45.31,% Slots,,,0.00,5.03,<==
14.865159868,S1-C2,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.29,
14.865159868,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.29,
14.865159868,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.25,% Clocks,,idq.ms_switches,0.00,5.29,
14.865159868,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
14.865159868,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
14.865159868,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C3,Frontend_Bound,20.56,% Slots,,,0.00,5.29,
14.865159868,S1-C3,Backend_Bound,36.56,% Slots,,,0.00,5.29,
14.865159868,S1-C3,Frontend_Bound.Frontend_Latency,17.36,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C3,Backend_Bound.Memory_Bound,46.78,% Slots,,,0.00,5.03,
14.865159868,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.865159868,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
14.865159868,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C4,Frontend_Bound,23.72,% Slots,,,0.00,5.29,
14.865159868,S1-C4,Backend_Bound,43.53,% Slots,,,0.00,5.29,
14.865159868,S1-C4,Retiring,29.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.865159868,S1-C4,Frontend_Bound.Frontend_Latency,15.55,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.29,
14.865159868,S1-C4,Backend_Bound.Memory_Bound,59.44,% Slots,,,0.00,5.03,
14.865159868,S1-C4,Retiring.Microcode_Sequencer,4.86,% Slots,,idq.ms_uops,0.00,5.29,
14.865159868,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.29,
14.865159868,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.43,% Core_Clocks,,,0.00,5.29,
14.865159868,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.50,% Core_Clocks,,,0.00,5.18,
14.865159868,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
14.865159868,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C5,Frontend_Bound,25.23,% Slots,,,0.00,5.29,
14.865159868,S1-C5,Bad_Speculation,11.37,% Slots,,,0.00,5.29,
14.865159868,S1-C5,Backend_Bound,34.85,% Slots,,,0.00,5.29,
14.865159868,S1-C5,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C5,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.19,
14.865159868,S1-C5,Backend_Bound.Memory_Bound,89.22,% Slots,,,0.00,5.03,
14.865159868,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.3,
14.865159868,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.865159868,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.865159868,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.865159868,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
14.865159868,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C6,Frontend_Bound,27.98,% Slots,,,0.00,5.29,<==
14.865159868,S1-C6,Bad_Speculation,15.51,% Slots,,,0.00,5.29,
14.865159868,S1-C6,Backend_Bound,21.09,% Slots,,,0.00,5.29,
14.865159868,S1-C6,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.04,
14.865159868,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.29,
14.865159868,S1-C6,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.19,
14.865159868,S1-C6,Backend_Bound.Core_Bound,103.30,% Slots,,,0.00,5.03,
14.865159868,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.3,
14.865159868,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
14.865159868,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.04,% Core_Clocks,,,0.00,5.29,
14.865159868,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.79,% Core_Clocks,,,0.00,5.18,
14.865159868,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.69,% Clocks,,,0.00,5.29,
14.865159868,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C7,Backend_Bound,51.03,% Slots,,,0.00,5.17,
14.865159868,S1-C7,Backend_Bound.Memory_Bound,43.86,% Slots,,,0.00,5.02,<==
14.865159868,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.865159868,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
14.865159868,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.85,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.59,
14.865159868,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
14.865159868,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
14.865159868,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
16.366836263,S0-C0,Backend_Bound,57.14,% Slots,,,0.00,5.32,
16.366836263,S0-C0,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.366836263,S0-C0,Backend_Bound.Memory_Bound,45.94,% Slots,,,0.00,5.06,
16.366836263,S0-C0,Backend_Bound.Core_Bound,11.20,% Slots,,,0.00,5.06,
16.366836263,S0-C0,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.31,
16.366836263,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
16.366836263,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,28.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
16.366836263,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
16.366836263,S0-C1,Bad_Speculation,12.33,% Slots,,,0.00,5.32,
16.366836263,S0-C1,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.1,
16.366836263,S0-C1,Backend_Bound,36.34,% Slots,,,0.00,5.32,<==
16.366836263,S0-C1,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.06,
16.366836263,S0-C1,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.06,
16.366836263,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
16.366836263,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.32,
16.366836263,S0-C2,Backend_Bound.Memory_Bound,34.25,% Slots,,,0.00,5.05,
16.366836263,S0-C2,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.05,
16.366836263,S0-C2,Backend_Bound,56.00,% Slots,,,0.00,5.32,
16.366836263,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.96,% Core_Clocks,,,0.00,5.05,
16.366836263,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.47,% Core_Clocks,,,0.00,5.32,
16.366836263,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
16.366836263,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.97,% Clocks,,,0.00,5.33,
16.366836263,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C3,Backend_Bound,65.64,% Slots,,,0.00,5.32,
16.366836263,S0-C3,Backend_Bound.Memory_Bound,17.96,% Slots,,,0.00,5.05,
16.366836263,S0-C3,Backend_Bound.Core_Bound,47.68,% Slots,,,0.00,5.05,
16.366836263,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.34,% Clocks,,,0.00,5.32,<==
16.366836263,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C4,Frontend_Bound,29.24,% Slots,,,0.00,5.32,<==
16.366836263,S0-C4,Backend_Bound,25.74,% Slots,,,0.00,5.32,
16.366836263,S0-C4,Frontend_Bound.Frontend_Latency,16.00,% Slots,,rs_events.empty_end,0.00,5.32,
16.366836263,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.72,% Slots,,,0.00,5.32,
16.366836263,S0-C4,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.05,
16.366836263,S0-C4,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.05,
16.366836263,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.32,
16.366836263,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
16.366836263,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.79,% Core_Clocks,,,0.00,5.05,
16.366836263,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C5,Frontend_Bound,27.99,% Slots,,,0.00,5.32,
16.366836263,S0-C5,Backend_Bound,49.12,% Slots,,,0.00,5.32,
16.366836263,S0-C5,Retiring,10.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.366836263,S0-C5,Frontend_Bound.Frontend_Latency,16.03,% Slots,,rs_events.empty_end,0.00,5.32,
16.366836263,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.32,
16.366836263,S0-C5,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.06,
16.366836263,S0-C5,Backend_Bound.Core_Bound,28.51,% Slots,,,0.00,5.06,
16.366836263,S0-C5,Retiring.Microcode_Sequencer,3.80,% Slots,,idq.ms_uops,0.00,5.31,
16.366836263,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,0.00,5.32,
16.366836263,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
16.366836263,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.58,% Core_Clocks,,,0.00,5.32,
16.366836263,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.94,% Clocks,,,0.00,5.32,<==
16.366836263,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C6,Bad_Speculation,10.99,% Slots,,,0.00,5.32,
16.366836263,S0-C6,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.09,
16.366836263,S0-C6,Backend_Bound,49.77,% Slots,,,0.00,5.32,
16.366836263,S0-C6,Backend_Bound.Memory_Bound,35.25,% Slots,,,0.00,5.05,<==
16.366836263,S0-C6,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.05,
16.366836263,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
16.366836263,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.07,% Clocks,,,0.00,5.33,
16.366836263,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C7,Backend_Bound,43.46,% Slots,,,0.00,5.32,
16.366836263,S0-C7,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.05,
16.366836263,S0-C7,Backend_Bound.Core_Bound,29.94,% Slots,,,0.00,5.05,<==
16.366836263,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C0,Frontend_Bound,28.01,% Slots,,,0.00,5.32,
16.366836263,S1-C0,Backend_Bound,48.70,% Slots,,,0.00,5.32,<==
16.366836263,S1-C0,Retiring,24.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.366836263,S1-C0,Frontend_Bound.Frontend_Latency,35.23,% Slots,,rs_events.empty_end,0.00,5.32,
16.366836263,S1-C0,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.06,
16.366836263,S1-C0,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.06,
16.366836263,S1-C0,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.31,
16.366836263,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.33,
16.366836263,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.33,
16.366836263,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C1,Frontend_Bound,25.68,% Slots,,,0.00,5.32,
16.366836263,S1-C1,Backend_Bound,42.99,% Slots,,,0.00,5.32,<==
16.366836263,S1-C1,Frontend_Bound.Frontend_Latency,22.57,% Slots,,rs_events.empty_end,0.00,5.32,
16.366836263,S1-C1,Backend_Bound.Memory_Bound,22.16,% Slots,,,0.00,5.05,
16.366836263,S1-C1,Backend_Bound.Core_Bound,20.82,% Slots,,,0.00,5.05,
16.366836263,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.17,% Clocks,,,0.00,5.32,
16.366836263,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
16.366836263,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C2,Backend_Bound,61.46,% Slots,,,0.00,5.32,
16.366836263,S1-C2,Retiring,25.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.366836263,S1-C2,Backend_Bound.Memory_Bound,34.85,% Slots,,,0.00,5.06,<==
16.366836263,S1-C2,Backend_Bound.Core_Bound,26.62,% Slots,,,0.00,5.06,
16.366836263,S1-C2,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.31,
16.366836263,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
16.366836263,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
16.366836263,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C3,Frontend_Bound,24.47,% Slots,,,0.00,5.32,
16.366836263,S1-C3,Backend_Bound,61.42,% Slots,,,0.00,5.32,
16.366836263,S1-C3,Retiring,23.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.366836263,S1-C3,Frontend_Bound.Frontend_Latency,29.42,% Slots,,rs_events.empty_end,0.00,5.32,
16.366836263,S1-C3,Backend_Bound.Memory_Bound,21.51,% Slots,,,0.00,5.05,
16.366836263,S1-C3,Backend_Bound.Core_Bound,39.91,% Slots,,,0.00,5.05,<==
16.366836263,S1-C3,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.31,
16.366836263,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.76,% Clocks,,,0.00,5.32,
16.366836263,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
16.366836263,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,33.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C4,Backend_Bound,55.84,% Slots,,,0.00,5.32,
16.366836263,S1-C4,Retiring,22.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.366836263,S1-C4,Backend_Bound.Memory_Bound,30.95,% Slots,,,0.00,5.06,<==
16.366836263,S1-C4,Backend_Bound.Core_Bound,24.89,% Slots,,,0.00,5.06,
16.366836263,S1-C4,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.31,
16.366836263,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
16.366836263,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.78,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.64,
16.366836263,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
16.366836263,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.71,% Clocks,,,0.00,5.33,
16.366836263,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C5,Backend_Bound,58.53,% Slots,,,0.00,5.32,
16.366836263,S1-C5,Retiring,22.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.366836263,S1-C5,Backend_Bound.Memory_Bound,35.97,% Slots,,,0.00,5.06,<==
16.366836263,S1-C5,Backend_Bound.Core_Bound,22.56,% Slots,,,0.00,5.06,
16.366836263,S1-C5,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.32,
16.366836263,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
16.366836263,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
16.366836263,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
16.366836263,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C6,Frontend_Bound,22.16,% Slots,,,0.00,5.31,
16.366836263,S1-C6,Backend_Bound,52.78,% Slots,,,0.00,5.31,
16.366836263,S1-C6,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.366836263,S1-C6,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.31,
16.366836263,S1-C6,Backend_Bound.Memory_Bound,35.29,% Slots,,,0.00,5.06,<==
16.366836263,S1-C6,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.06,
16.366836263,S1-C6,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.32,
16.366836263,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.97,% Clocks,,,0.00,5.32,
16.366836263,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
16.366836263,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.75,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
16.366836263,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
16.366836263,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
16.366836263,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.91,% Clocks,,,0.00,5.32,
16.366836263,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C7,Frontend_Bound,21.41,% Slots,,,0.00,5.32,
16.366836263,S1-C7,Backend_Bound,49.78,% Slots,,,0.00,5.32,
16.366836263,S1-C7,Retiring,25.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.366836263,S1-C7,Backend_Bound.Memory_Bound,27.80,% Slots,,,0.00,5.06,
16.366836263,S1-C7,Backend_Bound.Core_Bound,21.99,% Slots,,,0.00,5.06,
16.366836263,S1-C7,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,5.32,
16.366836263,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.52,% Clocks,,idq.ms_switches,0.00,5.32,
16.366836263,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
16.366836263,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.02,% Clocks,,,0.00,5.33,
16.366836263,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
16.366836263,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
16.366836263,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
16.366836263,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
17.801865622,S0-C0,Backend_Bound,54.88,% Slots,,,0.00,5.31,<==
17.801865622,S0-C0,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S0-C0,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.29,
17.801865622,S0-C0,Backend_Bound.Core_Bound,29.31,% Slots,,,0.00,5.29,
17.801865622,S0-C0,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
17.801865622,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
17.801865622,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.30,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,
17.801865622,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C1,Frontend_Bound,26.22,% Slots,,,0.00,5.3,
17.801865622,S0-C1,Backend_Bound,55.10,% Slots,,,0.00,5.3,<==
17.801865622,S0-C1,Retiring,20.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
17.801865622,S0-C1,Frontend_Bound.Frontend_Latency,30.64,% Slots,,rs_events.empty_end,0.00,5.29,
17.801865622,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.38,% Slots,,,0.00,5.3,
17.801865622,S0-C1,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.29,
17.801865622,S0-C1,Backend_Bound.Core_Bound,26.17,% Slots,,,0.00,5.29,
17.801865622,S0-C1,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.03,
17.801865622,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.3,
17.801865622,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
17.801865622,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.50,% Core_Clocks,,,0.00,5.3,
17.801865622,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.3,
17.801865622,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
17.801865622,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.32,% Clocks,,,0.00,5.3,
17.801865622,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C2,Frontend_Bound,31.43,% Slots,,,0.00,5.3,
17.801865622,S0-C2,Backend_Bound,43.35,% Slots,,,0.00,5.3,
17.801865622,S0-C2,Retiring,25.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S0-C2,Frontend_Bound.Frontend_Latency,36.12,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S0-C2,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.29,
17.801865622,S0-C2,Backend_Bound.Core_Bound,26.64,% Slots,,,0.00,5.29,<==
17.801865622,S0-C2,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.3,
17.801865622,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
17.801865622,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
17.801865622,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
17.801865622,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C3,Backend_Bound,61.95,% Slots,,,0.00,5.31,
17.801865622,S0-C3,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
17.801865622,S0-C3,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.29,
17.801865622,S0-C3,Backend_Bound.Core_Bound,41.70,% Slots,,,0.00,5.29,
17.801865622,S0-C3,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.03,
17.801865622,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.75,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
17.801865622,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.20,% Clocks,,,0.00,5.3,<==
17.801865622,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C4,Frontend_Bound,27.19,% Slots,,,0.00,5.31,
17.801865622,S0-C4,Backend_Bound,30.21,% Slots,,,0.00,5.31,
17.801865622,S0-C4,Frontend_Bound.Frontend_Latency,15.53,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.3,
17.801865622,S0-C4,Backend_Bound.Memory_Bound,23.18,% Slots,,,0.00,5.3,
17.801865622,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.3,
17.801865622,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
17.801865622,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.28,% Core_Clocks,,,0.00,5.3,
17.801865622,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.74,% Core_Clocks,,,0.00,5.3,
17.801865622,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
17.801865622,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C5,Backend_Bound,60.41,% Slots,,,0.00,5.3,
17.801865622,S0-C5,Retiring,24.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S0-C5,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.29,
17.801865622,S0-C5,Backend_Bound.Core_Bound,39.19,% Slots,,,0.00,5.29,
17.801865622,S0-C5,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
17.801865622,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.95,% Clocks,,,0.00,5.29,<==
17.801865622,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C6,Frontend_Bound,22.95,% Slots,,,0.00,5.31,
17.801865622,S0-C6,Backend_Bound,52.54,% Slots,,,0.00,5.31,<==
17.801865622,S0-C6,Retiring,25.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S0-C6,Frontend_Bound.Frontend_Latency,16.37,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S0-C6,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.3,
17.801865622,S0-C6,Backend_Bound.Core_Bound,24.22,% Slots,,,0.00,5.3,
17.801865622,S0-C6,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
17.801865622,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.66,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
17.801865622,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.82,% Clocks,,,0.00,5.3,
17.801865622,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C7,Frontend_Bound,24.88,% Slots,,,0.00,5.3,
17.801865622,S0-C7,Backend_Bound,54.33,% Slots,,,0.00,5.3,
17.801865622,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.3,
17.801865622,S0-C7,Backend_Bound.Memory_Bound,29.83,% Slots,,,0.00,5.29,<==
17.801865622,S0-C7,Backend_Bound.Core_Bound,24.50,% Slots,,,0.00,5.29,
17.801865622,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.05,% Core_Clocks,,,0.00,5.3,
17.801865622,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
17.801865622,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
17.801865622,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.89,% Clocks,,,0.00,5.3,
17.801865622,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C0,Frontend_Bound,26.27,% Slots,,,0.00,5.3,
17.801865622,S1-C0,Backend_Bound,51.80,% Slots,,,0.00,5.3,
17.801865622,S1-C0,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S1-C0,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S1-C0,Backend_Bound.Memory_Bound,41.47,% Slots,,,0.00,5.3,
17.801865622,S1-C0,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.3,
17.801865622,S1-C0,Retiring.Microcode_Sequencer,4.72,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.3,
17.801865622,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
17.801865622,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
17.801865622,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.04,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
17.801865622,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
17.801865622,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.46,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,<==
17.801865622,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
17.801865622,S1-C1,Backend_Bound,57.58,% Slots,,,0.00,5.3,
17.801865622,S1-C1,Backend_Bound.Memory_Bound,40.57,% Slots,,,0.00,5.3,
17.801865622,S1-C1,Backend_Bound.Core_Bound,17.01,% Slots,,,0.00,5.3,
17.801865622,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
17.801865622,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
17.801865622,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,29.54,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,<==
17.801865622,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
17.801865622,S1-C2,Backend_Bound,59.22,% Slots,,,0.00,5.3,
17.801865622,S1-C2,Retiring,22.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S1-C2,Backend_Bound.Memory_Bound,57.58,% Slots,,,0.00,5.3,
17.801865622,S1-C2,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.31,
17.801865622,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
17.801865622,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C3,Frontend_Bound,22.20,% Slots,,,0.00,5.3,
17.801865622,S1-C3,Backend_Bound,55.55,% Slots,,,0.00,5.3,
17.801865622,S1-C3,Retiring,24.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
17.801865622,S1-C3,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S1-C3,Backend_Bound.Memory_Bound,36.39,% Slots,,,0.00,5.3,
17.801865622,S1-C3,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.3,
17.801865622,S1-C3,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.02,
17.801865622,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.3,
17.801865622,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
17.801865622,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.72,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,<==
17.801865622,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
17.801865622,S1-C4,Backend_Bound,56.93,% Slots,,,0.00,5.3,
17.801865622,S1-C4,Backend_Bound.Memory_Bound,79.81,% Slots,,,0.00,5.3,
17.801865622,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
17.801865622,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
17.801865622,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,<==
17.801865622,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C5,Frontend_Bound,31.60,% Slots,,,0.00,5.3,
17.801865622,S1-C5,Bad_Speculation,10.13,% Slots,,,0.00,5.3,
17.801865622,S1-C5,Backend_Bound,40.87,% Slots,,,0.00,5.3,
17.801865622,S1-C5,Retiring,22.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
17.801865622,S1-C5,Frontend_Bound.Frontend_Latency,31.07,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.3,
17.801865622,S1-C5,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.3,
17.801865622,S1-C5,Backend_Bound.Memory_Bound,23.24,% Slots,,,0.00,5.3,<==
17.801865622,S1-C5,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.3,
17.801865622,S1-C5,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.03,
17.801865622,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.22,% Clocks,,,0.00,5.3,
17.801865622,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
17.801865622,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.11,% Core_Clocks,,,0.00,5.3,
17.801865622,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.06,% Core_Clocks,,,0.00,5.29,
17.801865622,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
17.801865622,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
17.801865622,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.67,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,
17.801865622,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C6,Backend_Bound,55.82,% Slots,,,0.00,5.3,
17.801865622,S1-C6,Backend_Bound.Memory_Bound,40.89,% Slots,,,0.00,5.29,
17.801865622,S1-C6,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.29,
17.801865622,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
17.801865622,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
17.801865622,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,26.12,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.19,<==
17.801865622,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C7,Frontend_Bound,28.76,% Slots,,,0.00,5.3,
17.801865622,S1-C7,Backend_Bound,45.96,% Slots,,,0.00,5.3,
17.801865622,S1-C7,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
17.801865622,S1-C7,Frontend_Bound.Frontend_Latency,27.21,% Slots,,rs_events.empty_end,0.00,5.3,
17.801865622,S1-C7,Backend_Bound.Memory_Bound,46.89,% Slots,,,0.00,5.29,
17.801865622,S1-C7,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.3,
17.801865622,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.14,% Clocks,,,0.00,5.3,
17.801865622,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
17.801865622,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.3,
17.801865622,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
17.801865622,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.88,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
17.801865622,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
17.801865622,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,28.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.19,<==
17.801865622,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
17.801865622,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
17.801865622,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
17.801865622,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
17.801865622,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
17.801865622,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
19.3032269,S0-C0,Frontend_Bound,21.04,% Slots,,,0.00,5.21,
19.3032269,S0-C0,Backend_Bound,49.64,% Slots,,,0.00,5.21,<==
19.3032269,S0-C0,Retiring,27.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S0-C0,Backend_Bound.Memory_Bound,25.00,% Slots,,,0.00,5.21,
19.3032269,S0-C0,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.21,
19.3032269,S0-C0,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.44,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
19.3032269,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.54,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,
19.3032269,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C1,Backend_Bound,55.25,% Slots,,,0.00,5.21,
19.3032269,S0-C1,Retiring,23.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S0-C1,Backend_Bound.Memory_Bound,33.11,% Slots,,,0.00,5.21,<==
19.3032269,S0-C1,Backend_Bound.Core_Bound,22.14,% Slots,,,0.00,5.21,
19.3032269,S0-C1,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.09,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.11,
19.3032269,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
19.3032269,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.75,% Clocks,,,0.00,5.33,
19.3032269,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C2,Frontend_Bound,43.86,% Slots,,,0.00,5.21,
19.3032269,S0-C2,Bad_Speculation,10.27,% Slots,,,0.00,5.21,
19.3032269,S0-C2,Backend_Bound,27.31,% Slots,,,0.00,5.21,
19.3032269,S0-C2,Retiring,20.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S0-C2,Frontend_Bound.Frontend_Latency,102.54,% Slots,,rs_events.empty_end,0.00,5.21,<==
19.3032269,S0-C2,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.21,
19.3032269,S0-C2,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.21,
19.3032269,S0-C2,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.06,
19.3032269,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C3,Frontend_Bound,33.58,% Slots,,,0.00,5.22,
19.3032269,S0-C3,Backend_Bound,43.55,% Slots,,,0.00,5.22,
19.3032269,S0-C3,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
19.3032269,S0-C3,Frontend_Bound.Frontend_Latency,33.14,% Slots,,rs_events.empty_end,0.00,5.22,
19.3032269,S0-C3,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.22,
19.3032269,S0-C3,Backend_Bound.Core_Bound,26.23,% Slots,,,0.00,5.22,
19.3032269,S0-C3,Retiring.Microcode_Sequencer,4.97,% Slots,,idq.ms_uops,0.00,5.06,
19.3032269,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.06,
19.3032269,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.33,
19.3032269,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.78,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
19.3032269,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.71,% Clocks,,,0.00,5.33,<==
19.3032269,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C4,Frontend_Bound,34.05,% Slots,,,0.00,5.22,
19.3032269,S0-C4,Backend_Bound,19.86,% Slots,,,0.00,5.22,
19.3032269,S0-C4,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.22,<==
19.3032269,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.24,
19.3032269,S0-C4,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.22,
19.3032269,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.06,
19.3032269,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.70,% Core_Clocks,,,0.00,5.33,
19.3032269,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
19.3032269,S0-C5,Backend_Bound,56.72,% Slots,,,0.00,5.22,
19.3032269,S0-C5,Retiring,26.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S0-C5,Backend_Bound.Memory_Bound,35.52,% Slots,,,0.00,5.22,<==
19.3032269,S0-C5,Backend_Bound.Core_Bound,21.20,% Slots,,,0.00,5.22,
19.3032269,S0-C5,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.65,% Clocks,,,0.00,5.33,
19.3032269,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C6,Frontend_Bound,24.58,% Slots,,,0.00,5.22,
19.3032269,S0-C6,Backend_Bound,49.59,% Slots,,,0.00,5.22,
19.3032269,S0-C6,Retiring,31.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S0-C6,Frontend_Bound.Frontend_Latency,28.41,% Slots,,rs_events.empty_end,0.00,5.22,
19.3032269,S0-C6,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.22,
19.3032269,S0-C6,Backend_Bound.Core_Bound,31.65,% Slots,,,0.00,5.22,
19.3032269,S0-C6,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.06,
19.3032269,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.17,% Clocks,,itlb_misses.walk_completed,0.00,5.33,
19.3032269,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.71,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.69,% Clocks,,,0.00,5.32,<==
19.3032269,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C7,Frontend_Bound,43.81,% Slots,,,0.00,5.22,
19.3032269,S0-C7,Backend_Bound,27.36,% Slots,,,0.00,5.22,
19.3032269,S0-C7,Retiring,34.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S0-C7,Frontend_Bound.Frontend_Latency,54.31,% Slots,,rs_events.empty_end,0.00,5.22,<==
19.3032269,S0-C7,Backend_Bound.Core_Bound,21.08,% Slots,,,0.00,5.22,
19.3032269,S0-C7,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.06,
19.3032269,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C0,Frontend_Bound,35.75,% Slots,,,0.00,5.22,
19.3032269,S1-C0,Bad_Speculation,11.26,% Slots,,,0.00,5.22,
19.3032269,S1-C0,Backend_Bound,31.70,% Slots,,,0.00,5.22,
19.3032269,S1-C0,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S1-C0,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.22,<==
19.3032269,S1-C0,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.22,
19.3032269,S1-C0,Backend_Bound.Memory_Bound,17.94,% Slots,,,0.00,5.22,
19.3032269,S1-C0,Backend_Bound.Core_Bound,13.75,% Slots,,,0.00,5.22,
19.3032269,S1-C0,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.38,% Clocks,,,0.00,5.06,
19.3032269,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
19.3032269,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.00,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.37,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.11,
19.3032269,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
19.3032269,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.18,% Clocks,,,0.00,5.33,
19.3032269,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C1,Backend_Bound,51.79,% Slots,,,0.00,5.22,
19.3032269,S1-C1,Retiring,26.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
19.3032269,S1-C1,Backend_Bound.Memory_Bound,41.87,% Slots,,,0.00,5.22,
19.3032269,S1-C1,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.06,
19.3032269,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
19.3032269,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.12,
19.3032269,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
19.3032269,S1-C2,Frontend_Bound,22.10,% Slots,,,0.00,5.22,
19.3032269,S1-C2,Backend_Bound,62.23,% Slots,,,0.00,5.22,
19.3032269,S1-C2,Retiring,21.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S1-C2,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,0.00,5.22,
19.3032269,S1-C2,Backend_Bound.Memory_Bound,52.95,% Slots,,,0.00,5.22,
19.3032269,S1-C2,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.19,% Clocks,,,0.00,5.06,
19.3032269,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
19.3032269,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
19.3032269,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
19.3032269,S1-C3,Frontend_Bound,30.79,% Slots,,,0.00,5.22,
19.3032269,S1-C3,Backend_Bound,47.08,% Slots,,,0.00,5.22,
19.3032269,S1-C3,Retiring,21.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
19.3032269,S1-C3,Frontend_Bound.Frontend_Latency,28.29,% Slots,,rs_events.empty_end,0.00,5.22,
19.3032269,S1-C3,Backend_Bound.Memory_Bound,32.67,% Slots,,,0.00,5.22,<==
19.3032269,S1-C3,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.22,
19.3032269,S1-C3,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.06,
19.3032269,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.06,
19.3032269,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.79,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
19.3032269,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
19.3032269,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
19.3032269,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.03,% Clocks,,,0.00,5.33,
19.3032269,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
19.3032269,S1-C4,Frontend_Bound,24.02,% Slots,,,0.00,5.22,
19.3032269,S1-C4,Backend_Bound,49.90,% Slots,,,0.00,5.22,
19.3032269,S1-C4,Retiring,14.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
19.3032269,S1-C4,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.22,
19.3032269,S1-C4,Backend_Bound.Memory_Bound,36.55,% Slots,,,0.00,5.22,
19.3032269,S1-C4,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.22,
19.3032269,S1-C4,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.06,
19.3032269,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.06,
19.3032269,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
19.3032269,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
19.3032269,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.82,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.11,
19.3032269,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
19.3032269,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.60,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
19.3032269,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.66,% Clocks,,,0.00,5.33,
19.3032269,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
19.3032269,S1-C5,Backend_Bound,61.03,% Slots,,,0.00,5.22,
19.3032269,S1-C5,Retiring,21.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
19.3032269,S1-C5,Backend_Bound.Memory_Bound,39.95,% Slots,,,0.00,5.22,
19.3032269,S1-C5,Backend_Bound.Core_Bound,21.08,% Slots,,,0.00,5.22,
19.3032269,S1-C5,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.06,
19.3032269,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.42,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
19.3032269,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
19.3032269,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.20,% Clocks,,,0.00,5.33,
19.3032269,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C6,Backend_Bound,61.19,% Slots,,,0.00,5.23,
19.3032269,S1-C6,Retiring,24.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
19.3032269,S1-C6,Backend_Bound.Memory_Bound,43.64,% Slots,,,0.00,5.23,
19.3032269,S1-C6,Backend_Bound.Core_Bound,17.55,% Slots,,,0.00,5.23,
19.3032269,S1-C6,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.05,
19.3032269,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.06,
19.3032269,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,<==
19.3032269,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.61,% Clocks,,,0.00,5.33,
19.3032269,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C7,Backend_Bound,60.10,% Slots,,,0.00,5.23,
19.3032269,S1-C7,Retiring,22.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
19.3032269,S1-C7,Backend_Bound.Memory_Bound,40.39,% Slots,,,0.00,5.23,
19.3032269,S1-C7,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.23,
19.3032269,S1-C7,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.06,
19.3032269,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.23,% Clocks,,idq.ms_switches,0.00,5.05,
19.3032269,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.06,
19.3032269,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
19.3032269,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.48,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.5,<==
19.3032269,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.75,% Clocks,,,0.00,5.33,
19.3032269,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
19.3032269,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
19.3032269,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
19.3032269,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
19.3032269,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
20.805137423,S0-C0,Backend_Bound,56.50,% Slots,,,0.00,5.14,<==
20.805137423,S0-C0,Backend_Bound.Memory_Bound,27.18,% Slots,,,0.00,5.14,
20.805137423,S0-C0,Backend_Bound.Core_Bound,29.32,% Slots,,,0.00,5.14,
20.805137423,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
20.805137423,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C1,Backend_Bound,64.49,% Slots,,,0.00,5.14,
20.805137423,S0-C1,Retiring,21.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S0-C1,Backend_Bound.Memory_Bound,41.08,% Slots,,,0.00,5.14,
20.805137423,S0-C1,Backend_Bound.Core_Bound,23.41,% Slots,,,0.00,5.14,
20.805137423,S0-C1,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
20.805137423,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,25.59,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
20.805137423,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C2,Backend_Bound,61.07,% Slots,,,0.00,5.13,
20.805137423,S0-C2,Retiring,21.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S0-C2,Backend_Bound.Memory_Bound,37.68,% Slots,,,0.00,5.13,
20.805137423,S0-C2,Backend_Bound.Core_Bound,23.39,% Slots,,,0.00,5.13,
20.805137423,S0-C2,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.50,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.40,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
20.805137423,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
20.805137423,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.80,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
20.805137423,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C3,Frontend_Bound,21.64,% Slots,,,0.00,5.16,
20.805137423,S0-C3,Backend_Bound,45.80,% Slots,,,0.00,5.14,
20.805137423,S0-C3,Backend_Bound.Memory_Bound,34.95,% Slots,,,0.00,5.14,<==
20.805137423,S0-C3,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.14,
20.805137423,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
20.805137423,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C4,Backend_Bound,63.33,% Slots,,,0.00,5.14,
20.805137423,S0-C4,Retiring,21.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S0-C4,Backend_Bound.Memory_Bound,51.51,% Slots,,,0.00,5.14,
20.805137423,S0-C4,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.14,
20.805137423,S0-C4,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
20.805137423,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
20.805137423,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.61,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
20.805137423,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C5,Backend_Bound,60.70,% Slots,,,0.00,5.13,
20.805137423,S0-C5,Retiring,21.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S0-C5,Backend_Bound.Memory_Bound,50.06,% Slots,,,0.00,5.13,
20.805137423,S0-C5,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.13,
20.805137423,S0-C5,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
20.805137423,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
20.805137423,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,29.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
20.805137423,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C6,Backend_Bound,58.59,% Slots,,,0.00,5.13,<==
20.805137423,S0-C6,Retiring,26.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S0-C6,Backend_Bound.Memory_Bound,31.16,% Slots,,,0.00,5.13,
20.805137423,S0-C6,Backend_Bound.Core_Bound,27.42,% Slots,,,0.00,5.13,
20.805137423,S0-C6,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
20.805137423,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C7,Frontend_Bound,34.16,% Slots,,,0.00,5.16,
20.805137423,S0-C7,Backend_Bound,17.14,% Slots,,,0.00,5.14,
20.805137423,S0-C7,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.17,<==
20.805137423,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.07,
20.805137423,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.34,
20.805137423,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
20.805137423,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.35,% Core_Clocks,,,0.00,5.34,
20.805137423,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C0,Backend_Bound,56.42,% Slots,,,0.00,5.13,
20.805137423,S1-C0,Retiring,24.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
20.805137423,S1-C0,Backend_Bound.Memory_Bound,40.71,% Slots,,,0.00,5.13,<==
20.805137423,S1-C0,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.13,
20.805137423,S1-C0,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.33,
20.805137423,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.76,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
20.805137423,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
20.805137423,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C1,Frontend_Bound,20.20,% Slots,,,0.00,5.15,
20.805137423,S1-C1,Backend_Bound,53.19,% Slots,,,0.00,5.13,
20.805137423,S1-C1,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
20.805137423,S1-C1,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.16,
20.805137423,S1-C1,Backend_Bound.Memory_Bound,30.92,% Slots,,,0.00,5.13,
20.805137423,S1-C1,Backend_Bound.Core_Bound,22.27,% Slots,,,0.00,5.13,
20.805137423,S1-C1,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.33,
20.805137423,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
20.805137423,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
20.805137423,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C2,Backend_Bound,52.04,% Slots,,,0.00,5.07,
20.805137423,S1-C2,Backend_Bound.Memory_Bound,34.79,% Slots,,,0.00,5.07,
20.805137423,S1-C2,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.07,
20.805137423,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
20.805137423,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
20.805137423,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C3,Backend_Bound,55.12,% Slots,,,0.00,5.07,
20.805137423,S1-C3,Retiring,29.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S1-C3,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.07,
20.805137423,S1-C3,Backend_Bound.Core_Bound,41.33,% Slots,,,0.00,5.07,<==
20.805137423,S1-C3,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.89,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
20.805137423,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C4,Backend_Bound,66.37,% Slots,,,0.00,5.07,
20.805137423,S1-C4,Backend_Bound.Memory_Bound,24.42,% Slots,,,0.00,5.07,
20.805137423,S1-C4,Backend_Bound.Core_Bound,41.95,% Slots,,,0.00,5.07,<==
20.805137423,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
20.805137423,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C5,Backend_Bound,69.41,% Slots,,,0.00,5.07,<==
20.805137423,S1-C5,Retiring,21.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S1-C5,Backend_Bound.Memory_Bound,36.08,% Slots,,,0.00,5.07,
20.805137423,S1-C5,Backend_Bound.Core_Bound,33.34,% Slots,,,0.00,5.07,
20.805137423,S1-C5,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
20.805137423,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
20.805137423,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.97,% Clocks,,,0.00,5.06,
20.805137423,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C6,Backend_Bound,59.34,% Slots,,,0.00,5.07,
20.805137423,S1-C6,Retiring,22.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
20.805137423,S1-C6,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.07,
20.805137423,S1-C6,Backend_Bound.Core_Bound,39.46,% Slots,,,0.00,5.07,
20.805137423,S1-C6,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.34,
20.805137423,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.40,% Clocks,,idq.ms_switches,0.00,5.34,
20.805137423,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
20.805137423,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.12,% Clocks,,,0.00,5.06,<==
20.805137423,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C7,Frontend_Bound,21.76,% Slots,,,0.00,5.16,
20.805137423,S1-C7,Backend_Bound,38.98,% Slots,,,0.00,5.14,<==
20.805137423,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.08,
20.805137423,S1-C7,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.08,
20.805137423,S1-C7,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.08,
20.805137423,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
20.805137423,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.89,% Clocks,,,0.00,5.06,
20.805137423,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
20.805137423,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
22.308657275,S0-C0,Backend_Bound,54.56,% Slots,,,0.00,5.31,
22.308657275,S0-C0,Retiring,24.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C0,Backend_Bound.Memory_Bound,39.21,% Slots,,,0.00,5.04,
22.308657275,S0-C0,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.04,
22.308657275,S0-C0,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.08,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.17,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.62,
22.308657275,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.308657275,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,25.83,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
22.308657275,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C1,Backend_Bound,62.51,% Slots,,,0.00,5.31,
22.308657275,S0-C1,Retiring,22.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C1,Backend_Bound.Memory_Bound,53.20,% Slots,,,0.00,5.04,<==
22.308657275,S0-C1,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.72,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.62,
22.308657275,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.308657275,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
22.308657275,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C2,Frontend_Bound,26.98,% Slots,,,0.00,5.31,
22.308657275,S0-C2,Backend_Bound,44.08,% Slots,,,0.00,5.31,<==
22.308657275,S0-C2,Retiring,26.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C2,Frontend_Bound.Frontend_Bandwidth,44.48,% Slots,,,0.00,5.31,
22.308657275,S0-C2,Backend_Bound.Memory_Bound,22.08,% Slots,,,0.00,5.04,
22.308657275,S0-C2,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.04,
22.308657275,S0-C2,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.43,% Core_Clocks,,,0.00,5.04,
22.308657275,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C3,Backend_Bound,65.68,% Slots,,,0.00,5.31,
22.308657275,S0-C3,Retiring,23.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C3,Backend_Bound.Memory_Bound,46.31,% Slots,,,0.00,5.04,
22.308657275,S0-C3,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.04,
22.308657275,S0-C3,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
22.308657275,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C4,Frontend_Bound.Frontend_Bandwidth,41.00,% Slots,,,0.00,5.3,
22.308657275,S0-C4,Backend_Bound.Memory_Bound,47.65,% Slots,,,0.00,5.04,
22.308657275,S0-C4,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.04,
22.308657275,S0-C4,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C4,Backend_Bound,61.59,% Slots,,,0.00,5.31,
22.308657275,S0-C4,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.19,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.63,% Core_Clocks,,,0.00,5.31,
22.308657275,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.58,% Core_Clocks,,,0.00,5.05,
22.308657275,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.308657275,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
22.308657275,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.3,
22.308657275,S0-C5,Backend_Bound.Memory_Bound,37.53,% Slots,,,0.00,5.04,
22.308657275,S0-C5,Backend_Bound.Core_Bound,22.86,% Slots,,,0.00,5.04,
22.308657275,S0-C5,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C5,Backend_Bound,60.39,% Slots,,,0.00,5.31,
22.308657275,S0-C5,Retiring,21.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.35,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.56,% Core_Clocks,,,0.00,5.3,
22.308657275,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.68,% Core_Clocks,,,0.00,5.04,
22.308657275,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.79,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
22.308657275,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C6,Backend_Bound,58.47,% Slots,,,0.00,5.31,
22.308657275,S0-C6,Retiring,23.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S0-C6,Backend_Bound.Memory_Bound,98.52,% Slots,,,0.00,5.04,<==
22.308657275,S0-C6,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
22.308657275,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C7,Frontend_Bound,30.10,% Slots,,,0.00,5.31,<==
22.308657275,S0-C7,Backend_Bound,23.87,% Slots,,,0.00,5.31,
22.308657275,S0-C7,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.04,
22.308657275,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.3,
22.308657275,S0-C7,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.04,
22.308657275,S0-C7,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.04,
22.308657275,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.31,
22.308657275,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.308657275,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.52,% Core_Clocks,,,0.00,5.31,
22.308657275,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.75,% Core_Clocks,,,0.00,5.04,
22.308657275,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C0,Backend_Bound,58.91,% Slots,,,0.00,5.31,
22.308657275,S1-C0,Backend_Bound.Memory_Bound,41.91,% Slots,,,0.00,5.04,<==
22.308657275,S1-C0,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.04,
22.308657275,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
22.308657275,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C1,Frontend_Bound,21.15,% Slots,,,0.00,5.31,
22.308657275,S1-C1,Backend_Bound,56.10,% Slots,,,0.00,5.31,<==
22.308657275,S1-C1,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C1,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.04,
22.308657275,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.31,
22.308657275,S1-C1,Backend_Bound.Memory_Bound,30.31,% Slots,,,0.00,5.04,
22.308657275,S1-C1,Backend_Bound.Core_Bound,25.79,% Slots,,,0.00,5.04,
22.308657275,S1-C1,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.09,% Core_Clocks,,,0.00,5.31,
22.308657275,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.50,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
22.308657275,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C2,Frontend_Bound,20.73,% Slots,,,0.00,5.31,
22.308657275,S1-C2,Backend_Bound,57.89,% Slots,,,0.00,5.31,
22.308657275,S1-C2,Retiring,22.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C2,Backend_Bound.Memory_Bound,38.09,% Slots,,,0.00,5.04,
22.308657275,S1-C2,Backend_Bound.Core_Bound,19.80,% Slots,,,0.00,5.04,
22.308657275,S1-C2,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
22.308657275,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C3,Backend_Bound,58.49,% Slots,,,0.00,5.3,
22.308657275,S1-C3,Retiring,24.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C3,Backend_Bound.Memory_Bound,46.70,% Slots,,,0.00,5.04,
22.308657275,S1-C3,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.04,
22.308657275,S1-C3,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.3,
22.308657275,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.41,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.62,
22.308657275,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.308657275,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,30.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
22.308657275,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C4,Frontend_Bound,27.36,% Slots,,,0.00,5.3,
22.308657275,S1-C4,Backend_Bound,52.96,% Slots,,,0.00,5.3,
22.308657275,S1-C4,Retiring,22.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C4,Frontend_Bound.Frontend_Latency,23.85,% Slots,,rs_events.empty_end,0.00,5.04,
22.308657275,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.3,
22.308657275,S1-C4,Backend_Bound.Memory_Bound,41.54,% Slots,,,0.00,5.04,
22.308657275,S1-C4,Backend_Bound.Core_Bound,11.42,% Slots,,,0.00,5.04,
22.308657275,S1-C4,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.31,
22.308657275,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.308657275,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.19,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.40,% Core_Clocks,,,0.00,5.31,
22.308657275,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.38,% Core_Clocks,,,0.00,5.04,
22.308657275,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
22.308657275,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,7.43,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.62,
22.308657275,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.308657275,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
22.308657275,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C5,Backend_Bound,62.80,% Slots,,,0.00,5.31,
22.308657275,S1-C5,Retiring,20.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C5,Backend_Bound.Memory_Bound,47.38,% Slots,,,0.00,5.04,
22.308657275,S1-C5,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.04,
22.308657275,S1-C5,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.41,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
22.308657275,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,24.65,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
22.308657275,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C6,Backend_Bound,63.26,% Slots,,,0.00,5.31,
22.308657275,S1-C6,Retiring,23.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C6,Backend_Bound.Memory_Bound,35.48,% Slots,,,0.00,5.04,<==
22.308657275,S1-C6,Backend_Bound.Core_Bound,27.78,% Slots,,,0.00,5.04,
22.308657275,S1-C6,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.65,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
22.308657275,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.69,% Clocks,,,0.00,5.11,
22.308657275,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C7,Backend_Bound,62.17,% Slots,,,0.00,5.04,<==
22.308657275,S1-C7,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.308657275,S1-C7,Backend_Bound.Memory_Bound,33.18,% Slots,,,0.00,5.04,
22.308657275,S1-C7,Backend_Bound.Core_Bound,28.99,% Slots,,,0.00,5.04,
22.308657275,S1-C7,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.31,
22.308657275,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.76,% Clocks,,idq.ms_switches,0.00,5.31,
22.308657275,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
22.308657275,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
22.308657275,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.91,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.61,
22.308657275,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.30,% Clocks,,,0.00,5.11,
22.308657275,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
22.308657275,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
23.81058028,S0-C0,Backend_Bound,67.19,% Slots,,,0.00,5.32,
23.81058028,S0-C0,Retiring,46.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S0-C0,Backend_Bound.Memory_Bound,39.21,% Slots,,,0.00,5.07,
23.81058028,S0-C0,Backend_Bound.Core_Bound,27.97,% Slots,,,0.00,5.07,
23.81058028,S0-C0,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.85,% Clocks,,idq.ms_switches,0.00,5.33,
23.81058028,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
23.81058028,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
23.81058028,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C1,Backend_Bound,69.71,% Slots,,,0.00,5.33,<==
23.81058028,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C2,Backend_Bound,55.55,% Slots,,,0.00,5.33,
23.81058028,S0-C2,Retiring,29.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S0-C2,Backend_Bound.Memory_Bound,35.71,% Slots,,,0.00,5.06,
23.81058028,S0-C2,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.06,
23.81058028,S0-C2,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.33,
23.81058028,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
23.81058028,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
23.81058028,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
23.81058028,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.65,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
23.81058028,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C3,Backend_Bound,61.94,% Slots,,,0.00,5.33,
23.81058028,S0-C3,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S0-C3,Backend_Bound.Memory_Bound,64.09,% Slots,,,0.00,5.07,
23.81058028,S0-C3,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.33,
23.81058028,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
23.81058028,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
23.81058028,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
23.81058028,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,37.84,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
23.81058028,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C4,Backend_Bound,67.74,% Slots,,,0.00,5.33,<==
23.81058028,S0-C4,Backend_Bound.Memory_Bound,34.56,% Slots,,,0.00,5.07,
23.81058028,S0-C4,Backend_Bound.Core_Bound,33.18,% Slots,,,0.00,5.07,
23.81058028,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
23.81058028,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
23.81058028,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C5,Frontend_Bound,27.29,% Slots,,,0.00,5.33,
23.81058028,S0-C5,Backend_Bound,35.32,% Slots,,,0.00,5.33,
23.81058028,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.33,
23.81058028,S0-C5,Backend_Bound.Memory_Bound,48.29,% Slots,,,0.00,5.07,
23.81058028,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.43,% Core_Clocks,,,0.00,5.07,
23.81058028,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.06,% Core_Clocks,,,0.00,5.33,
23.81058028,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
23.81058028,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.36,% Slots,,,0.00,5.32,
23.81058028,S0-C6,Backend_Bound,54.44,% Slots,,,0.00,5.32,<==
23.81058028,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.16,% Core_Clocks,,,0.00,5.06,
23.81058028,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.81,% Core_Clocks,,,0.00,5.33,
23.81058028,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C7,Frontend_Bound,30.75,% Slots,,,0.00,5.33,<==
23.81058028,S0-C7,Backend_Bound,19.30,% Slots,,,0.00,5.33,
23.81058028,S0-C7,Frontend_Bound.Frontend_Latency,15.69,% Slots,,rs_events.empty_end,0.00,5.33,
23.81058028,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.33,
23.81058028,S0-C7,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.07,
23.81058028,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.33,
23.81058028,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
23.81058028,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.19,% Core_Clocks,,,0.00,5.06,
23.81058028,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C0,Frontend_Bound,26.35,% Slots,,,0.00,5.33,
23.81058028,S1-C0,Backend_Bound,53.36,% Slots,,,0.00,5.33,
23.81058028,S1-C0,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S1-C0,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.33,
23.81058028,S1-C0,Backend_Bound.Memory_Bound,51.56,% Slots,,,0.00,5.07,<==
23.81058028,S1-C0,Retiring.Microcode_Sequencer,3.31,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.34,
23.81058028,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
23.81058028,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.16,% Clocks,,idq.ms_switches,0.00,5.34,
23.81058028,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
23.81058028,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
23.81058028,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.33,
23.81058028,S1-C1,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.07,
23.81058028,S1-C1,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.07,
23.81058028,S1-C1,Backend_Bound,53.16,% Slots,,,0.00,5.34,<==
23.81058028,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.94,% Core_Clocks,,,0.00,5.06,
23.81058028,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.01,% Core_Clocks,,,0.00,5.32,
23.81058028,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
23.81058028,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
23.81058028,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C2,Frontend_Bound,20.69,% Slots,,,0.00,5.33,
23.81058028,S1-C2,Backend_Bound,49.07,% Slots,,,0.00,5.33,
23.81058028,S1-C2,Backend_Bound.Memory_Bound,38.19,% Slots,,,0.00,5.07,
23.81058028,S1-C2,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.07,
23.81058028,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
23.81058028,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C3,Backend_Bound,72.85,% Slots,,,0.00,5.33,<==
23.81058028,S1-C3,Retiring,30.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S1-C3,Backend_Bound.Memory_Bound,37.08,% Slots,,,0.00,5.07,
23.81058028,S1-C3,Backend_Bound.Core_Bound,35.77,% Slots,,,0.00,5.07,
23.81058028,S1-C3,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.33,
23.81058028,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
23.81058028,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
23.81058028,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
23.81058028,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.03,% Clocks,,,0.00,5.33,
23.81058028,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C4,Backend_Bound,57.70,% Slots,,,0.00,5.32,
23.81058028,S1-C4,Retiring,27.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S1-C4,Backend_Bound.Memory_Bound,37.33,% Slots,,,0.00,5.07,
23.81058028,S1-C4,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.07,
23.81058028,S1-C4,Retiring.Microcode_Sequencer,5.60,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.25,% Clocks,,idq.ms_switches,0.00,5.34,
23.81058028,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
23.81058028,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.37,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
23.81058028,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
23.81058028,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
23.81058028,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.60,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
23.81058028,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C5,Backend_Bound,58.73,% Slots,,,0.00,5.32,
23.81058028,S1-C5,Backend_Bound.Memory_Bound,64.70,% Slots,,,0.00,5.07,
23.81058028,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
23.81058028,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
23.81058028,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C6,Frontend_Bound,31.46,% Slots,,,0.00,5.32,
23.81058028,S1-C6,Backend_Bound,36.24,% Slots,,,0.00,5.32,
23.81058028,S1-C6,Retiring,23.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
23.81058028,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.60,% Slots,,,0.00,5.32,
23.81058028,S1-C6,Backend_Bound.Memory_Bound,25.83,% Slots,,,0.00,5.07,<==
23.81058028,S1-C6,Backend_Bound.Core_Bound,10.40,% Slots,,,0.00,5.07,
23.81058028,S1-C6,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.32,
23.81058028,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.22,% Clocks,,idq.ms_switches,0.00,5.34,
23.81058028,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.08,% Core_Clocks,,,0.00,5.06,
23.81058028,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.61,% Core_Clocks,,,0.00,5.32,
23.81058028,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
23.81058028,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
23.81058028,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.54,% Clocks,,,0.00,5.33,
23.81058028,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C7,Frontend_Bound,23.31,% Slots,,,0.00,5.33,
23.81058028,S1-C7,Backend_Bound,53.90,% Slots,,,0.00,5.33,
23.81058028,S1-C7,Retiring,21.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
23.81058028,S1-C7,Backend_Bound.Memory_Bound,42.20,% Slots,,,0.00,5.07,
23.81058028,S1-C7,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.07,
23.81058028,S1-C7,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.33,
23.81058028,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.33,
23.81058028,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
23.81058028,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.94,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
23.81058028,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,16.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
23.81058028,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,26.31,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.56,<==
23.81058028,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
23.81058028,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C0,Frontend_Bound,29.17,% Slots,,,0.00,5.33,
25.313639601,S0-C0,Bad_Speculation,18.46,% Slots,,,0.00,5.33,
25.313639601,S0-C0,Backend_Bound,17.53,% Slots,,,0.00,5.33,
25.313639601,S0-C0,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,0.00,5.33,
25.313639601,S0-C0,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.313639601,S0-C0,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.32,
25.313639601,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.08,
25.313639601,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
25.313639601,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
25.313639601,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C1,Frontend_Bound,38.60,% Slots,,,0.00,5.33,
25.313639601,S0-C1,Backend_Bound,35.27,% Slots,,,0.00,5.33,
25.313639601,S0-C1,Retiring,20.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
25.313639601,S0-C1,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.32,
25.313639601,S0-C1,Backend_Bound.Core_Bound,22.85,% Slots,,,0.00,5.32,
25.313639601,S0-C1,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.06,
25.313639601,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.08,
25.313639601,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.07,
25.313639601,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
25.313639601,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.50,% Clocks,,,0.00,5.32,
25.313639601,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C2,Frontend_Bound,30.25,% Slots,,,0.00,5.33,
25.313639601,S0-C2,Bad_Speculation,17.43,% Slots,,,0.00,5.33,
25.313639601,S0-C2,Backend_Bound,22.91,% Slots,,,0.00,5.33,
25.313639601,S0-C2,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.33,
25.313639601,S0-C2,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C2,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.32,
25.313639601,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.08,
25.313639601,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C3,Frontend_Bound,25.30,% Slots,,,0.00,5.33,
25.313639601,S0-C3,Bad_Speculation,23.12,% Slots,,,0.00,5.33,
25.313639601,S0-C3,Backend_Bound,23.03,% Slots,,,0.00,5.33,
25.313639601,S0-C3,Frontend_Bound.Frontend_Latency,32.76,% Slots,,rs_events.empty_end,0.00,5.33,
25.313639601,S0-C3,Bad_Speculation.Branch_Mispredicts,21.72,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C3,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.32,
25.313639601,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C4,Frontend_Bound,21.14,% Slots,,,0.00,5.33,
25.313639601,S0-C4,Bad_Speculation,16.51,% Slots,,,0.00,5.33,
25.313639601,S0-C4,Backend_Bound,26.68,% Slots,,,0.00,5.33,
25.313639601,S0-C4,Retiring,38.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
25.313639601,S0-C4,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.33,
25.313639601,S0-C4,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C4,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.33,
25.313639601,S0-C4,Retiring.Microcode_Sequencer,1.13,% Slots,,idq.ms_uops,0.00,5.06,<==
25.313639601,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.09,
25.313639601,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.83,% Clocks,,idq.ms_switches,0.00,5.07,
25.313639601,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
25.313639601,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
25.313639601,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C5,Frontend_Bound,28.79,% Slots,,,0.00,5.33,<==
25.313639601,S0-C5,Bad_Speculation,17.03,% Slots,,,0.00,5.33,
25.313639601,S0-C5,Backend_Bound,20.36,% Slots,,,0.00,5.33,
25.313639601,S0-C5,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C5,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.32,
25.313639601,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
25.313639601,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C6,Frontend_Bound,34.06,% Slots,,,0.00,5.33,
25.313639601,S0-C6,Bad_Speculation,10.81,% Slots,,,0.00,5.33,
25.313639601,S0-C6,Backend_Bound,26.76,% Slots,,,0.00,5.33,
25.313639601,S0-C6,Frontend_Bound.Frontend_Latency,49.49,% Slots,,rs_events.empty_end,0.00,5.33,
25.313639601,S0-C6,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.313639601,S0-C6,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.33,
25.313639601,S0-C6,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.33,
25.313639601,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.08,
25.313639601,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
25.313639601,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.52,% Clocks,,,0.00,5.32,
25.313639601,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C7,Frontend_Bound,35.40,% Slots,,,0.00,5.34,
25.313639601,S0-C7,Bad_Speculation,10.08,% Slots,,,0.00,5.34,
25.313639601,S0-C7,Backend_Bound,14.95,% Slots,,,0.00,5.34,
25.313639601,S0-C7,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.33,<==
25.313639601,S0-C7,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.09,
25.313639601,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C0,Frontend_Bound,31.45,% Slots,,,0.00,5.33,<==
25.313639601,S1-C0,Bad_Speculation,15.34,% Slots,,,0.00,5.33,
25.313639601,S1-C0,Backend_Bound,22.53,% Slots,,,0.00,5.33,
25.313639601,S1-C0,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.32,
25.313639601,S1-C0,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S1-C0,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.32,
25.313639601,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.08,
25.313639601,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.93,% Core_Clocks,,,0.00,5.32,
25.313639601,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.07,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.00,% Clocks,,,0.00,5.32,
25.313639601,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C1,Frontend_Bound,35.38,% Slots,,,0.00,5.33,
25.313639601,S1-C1,Bad_Speculation,18.00,% Slots,,,0.00,5.33,
25.313639601,S1-C1,Backend_Bound,19.21,% Slots,,,0.00,5.33,
25.313639601,S1-C1,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C1,Frontend_Bound.Frontend_Bandwidth,31.32,% Slots,,,0.00,5.32,
25.313639601,S1-C1,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S1-C1,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.32,
25.313639601,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.13,% Core_Clocks,,,0.00,5.32,<==
25.313639601,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.81,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C2,Frontend_Bound,42.01,% Slots,,,0.00,5.33,
25.313639601,S1-C2,Bad_Speculation,12.99,% Slots,,,0.00,5.33,
25.313639601,S1-C2,Backend_Bound,19.77,% Slots,,,0.00,5.33,
25.313639601,S1-C2,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.33,
25.313639601,S1-C2,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S1-C2,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.32,
25.313639601,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.97,% Clocks,,,0.00,5.09,
25.313639601,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.77,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.87,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C3,Frontend_Bound,22.16,% Slots,,,0.00,5.33,
25.313639601,S1-C3,Backend_Bound,57.49,% Slots,,,0.00,5.33,
25.313639601,S1-C3,Retiring,15.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
25.313639601,S1-C3,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C3,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.32,
25.313639601,S1-C3,Backend_Bound.Core_Bound,36.94,% Slots,,,0.00,5.32,<==
25.313639601,S1-C3,Retiring.Microcode_Sequencer,4.05,% Slots,,idq.ms_uops,0.00,5.06,
25.313639601,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.08,
25.313639601,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.313639601,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.08,
25.313639601,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
25.313639601,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C4,Frontend_Bound,41.75,% Slots,,,0.00,5.33,
25.313639601,S1-C4,Bad_Speculation,13.10,% Slots,,,0.00,5.33,
25.313639601,S1-C4,Backend_Bound,17.46,% Slots,,,0.00,5.33,
25.313639601,S1-C4,Frontend_Bound.Frontend_Latency,35.12,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.72,% Slots,,,0.00,5.32,
25.313639601,S1-C4,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.313639601,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.09,
25.313639601,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
25.313639601,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.06,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.51,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C5,Frontend_Bound,31.91,% Slots,,,0.00,5.33,
25.313639601,S1-C5,Bad_Speculation,18.79,% Slots,,,0.00,5.33,
25.313639601,S1-C5,Frontend_Bound.Frontend_Latency,22.10,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.32,
25.313639601,S1-C5,Bad_Speculation.Branch_Mispredicts,18.55,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.313639601,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,<==
25.313639601,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.39,% Core_Clocks,,,0.00,5.32,
25.313639601,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.24,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C6,Frontend_Bound,53.37,% Slots,,,0.00,5.33,
25.313639601,S1-C6,Bad_Speculation,18.72,% Slots,,,0.00,5.33,
25.313639601,S1-C6,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.33,
25.313639601,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.18,% Slots,,,0.00,5.32,
25.313639601,S1-C6,Bad_Speculation.Branch_Mispredicts,18.50,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.313639601,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.06,
25.313639601,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
25.313639601,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.38,% Core_Clocks,,,0.00,5.33,<==
25.313639601,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.66,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C7,Frontend_Bound,31.70,% Slots,,,0.00,5.33,
25.313639601,S1-C7,Bad_Speculation,12.95,% Slots,,,0.00,5.33,
25.313639601,S1-C7,Backend_Bound,32.22,% Slots,,,0.00,5.33,<==
25.313639601,S1-C7,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.32,
25.313639601,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.32,
25.313639601,S1-C7,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.33,
25.313639601,S1-C7,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.32,
25.313639601,S1-C7,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.32,
25.313639601,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.50,% Clocks,,,0.00,5.06,
25.313639601,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
25.313639601,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.43,% Core_Clocks,,,0.00,5.32,
25.313639601,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.29,% Core_Clocks,,,0.00,5.33,
25.313639601,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
25.313639601,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
25.313639601,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
25.313639601,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
