#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CV_IN */
CV_IN__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CV_IN__0__MASK EQU 0x10
CV_IN__0__PC EQU CYREG_PRT2_PC4
CV_IN__0__PORT EQU 2
CV_IN__0__SHIFT EQU 4
CV_IN__AG EQU CYREG_PRT2_AG
CV_IN__AMUX EQU CYREG_PRT2_AMUX
CV_IN__BIE EQU CYREG_PRT2_BIE
CV_IN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CV_IN__BYP EQU CYREG_PRT2_BYP
CV_IN__CTL EQU CYREG_PRT2_CTL
CV_IN__DM0 EQU CYREG_PRT2_DM0
CV_IN__DM1 EQU CYREG_PRT2_DM1
CV_IN__DM2 EQU CYREG_PRT2_DM2
CV_IN__DR EQU CYREG_PRT2_DR
CV_IN__INP_DIS EQU CYREG_PRT2_INP_DIS
CV_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CV_IN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CV_IN__LCD_EN EQU CYREG_PRT2_LCD_EN
CV_IN__MASK EQU 0x10
CV_IN__PORT EQU 2
CV_IN__PRT EQU CYREG_PRT2_PRT
CV_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CV_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CV_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CV_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CV_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CV_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CV_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CV_IN__PS EQU CYREG_PRT2_PS
CV_IN__SHIFT EQU 4
CV_IN__SLW EQU CYREG_PRT2_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_1__0__MASK EQU 0x10
Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_1__0__PORT EQU 15
Pin_1__0__SHIFT EQU 4
Pin_1__AG EQU CYREG_PRT15_AG
Pin_1__AMUX EQU CYREG_PRT15_AMUX
Pin_1__BIE EQU CYREG_PRT15_BIE
Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_1__BYP EQU CYREG_PRT15_BYP
Pin_1__CTL EQU CYREG_PRT15_CTL
Pin_1__DM0 EQU CYREG_PRT15_DM0
Pin_1__DM1 EQU CYREG_PRT15_DM1
Pin_1__DM2 EQU CYREG_PRT15_DM2
Pin_1__DR EQU CYREG_PRT15_DR
Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_1__MASK EQU 0x10
Pin_1__PORT EQU 15
Pin_1__PRT EQU CYREG_PRT15_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_1__PS EQU CYREG_PRT15_PS
Pin_1__SHIFT EQU 4
Pin_1__SLW EQU CYREG_PRT15_SLW

/* Comp_1_ctComp */
Comp_1_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_1_ctComp__CMP_MASK EQU 0x01
Comp_1_ctComp__CMP_NUMBER EQU 0
Comp_1_ctComp__CR EQU CYREG_CMP0_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x01
Comp_1_ctComp__LUT__MSK_SHIFT EQU 0
Comp_1_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x01
Comp_1_ctComp__LUT__SR_SHIFT EQU 0
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x01
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x01
Comp_1_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x01
Comp_1_ctComp__WRK_SHIFT EQU 0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* FM_Input */
FM_Input__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
FM_Input__0__MASK EQU 0x40
FM_Input__0__PC EQU CYREG_PRT2_PC6
FM_Input__0__PORT EQU 2
FM_Input__0__SHIFT EQU 6
FM_Input__AG EQU CYREG_PRT2_AG
FM_Input__AMUX EQU CYREG_PRT2_AMUX
FM_Input__BIE EQU CYREG_PRT2_BIE
FM_Input__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FM_Input__BYP EQU CYREG_PRT2_BYP
FM_Input__CTL EQU CYREG_PRT2_CTL
FM_Input__DM0 EQU CYREG_PRT2_DM0
FM_Input__DM1 EQU CYREG_PRT2_DM1
FM_Input__DM2 EQU CYREG_PRT2_DM2
FM_Input__DR EQU CYREG_PRT2_DR
FM_Input__INP_DIS EQU CYREG_PRT2_INP_DIS
FM_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
FM_Input__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FM_Input__LCD_EN EQU CYREG_PRT2_LCD_EN
FM_Input__MASK EQU 0x40
FM_Input__PORT EQU 2
FM_Input__PRT EQU CYREG_PRT2_PRT
FM_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FM_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FM_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FM_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FM_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FM_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FM_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FM_Input__PS EQU CYREG_PRT2_PS
FM_Input__SHIFT EQU 6
FM_Input__SLW EQU CYREG_PRT2_SLW

/* MIDI_IN1 */
MIDI_IN1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
MIDI_IN1__0__MASK EQU 0x01
MIDI_IN1__0__PC EQU CYREG_IO_PC_PRT15_PC0
MIDI_IN1__0__PORT EQU 15
MIDI_IN1__0__SHIFT EQU 0
MIDI_IN1__AG EQU CYREG_PRT15_AG
MIDI_IN1__AMUX EQU CYREG_PRT15_AMUX
MIDI_IN1__BIE EQU CYREG_PRT15_BIE
MIDI_IN1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MIDI_IN1__BYP EQU CYREG_PRT15_BYP
MIDI_IN1__CTL EQU CYREG_PRT15_CTL
MIDI_IN1__DM0 EQU CYREG_PRT15_DM0
MIDI_IN1__DM1 EQU CYREG_PRT15_DM1
MIDI_IN1__DM2 EQU CYREG_PRT15_DM2
MIDI_IN1__DR EQU CYREG_PRT15_DR
MIDI_IN1__INP_DIS EQU CYREG_PRT15_INP_DIS
MIDI_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MIDI_IN1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MIDI_IN1__LCD_EN EQU CYREG_PRT15_LCD_EN
MIDI_IN1__MASK EQU 0x01
MIDI_IN1__PORT EQU 15
MIDI_IN1__PRT EQU CYREG_PRT15_PRT
MIDI_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MIDI_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MIDI_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MIDI_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MIDI_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MIDI_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MIDI_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MIDI_IN1__PS EQU CYREG_PRT15_PS
MIDI_IN1__SHIFT EQU 0
MIDI_IN1__SLW EQU CYREG_PRT15_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

/* MIDI_OUT1 */
MIDI_OUT1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
MIDI_OUT1__0__MASK EQU 0x08
MIDI_OUT1__0__PC EQU CYREG_PRT3_PC3
MIDI_OUT1__0__PORT EQU 3
MIDI_OUT1__0__SHIFT EQU 3
MIDI_OUT1__AG EQU CYREG_PRT3_AG
MIDI_OUT1__AMUX EQU CYREG_PRT3_AMUX
MIDI_OUT1__BIE EQU CYREG_PRT3_BIE
MIDI_OUT1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MIDI_OUT1__BYP EQU CYREG_PRT3_BYP
MIDI_OUT1__CTL EQU CYREG_PRT3_CTL
MIDI_OUT1__DM0 EQU CYREG_PRT3_DM0
MIDI_OUT1__DM1 EQU CYREG_PRT3_DM1
MIDI_OUT1__DM2 EQU CYREG_PRT3_DM2
MIDI_OUT1__DR EQU CYREG_PRT3_DR
MIDI_OUT1__INP_DIS EQU CYREG_PRT3_INP_DIS
MIDI_OUT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MIDI_OUT1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MIDI_OUT1__LCD_EN EQU CYREG_PRT3_LCD_EN
MIDI_OUT1__MASK EQU 0x08
MIDI_OUT1__PORT EQU 3
MIDI_OUT1__PRT EQU CYREG_PRT3_PRT
MIDI_OUT1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MIDI_OUT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MIDI_OUT1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MIDI_OUT1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MIDI_OUT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MIDI_OUT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MIDI_OUT1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MIDI_OUT1__PS EQU CYREG_PRT3_PS
MIDI_OUT1__SHIFT EQU 3
MIDI_OUT1__SLW EQU CYREG_PRT3_SLW

/* OSC1_Comp_ctComp */
OSC1_Comp_ctComp__CLK EQU CYREG_CMP2_CLK
OSC1_Comp_ctComp__CMP_MASK EQU 0x04
OSC1_Comp_ctComp__CMP_NUMBER EQU 2
OSC1_Comp_ctComp__CR EQU CYREG_CMP2_CR
OSC1_Comp_ctComp__LUT__CR EQU CYREG_LUT2_CR
OSC1_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
OSC1_Comp_ctComp__LUT__MSK_MASK EQU 0x04
OSC1_Comp_ctComp__LUT__MSK_SHIFT EQU 2
OSC1_Comp_ctComp__LUT__MX EQU CYREG_LUT2_MX
OSC1_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
OSC1_Comp_ctComp__LUT__SR_MASK EQU 0x04
OSC1_Comp_ctComp__LUT__SR_SHIFT EQU 2
OSC1_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
OSC1_Comp_ctComp__PM_ACT_MSK EQU 0x04
OSC1_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
OSC1_Comp_ctComp__PM_STBY_MSK EQU 0x04
OSC1_Comp_ctComp__SW0 EQU CYREG_CMP2_SW0
OSC1_Comp_ctComp__SW2 EQU CYREG_CMP2_SW2
OSC1_Comp_ctComp__SW3 EQU CYREG_CMP2_SW3
OSC1_Comp_ctComp__SW4 EQU CYREG_CMP2_SW4
OSC1_Comp_ctComp__SW6 EQU CYREG_CMP2_SW6
OSC1_Comp_ctComp__TR0 EQU CYREG_CMP2_TR0
OSC1_Comp_ctComp__TR1 EQU CYREG_CMP2_TR1
OSC1_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
OSC1_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
OSC1_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
OSC1_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
OSC1_Comp_ctComp__WRK EQU CYREG_CMP_WRK
OSC1_Comp_ctComp__WRK_MASK EQU 0x04
OSC1_Comp_ctComp__WRK_SHIFT EQU 2

/* USBMIDI_1_arb_int */
USBMIDI_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_arb_int__INTC_MASK EQU 0x400000
USBMIDI_1_arb_int__INTC_NUMBER EQU 22
USBMIDI_1_arb_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBMIDI_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_bus_reset */
USBMIDI_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_bus_reset__INTC_MASK EQU 0x800000
USBMIDI_1_bus_reset__INTC_NUMBER EQU 23
USBMIDI_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBMIDI_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBMIDI_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_Dm */
USBMIDI_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBMIDI_1_Dm__0__MASK EQU 0x80
USBMIDI_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBMIDI_1_Dm__0__PORT EQU 15
USBMIDI_1_Dm__0__SHIFT EQU 7
USBMIDI_1_Dm__AG EQU CYREG_PRT15_AG
USBMIDI_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBMIDI_1_Dm__BIE EQU CYREG_PRT15_BIE
USBMIDI_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBMIDI_1_Dm__BYP EQU CYREG_PRT15_BYP
USBMIDI_1_Dm__CTL EQU CYREG_PRT15_CTL
USBMIDI_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBMIDI_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBMIDI_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBMIDI_1_Dm__DR EQU CYREG_PRT15_DR
USBMIDI_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBMIDI_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBMIDI_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBMIDI_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBMIDI_1_Dm__MASK EQU 0x80
USBMIDI_1_Dm__PORT EQU 15
USBMIDI_1_Dm__PRT EQU CYREG_PRT15_PRT
USBMIDI_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBMIDI_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBMIDI_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBMIDI_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBMIDI_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBMIDI_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBMIDI_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBMIDI_1_Dm__PS EQU CYREG_PRT15_PS
USBMIDI_1_Dm__SHIFT EQU 7
USBMIDI_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBMIDI_1_Dp */
USBMIDI_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBMIDI_1_Dp__0__MASK EQU 0x40
USBMIDI_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBMIDI_1_Dp__0__PORT EQU 15
USBMIDI_1_Dp__0__SHIFT EQU 6
USBMIDI_1_Dp__AG EQU CYREG_PRT15_AG
USBMIDI_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBMIDI_1_Dp__BIE EQU CYREG_PRT15_BIE
USBMIDI_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBMIDI_1_Dp__BYP EQU CYREG_PRT15_BYP
USBMIDI_1_Dp__CTL EQU CYREG_PRT15_CTL
USBMIDI_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBMIDI_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBMIDI_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBMIDI_1_Dp__DR EQU CYREG_PRT15_DR
USBMIDI_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBMIDI_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBMIDI_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBMIDI_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBMIDI_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBMIDI_1_Dp__MASK EQU 0x40
USBMIDI_1_Dp__PORT EQU 15
USBMIDI_1_Dp__PRT EQU CYREG_PRT15_PRT
USBMIDI_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBMIDI_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBMIDI_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBMIDI_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBMIDI_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBMIDI_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBMIDI_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBMIDI_1_Dp__PS EQU CYREG_PRT15_PS
USBMIDI_1_Dp__SHIFT EQU 6
USBMIDI_1_Dp__SLW EQU CYREG_PRT15_SLW
USBMIDI_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBMIDI_1_dp_int */
USBMIDI_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_dp_int__INTC_MASK EQU 0x1000
USBMIDI_1_dp_int__INTC_NUMBER EQU 12
USBMIDI_1_dp_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBMIDI_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_0 */
USBMIDI_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_0__INTC_MASK EQU 0x1000000
USBMIDI_1_ep_0__INTC_NUMBER EQU 24
USBMIDI_1_ep_0__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBMIDI_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_1 */
USBMIDI_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_1__INTC_MASK EQU 0x10
USBMIDI_1_ep_1__INTC_NUMBER EQU 4
USBMIDI_1_ep_1__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBMIDI_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_ep_2 */
USBMIDI_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_2__INTC_MASK EQU 0x20
USBMIDI_1_ep_2__INTC_NUMBER EQU 5
USBMIDI_1_ep_2__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBMIDI_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_sof_int */
USBMIDI_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_sof_int__INTC_MASK EQU 0x200000
USBMIDI_1_sof_int__INTC_NUMBER EQU 21
USBMIDI_1_sof_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBMIDI_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBMIDI_1_USB */
USBMIDI_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBMIDI_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBMIDI_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBMIDI_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBMIDI_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBMIDI_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBMIDI_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBMIDI_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBMIDI_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBMIDI_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBMIDI_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBMIDI_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBMIDI_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBMIDI_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBMIDI_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBMIDI_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBMIDI_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBMIDI_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBMIDI_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBMIDI_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBMIDI_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBMIDI_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBMIDI_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBMIDI_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBMIDI_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBMIDI_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBMIDI_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBMIDI_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBMIDI_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBMIDI_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBMIDI_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBMIDI_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBMIDI_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBMIDI_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBMIDI_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBMIDI_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBMIDI_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBMIDI_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBMIDI_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBMIDI_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBMIDI_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBMIDI_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBMIDI_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBMIDI_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBMIDI_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBMIDI_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBMIDI_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBMIDI_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBMIDI_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBMIDI_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBMIDI_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBMIDI_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBMIDI_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBMIDI_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBMIDI_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBMIDI_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBMIDI_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBMIDI_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBMIDI_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBMIDI_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBMIDI_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBMIDI_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBMIDI_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBMIDI_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBMIDI_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBMIDI_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBMIDI_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBMIDI_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBMIDI_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBMIDI_1_USB__CR0 EQU CYREG_USB_CR0
USBMIDI_1_USB__CR1 EQU CYREG_USB_CR1
USBMIDI_1_USB__CWA EQU CYREG_USB_CWA
USBMIDI_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBMIDI_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBMIDI_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBMIDI_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBMIDI_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBMIDI_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBMIDI_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBMIDI_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBMIDI_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBMIDI_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBMIDI_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBMIDI_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBMIDI_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBMIDI_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBMIDI_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBMIDI_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBMIDI_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBMIDI_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBMIDI_1_USB__PM_ACT_MSK EQU 0x01
USBMIDI_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBMIDI_1_USB__PM_STBY_MSK EQU 0x01
USBMIDI_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBMIDI_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBMIDI_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBMIDI_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBMIDI_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBMIDI_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBMIDI_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBMIDI_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBMIDI_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBMIDI_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBMIDI_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBMIDI_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBMIDI_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBMIDI_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBMIDI_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBMIDI_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBMIDI_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBMIDI_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBMIDI_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBMIDI_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBMIDI_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBMIDI_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBMIDI_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBMIDI_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBMIDI_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBMIDI_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBMIDI_1_USB__SOF0 EQU CYREG_USB_SOF0
USBMIDI_1_USB__SOF1 EQU CYREG_USB_SOF1
USBMIDI_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBMIDI_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBMIDI_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* MIDI1_UART_BUART */
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
MIDI1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sRX_RxSts__3__POS EQU 3
MIDI1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
MIDI1_UART_BUART_sRX_RxSts__4__POS EQU 4
MIDI1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
MIDI1_UART_BUART_sRX_RxSts__5__POS EQU 5
MIDI1_UART_BUART_sRX_RxSts__MASK EQU 0x38
MIDI1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MIDI1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
MIDI1_UART_BUART_sTX_TxSts__0__POS EQU 0
MIDI1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
MIDI1_UART_BUART_sTX_TxSts__1__POS EQU 1
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
MIDI1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
MIDI1_UART_BUART_sTX_TxSts__2__POS EQU 2
MIDI1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sTX_TxSts__3__POS EQU 3
MIDI1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
MIDI1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
MIDI1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* MIDI1_UART_IntClock */
MIDI1_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
MIDI1_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
MIDI1_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
MIDI1_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
MIDI1_UART_IntClock__INDEX EQU 0x02
MIDI1_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MIDI1_UART_IntClock__PM_ACT_MSK EQU 0x04
MIDI1_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MIDI1_UART_IntClock__PM_STBY_MSK EQU 0x04

/* MIDI1_UART_RXInternalInterrupt */
MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_RXInternalInterrupt__INTC_MASK EQU 0x04
MIDI1_UART_RXInternalInterrupt__INTC_NUMBER EQU 2
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_TXInternalInterrupt__INTC_MASK EQU 0x08
MIDI1_UART_TXInternalInterrupt__INTC_NUMBER EQU 3
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OSC1_IDAC8_SAW_viDAC8 */
OSC1_IDAC8_SAW_viDAC8__CR0 EQU CYREG_DAC1_CR0
OSC1_IDAC8_SAW_viDAC8__CR1 EQU CYREG_DAC1_CR1
OSC1_IDAC8_SAW_viDAC8__D EQU CYREG_DAC1_D
OSC1_IDAC8_SAW_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
OSC1_IDAC8_SAW_viDAC8__PM_ACT_MSK EQU 0x02
OSC1_IDAC8_SAW_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
OSC1_IDAC8_SAW_viDAC8__PM_STBY_MSK EQU 0x02
OSC1_IDAC8_SAW_viDAC8__STROBE EQU CYREG_DAC1_STROBE
OSC1_IDAC8_SAW_viDAC8__SW0 EQU CYREG_DAC1_SW0
OSC1_IDAC8_SAW_viDAC8__SW2 EQU CYREG_DAC1_SW2
OSC1_IDAC8_SAW_viDAC8__SW3 EQU CYREG_DAC1_SW3
OSC1_IDAC8_SAW_viDAC8__SW4 EQU CYREG_DAC1_SW4
OSC1_IDAC8_SAW_viDAC8__TR EQU CYREG_DAC1_TR
OSC1_IDAC8_SAW_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
OSC1_IDAC8_SAW_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
OSC1_IDAC8_SAW_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
OSC1_IDAC8_SAW_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
OSC1_IDAC8_SAW_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
OSC1_IDAC8_SAW_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
OSC1_IDAC8_SAW_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
OSC1_IDAC8_SAW_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
OSC1_IDAC8_SAW_viDAC8__TST EQU CYREG_DAC1_TST

/* OSC1_IDAC8_viDAC8 */
OSC1_IDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
OSC1_IDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
OSC1_IDAC8_viDAC8__D EQU CYREG_DAC0_D
OSC1_IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
OSC1_IDAC8_viDAC8__PM_ACT_MSK EQU 0x01
OSC1_IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
OSC1_IDAC8_viDAC8__PM_STBY_MSK EQU 0x01
OSC1_IDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
OSC1_IDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
OSC1_IDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
OSC1_IDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
OSC1_IDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
OSC1_IDAC8_viDAC8__TR EQU CYREG_DAC0_TR
OSC1_IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
OSC1_IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
OSC1_IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
OSC1_IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
OSC1_IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
OSC1_IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
OSC1_IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
OSC1_IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
OSC1_IDAC8_viDAC8__TST EQU CYREG_DAC0_TST

/* OSC1_PW_In */
OSC1_PW_In__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
OSC1_PW_In__0__MASK EQU 0x08
OSC1_PW_In__0__PC EQU CYREG_PRT0_PC3
OSC1_PW_In__0__PORT EQU 0
OSC1_PW_In__0__SHIFT EQU 3
OSC1_PW_In__AG EQU CYREG_PRT0_AG
OSC1_PW_In__AMUX EQU CYREG_PRT0_AMUX
OSC1_PW_In__BIE EQU CYREG_PRT0_BIE
OSC1_PW_In__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC1_PW_In__BYP EQU CYREG_PRT0_BYP
OSC1_PW_In__CTL EQU CYREG_PRT0_CTL
OSC1_PW_In__DM0 EQU CYREG_PRT0_DM0
OSC1_PW_In__DM1 EQU CYREG_PRT0_DM1
OSC1_PW_In__DM2 EQU CYREG_PRT0_DM2
OSC1_PW_In__DR EQU CYREG_PRT0_DR
OSC1_PW_In__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC1_PW_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC1_PW_In__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC1_PW_In__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC1_PW_In__MASK EQU 0x08
OSC1_PW_In__PORT EQU 0
OSC1_PW_In__PRT EQU CYREG_PRT0_PRT
OSC1_PW_In__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC1_PW_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC1_PW_In__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC1_PW_In__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC1_PW_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC1_PW_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC1_PW_In__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC1_PW_In__PS EQU CYREG_PRT0_PS
OSC1_PW_In__SHIFT EQU 3
OSC1_PW_In__SLW EQU CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* OSC1_Saw_Out */
OSC1_Saw_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
OSC1_Saw_Out__0__MASK EQU 0x40
OSC1_Saw_Out__0__PC EQU CYREG_PRT3_PC6
OSC1_Saw_Out__0__PORT EQU 3
OSC1_Saw_Out__0__SHIFT EQU 6
OSC1_Saw_Out__AG EQU CYREG_PRT3_AG
OSC1_Saw_Out__AMUX EQU CYREG_PRT3_AMUX
OSC1_Saw_Out__BIE EQU CYREG_PRT3_BIE
OSC1_Saw_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC1_Saw_Out__BYP EQU CYREG_PRT3_BYP
OSC1_Saw_Out__CTL EQU CYREG_PRT3_CTL
OSC1_Saw_Out__DM0 EQU CYREG_PRT3_DM0
OSC1_Saw_Out__DM1 EQU CYREG_PRT3_DM1
OSC1_Saw_Out__DM2 EQU CYREG_PRT3_DM2
OSC1_Saw_Out__DR EQU CYREG_PRT3_DR
OSC1_Saw_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC1_Saw_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC1_Saw_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC1_Saw_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC1_Saw_Out__MASK EQU 0x40
OSC1_Saw_Out__PORT EQU 3
OSC1_Saw_Out__PRT EQU CYREG_PRT3_PRT
OSC1_Saw_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC1_Saw_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC1_Saw_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC1_Saw_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC1_Saw_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC1_Saw_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC1_Saw_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC1_Saw_Out__PS EQU CYREG_PRT3_PS
OSC1_Saw_Out__SHIFT EQU 6
OSC1_Saw_Out__SLW EQU CYREG_PRT3_SLW

/* OSC1_Saw_Out_Cap */
OSC1_Saw_Out_Cap__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
OSC1_Saw_Out_Cap__0__MASK EQU 0x80
OSC1_Saw_Out_Cap__0__PC EQU CYREG_PRT1_PC7
OSC1_Saw_Out_Cap__0__PORT EQU 1
OSC1_Saw_Out_Cap__0__SHIFT EQU 7
OSC1_Saw_Out_Cap__AG EQU CYREG_PRT1_AG
OSC1_Saw_Out_Cap__AMUX EQU CYREG_PRT1_AMUX
OSC1_Saw_Out_Cap__BIE EQU CYREG_PRT1_BIE
OSC1_Saw_Out_Cap__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_Saw_Out_Cap__BYP EQU CYREG_PRT1_BYP
OSC1_Saw_Out_Cap__CTL EQU CYREG_PRT1_CTL
OSC1_Saw_Out_Cap__DM0 EQU CYREG_PRT1_DM0
OSC1_Saw_Out_Cap__DM1 EQU CYREG_PRT1_DM1
OSC1_Saw_Out_Cap__DM2 EQU CYREG_PRT1_DM2
OSC1_Saw_Out_Cap__DR EQU CYREG_PRT1_DR
OSC1_Saw_Out_Cap__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_Saw_Out_Cap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_Saw_Out_Cap__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_Saw_Out_Cap__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_Saw_Out_Cap__MASK EQU 0x80
OSC1_Saw_Out_Cap__PORT EQU 1
OSC1_Saw_Out_Cap__PRT EQU CYREG_PRT1_PRT
OSC1_Saw_Out_Cap__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_Saw_Out_Cap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_Saw_Out_Cap__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_Saw_Out_Cap__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_Saw_Out_Cap__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_Saw_Out_Cap__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_Saw_Out_Cap__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_Saw_Out_Cap__PS EQU CYREG_PRT1_PS
OSC1_Saw_Out_Cap__SHIFT EQU 7
OSC1_Saw_Out_Cap__SLW EQU CYREG_PRT1_SLW

/* OSC1_Tri_Cap */
OSC1_Tri_Cap__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
OSC1_Tri_Cap__0__MASK EQU 0x40
OSC1_Tri_Cap__0__PC EQU CYREG_PRT0_PC6
OSC1_Tri_Cap__0__PORT EQU 0
OSC1_Tri_Cap__0__SHIFT EQU 6
OSC1_Tri_Cap__AG EQU CYREG_PRT0_AG
OSC1_Tri_Cap__AMUX EQU CYREG_PRT0_AMUX
OSC1_Tri_Cap__BIE EQU CYREG_PRT0_BIE
OSC1_Tri_Cap__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC1_Tri_Cap__BYP EQU CYREG_PRT0_BYP
OSC1_Tri_Cap__CTL EQU CYREG_PRT0_CTL
OSC1_Tri_Cap__DM0 EQU CYREG_PRT0_DM0
OSC1_Tri_Cap__DM1 EQU CYREG_PRT0_DM1
OSC1_Tri_Cap__DM2 EQU CYREG_PRT0_DM2
OSC1_Tri_Cap__DR EQU CYREG_PRT0_DR
OSC1_Tri_Cap__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC1_Tri_Cap__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC1_Tri_Cap__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC1_Tri_Cap__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC1_Tri_Cap__MASK EQU 0x40
OSC1_Tri_Cap__PORT EQU 0
OSC1_Tri_Cap__PRT EQU CYREG_PRT0_PRT
OSC1_Tri_Cap__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC1_Tri_Cap__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC1_Tri_Cap__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC1_Tri_Cap__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC1_Tri_Cap__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC1_Tri_Cap__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC1_Tri_Cap__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC1_Tri_Cap__PS EQU CYREG_PRT0_PS
OSC1_Tri_Cap__SHIFT EQU 6
OSC1_Tri_Cap__SLW EQU CYREG_PRT0_SLW

/* OSC1_Tri_Out */
OSC1_Tri_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
OSC1_Tri_Out__0__MASK EQU 0x02
OSC1_Tri_Out__0__PC EQU CYREG_PRT0_PC1
OSC1_Tri_Out__0__PORT EQU 0
OSC1_Tri_Out__0__SHIFT EQU 1
OSC1_Tri_Out__AG EQU CYREG_PRT0_AG
OSC1_Tri_Out__AMUX EQU CYREG_PRT0_AMUX
OSC1_Tri_Out__BIE EQU CYREG_PRT0_BIE
OSC1_Tri_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OSC1_Tri_Out__BYP EQU CYREG_PRT0_BYP
OSC1_Tri_Out__CTL EQU CYREG_PRT0_CTL
OSC1_Tri_Out__DM0 EQU CYREG_PRT0_DM0
OSC1_Tri_Out__DM1 EQU CYREG_PRT0_DM1
OSC1_Tri_Out__DM2 EQU CYREG_PRT0_DM2
OSC1_Tri_Out__DR EQU CYREG_PRT0_DR
OSC1_Tri_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
OSC1_Tri_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
OSC1_Tri_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OSC1_Tri_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
OSC1_Tri_Out__MASK EQU 0x02
OSC1_Tri_Out__PORT EQU 0
OSC1_Tri_Out__PRT EQU CYREG_PRT0_PRT
OSC1_Tri_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OSC1_Tri_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OSC1_Tri_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OSC1_Tri_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OSC1_Tri_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OSC1_Tri_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OSC1_Tri_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OSC1_Tri_Out__PS EQU CYREG_PRT0_PS
OSC1_Tri_Out__SHIFT EQU 1
OSC1_Tri_Out__SLW EQU CYREG_PRT0_SLW

/* OSC1_Hard_Sync */
OSC1_Hard_Sync__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
OSC1_Hard_Sync__0__MASK EQU 0x20
OSC1_Hard_Sync__0__PC EQU CYREG_PRT1_PC5
OSC1_Hard_Sync__0__PORT EQU 1
OSC1_Hard_Sync__0__SHIFT EQU 5
OSC1_Hard_Sync__AG EQU CYREG_PRT1_AG
OSC1_Hard_Sync__AMUX EQU CYREG_PRT1_AMUX
OSC1_Hard_Sync__BIE EQU CYREG_PRT1_BIE
OSC1_Hard_Sync__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_Hard_Sync__BYP EQU CYREG_PRT1_BYP
OSC1_Hard_Sync__CTL EQU CYREG_PRT1_CTL
OSC1_Hard_Sync__DM0 EQU CYREG_PRT1_DM0
OSC1_Hard_Sync__DM1 EQU CYREG_PRT1_DM1
OSC1_Hard_Sync__DM2 EQU CYREG_PRT1_DM2
OSC1_Hard_Sync__DR EQU CYREG_PRT1_DR
OSC1_Hard_Sync__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_Hard_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_Hard_Sync__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_Hard_Sync__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_Hard_Sync__MASK EQU 0x20
OSC1_Hard_Sync__PORT EQU 1
OSC1_Hard_Sync__PRT EQU CYREG_PRT1_PRT
OSC1_Hard_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_Hard_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_Hard_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_Hard_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_Hard_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_Hard_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_Hard_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_Hard_Sync__PS EQU CYREG_PRT1_PS
OSC1_Hard_Sync__SHIFT EQU 5
OSC1_Hard_Sync__SLW EQU CYREG_PRT1_SLW

/* OSC1_Pulse_Out */
OSC1_Pulse_Out__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
OSC1_Pulse_Out__0__MASK EQU 0x40
OSC1_Pulse_Out__0__PC EQU CYREG_PRT1_PC6
OSC1_Pulse_Out__0__PORT EQU 1
OSC1_Pulse_Out__0__SHIFT EQU 6
OSC1_Pulse_Out__AG EQU CYREG_PRT1_AG
OSC1_Pulse_Out__AMUX EQU CYREG_PRT1_AMUX
OSC1_Pulse_Out__BIE EQU CYREG_PRT1_BIE
OSC1_Pulse_Out__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OSC1_Pulse_Out__BYP EQU CYREG_PRT1_BYP
OSC1_Pulse_Out__CTL EQU CYREG_PRT1_CTL
OSC1_Pulse_Out__DM0 EQU CYREG_PRT1_DM0
OSC1_Pulse_Out__DM1 EQU CYREG_PRT1_DM1
OSC1_Pulse_Out__DM2 EQU CYREG_PRT1_DM2
OSC1_Pulse_Out__DR EQU CYREG_PRT1_DR
OSC1_Pulse_Out__INP_DIS EQU CYREG_PRT1_INP_DIS
OSC1_Pulse_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
OSC1_Pulse_Out__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OSC1_Pulse_Out__LCD_EN EQU CYREG_PRT1_LCD_EN
OSC1_Pulse_Out__MASK EQU 0x40
OSC1_Pulse_Out__PORT EQU 1
OSC1_Pulse_Out__PRT EQU CYREG_PRT1_PRT
OSC1_Pulse_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OSC1_Pulse_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OSC1_Pulse_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OSC1_Pulse_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OSC1_Pulse_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OSC1_Pulse_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OSC1_Pulse_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OSC1_Pulse_Out__PS EQU CYREG_PRT1_PS
OSC1_Pulse_Out__SHIFT EQU 6
OSC1_Pulse_Out__SLW EQU CYREG_PRT1_SLW

/* OSC1_Saw_Reset */
OSC1_Saw_Reset__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
OSC1_Saw_Reset__0__MASK EQU 0x20
OSC1_Saw_Reset__0__PC EQU CYREG_PRT3_PC5
OSC1_Saw_Reset__0__PORT EQU 3
OSC1_Saw_Reset__0__SHIFT EQU 5
OSC1_Saw_Reset__AG EQU CYREG_PRT3_AG
OSC1_Saw_Reset__AMUX EQU CYREG_PRT3_AMUX
OSC1_Saw_Reset__BIE EQU CYREG_PRT3_BIE
OSC1_Saw_Reset__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OSC1_Saw_Reset__BYP EQU CYREG_PRT3_BYP
OSC1_Saw_Reset__CTL EQU CYREG_PRT3_CTL
OSC1_Saw_Reset__DM0 EQU CYREG_PRT3_DM0
OSC1_Saw_Reset__DM1 EQU CYREG_PRT3_DM1
OSC1_Saw_Reset__DM2 EQU CYREG_PRT3_DM2
OSC1_Saw_Reset__DR EQU CYREG_PRT3_DR
OSC1_Saw_Reset__INP_DIS EQU CYREG_PRT3_INP_DIS
OSC1_Saw_Reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OSC1_Saw_Reset__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OSC1_Saw_Reset__LCD_EN EQU CYREG_PRT3_LCD_EN
OSC1_Saw_Reset__MASK EQU 0x20
OSC1_Saw_Reset__PORT EQU 3
OSC1_Saw_Reset__PRT EQU CYREG_PRT3_PRT
OSC1_Saw_Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OSC1_Saw_Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OSC1_Saw_Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OSC1_Saw_Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OSC1_Saw_Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OSC1_Saw_Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OSC1_Saw_Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OSC1_Saw_Reset__PS EQU CYREG_PRT3_PS
OSC1_Saw_Reset__SHIFT EQU 5
OSC1_Saw_Reset__SLW EQU CYREG_PRT3_SLW

/* OSC1_Soft_Sync */
OSC1_Soft_Sync__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
OSC1_Soft_Sync__0__MASK EQU 0x20
OSC1_Soft_Sync__0__PC EQU CYREG_IO_PC_PRT15_PC5
OSC1_Soft_Sync__0__PORT EQU 15
OSC1_Soft_Sync__0__SHIFT EQU 5
OSC1_Soft_Sync__AG EQU CYREG_PRT15_AG
OSC1_Soft_Sync__AMUX EQU CYREG_PRT15_AMUX
OSC1_Soft_Sync__BIE EQU CYREG_PRT15_BIE
OSC1_Soft_Sync__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Soft_Sync__BYP EQU CYREG_PRT15_BYP
OSC1_Soft_Sync__CTL EQU CYREG_PRT15_CTL
OSC1_Soft_Sync__DM0 EQU CYREG_PRT15_DM0
OSC1_Soft_Sync__DM1 EQU CYREG_PRT15_DM1
OSC1_Soft_Sync__DM2 EQU CYREG_PRT15_DM2
OSC1_Soft_Sync__DR EQU CYREG_PRT15_DR
OSC1_Soft_Sync__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Soft_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Soft_Sync__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Soft_Sync__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Soft_Sync__MASK EQU 0x20
OSC1_Soft_Sync__PORT EQU 15
OSC1_Soft_Sync__PRT EQU CYREG_PRT15_PRT
OSC1_Soft_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Soft_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Soft_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Soft_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Soft_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Soft_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Soft_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Soft_Sync__PS EQU CYREG_PRT15_PS
OSC1_Soft_Sync__SHIFT EQU 5
OSC1_Soft_Sync__SLW EQU CYREG_PRT15_SLW

/* OSC1_Freq_Timer_TimerUDB */
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
OSC1_Freq_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
OSC1_Freq_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
OSC1_Freq_Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL

/* OSC1_Saw_Preset */
OSC1_Saw_Preset__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
OSC1_Saw_Preset__0__MASK EQU 0x04
OSC1_Saw_Preset__0__PC EQU CYREG_IO_PC_PRT15_PC2
OSC1_Saw_Preset__0__PORT EQU 15
OSC1_Saw_Preset__0__SHIFT EQU 2
OSC1_Saw_Preset__AG EQU CYREG_PRT15_AG
OSC1_Saw_Preset__AMUX EQU CYREG_PRT15_AMUX
OSC1_Saw_Preset__BIE EQU CYREG_PRT15_BIE
OSC1_Saw_Preset__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Saw_Preset__BYP EQU CYREG_PRT15_BYP
OSC1_Saw_Preset__CTL EQU CYREG_PRT15_CTL
OSC1_Saw_Preset__DM0 EQU CYREG_PRT15_DM0
OSC1_Saw_Preset__DM1 EQU CYREG_PRT15_DM1
OSC1_Saw_Preset__DM2 EQU CYREG_PRT15_DM2
OSC1_Saw_Preset__DR EQU CYREG_PRT15_DR
OSC1_Saw_Preset__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Saw_Preset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Saw_Preset__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Saw_Preset__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Saw_Preset__MASK EQU 0x04
OSC1_Saw_Preset__PORT EQU 15
OSC1_Saw_Preset__PRT EQU CYREG_PRT15_PRT
OSC1_Saw_Preset__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Saw_Preset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Saw_Preset__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Saw_Preset__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Saw_Preset__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Saw_Preset__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Saw_Preset__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Saw_Preset__PS EQU CYREG_PRT15_PS
OSC1_Saw_Preset__SHIFT EQU 2
OSC1_Saw_Preset__SLW EQU CYREG_PRT15_SLW

/* OSC1_Square_Out */
OSC1_Square_Out__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
OSC1_Square_Out__0__MASK EQU 0x08
OSC1_Square_Out__0__PC EQU CYREG_IO_PC_PRT15_PC3
OSC1_Square_Out__0__PORT EQU 15
OSC1_Square_Out__0__SHIFT EQU 3
OSC1_Square_Out__AG EQU CYREG_PRT15_AG
OSC1_Square_Out__AMUX EQU CYREG_PRT15_AMUX
OSC1_Square_Out__BIE EQU CYREG_PRT15_BIE
OSC1_Square_Out__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OSC1_Square_Out__BYP EQU CYREG_PRT15_BYP
OSC1_Square_Out__CTL EQU CYREG_PRT15_CTL
OSC1_Square_Out__DM0 EQU CYREG_PRT15_DM0
OSC1_Square_Out__DM1 EQU CYREG_PRT15_DM1
OSC1_Square_Out__DM2 EQU CYREG_PRT15_DM2
OSC1_Square_Out__DR EQU CYREG_PRT15_DR
OSC1_Square_Out__INP_DIS EQU CYREG_PRT15_INP_DIS
OSC1_Square_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
OSC1_Square_Out__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OSC1_Square_Out__LCD_EN EQU CYREG_PRT15_LCD_EN
OSC1_Square_Out__MASK EQU 0x08
OSC1_Square_Out__PORT EQU 15
OSC1_Square_Out__PRT EQU CYREG_PRT15_PRT
OSC1_Square_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OSC1_Square_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OSC1_Square_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OSC1_Square_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OSC1_Square_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OSC1_Square_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OSC1_Square_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OSC1_Square_Out__PS EQU CYREG_PRT15_PS
OSC1_Square_Out__SHIFT EQU 3
OSC1_Square_Out__SLW EQU CYREG_PRT15_SLW

/* OSC1_FM_Sign_Isr */
OSC1_FM_Sign_Isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
OSC1_FM_Sign_Isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
OSC1_FM_Sign_Isr__INTC_MASK EQU 0x01
OSC1_FM_Sign_Isr__INTC_NUMBER EQU 0
OSC1_FM_Sign_Isr__INTC_PRIOR_NUM EQU 7
OSC1_FM_Sign_Isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
OSC1_FM_Sign_Isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
OSC1_FM_Sign_Isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OSC1_Saw_Follower_ABuf */
OSC1_Saw_Follower_ABuf__CR EQU CYREG_OPAMP1_CR
OSC1_Saw_Follower_ABuf__MX EQU CYREG_OPAMP1_MX
OSC1_Saw_Follower_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OSC1_Saw_Follower_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OSC1_Saw_Follower_ABuf__PM_ACT_MSK EQU 0x02
OSC1_Saw_Follower_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OSC1_Saw_Follower_ABuf__PM_STBY_MSK EQU 0x02
OSC1_Saw_Follower_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
OSC1_Saw_Follower_ABuf__SW EQU CYREG_OPAMP1_SW
OSC1_Saw_Follower_ABuf__TR0 EQU CYREG_OPAMP1_TR0
OSC1_Saw_Follower_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* OSC1_Triangle_Follower_ABuf */
OSC1_Triangle_Follower_ABuf__CR EQU CYREG_OPAMP0_CR
OSC1_Triangle_Follower_ABuf__MX EQU CYREG_OPAMP0_MX
OSC1_Triangle_Follower_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
OSC1_Triangle_Follower_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
OSC1_Triangle_Follower_ABuf__PM_ACT_MSK EQU 0x01
OSC1_Triangle_Follower_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
OSC1_Triangle_Follower_ABuf__PM_STBY_MSK EQU 0x01
OSC1_Triangle_Follower_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
OSC1_Triangle_Follower_ABuf__SW EQU CYREG_OPAMP0_SW
OSC1_Triangle_Follower_ABuf__TR0 EQU CYREG_OPAMP0_TR0
OSC1_Triangle_Follower_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
