/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p765vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.765000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.765000 ;
    operating_conditions ( "ssgnp0p765vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.765000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p765vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 26949.200000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.929754, 0.943719, 0.960729, 1.028528, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.929754, 0.943719, 0.960729, 1.028528, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836779, 0.849347, 0.864656, 0.925675, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836779, 0.849347, 0.864656, 0.925675, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015679" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017548" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.929754, 0.943719, 0.960729, 1.028528, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.929754, 0.943719, 0.960729, 1.028528, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836779, 0.849347, 0.864656, 0.925675, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836779, 0.849347, 0.864656, 0.925675, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.015679" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017548" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004044, 0.004044, 0.004044, 0.004044, 0.004044" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004044, 0.004044, 0.004044, 0.004044, 0.004044" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.476256, 0.495936, 0.516126, 0.555926, 0.635526",\
              "0.487326, 0.507006, 0.527196, 0.566996, 0.646596",\
              "0.502726, 0.522406, 0.542596, 0.582396, 0.661996",\
              "0.525586, 0.545266, 0.565456, 0.605256, 0.684856",\
              "0.562836, 0.582516, 0.602706, 0.642506, 0.722106"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.476256, 0.495936, 0.516126, 0.555926, 0.635526",\
              "0.487326, 0.507006, 0.527196, 0.566996, 0.646596",\
              "0.502726, 0.522406, 0.542596, 0.582396, 0.661996",\
              "0.525586, 0.545266, 0.565456, 0.605256, 0.684856",\
              "0.562836, 0.582516, 0.602706, 0.642506, 0.722106"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762",\
              "0.012752, 0.042878, 0.080622, 0.156975, 0.310762"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.569289, 0.592284, 0.617694, 0.668094, 0.768369",\
              "0.582204, 0.605199, 0.630609, 0.681009, 0.781284",\
              "0.600054, 0.623049, 0.648459, 0.698859, 0.799134",\
              "0.627564, 0.650559, 0.675969, 0.726369, 0.826644",\
              "0.670299, 0.693294, 0.718704, 0.769104, 0.869379"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.569289, 0.592284, 0.617694, 0.668094, 0.768369",\
              "0.582204, 0.605199, 0.630609, 0.681009, 0.781284",\
              "0.600054, 0.623049, 0.648459, 0.698859, 0.799134",\
              "0.627564, 0.650559, 0.675969, 0.726369, 0.826644",\
              "0.670299, 0.693294, 0.718704, 0.769104, 0.869379"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125",\
              "0.012721, 0.050783, 0.097703, 0.191913, 0.382125"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.040670 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.163590, 0.177660, 0.196350, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.333186, 0.352401, 0.374766, 0.411411, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.929754, 0.943719, 0.960729, 1.028528, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.929754, 0.943719, 0.960729, 1.028528, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.412642" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.064655" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.599019" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065697" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.053796" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065727" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.326404" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.065712" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.038766" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001529 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.020851" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022196" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.241754, 0.260162, 0.285018, 0.331298, 0.409714",\
              "0.241442, 0.259850, 0.284706, 0.330986, 0.409402",\
              "0.241234, 0.259642, 0.284498, 0.330778, 0.409194",\
              "0.241234, 0.259642, 0.284498, 0.330778, 0.409194",\
              "0.241026, 0.259434, 0.284290, 0.330570, 0.408986"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.241754, 0.260162, 0.285018, 0.331298, 0.409714",\
              "0.241442, 0.259850, 0.284706, 0.330986, 0.409402",\
              "0.241234, 0.259642, 0.284498, 0.330778, 0.409194",\
              "0.241234, 0.259642, 0.284498, 0.330778, 0.409194",\
              "0.241026, 0.259434, 0.284290, 0.330570, 0.408986"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.125860, 0.113460, 0.098260, 0.073160, 0.031560",\
              "0.143660, 0.131260, 0.116060, 0.090960, 0.049360",\
              "0.164360, 0.151960, 0.136760, 0.111660, 0.070060",\
              "0.198060, 0.185660, 0.170460, 0.145360, 0.103760",\
              "0.251460, 0.239060, 0.223860, 0.198760, 0.157160"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.125860, 0.113460, 0.098260, 0.073160, 0.031560",\
              "0.143660, 0.131260, 0.116060, 0.090960, 0.049360",\
              "0.164360, 0.151960, 0.136760, 0.111660, 0.070060",\
              "0.198060, 0.185660, 0.170460, 0.145360, 0.103760",\
              "0.251460, 0.239060, 0.223860, 0.198760, 0.157160"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001302 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015679" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017548" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.202088, 0.217376, 0.237864, 0.276240, 0.339992",\
              "0.201984, 0.217272, 0.237760, 0.276136, 0.339888",\
              "0.201984, 0.217272, 0.237760, 0.276136, 0.339888",\
              "0.201672, 0.216960, 0.237448, 0.275824, 0.339576",\
              "0.201256, 0.216544, 0.237032, 0.275408, 0.339160"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.202088, 0.217376, 0.237864, 0.276240, 0.339992",\
              "0.201984, 0.217272, 0.237760, 0.276136, 0.339888",\
              "0.201984, 0.217272, 0.237760, 0.276136, 0.339888",\
              "0.201672, 0.216960, 0.237448, 0.275824, 0.339576",\
              "0.201256, 0.216544, 0.237032, 0.275408, 0.339160"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.141240, 0.127940, 0.111640, 0.083440, 0.037340",\
              "0.159740, 0.146440, 0.130140, 0.101940, 0.055840",\
              "0.181340, 0.168040, 0.151740, 0.123540, 0.077440",\
              "0.213040, 0.199740, 0.183440, 0.155240, 0.109140",\
              "0.260040, 0.246740, 0.230440, 0.202240, 0.156140"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.141240, 0.127940, 0.111640, 0.083440, 0.037340",\
              "0.159740, 0.146440, 0.130140, 0.101940, 0.055840",\
              "0.181340, 0.168040, 0.151740, 0.123540, 0.077440",\
              "0.213040, 0.199740, 0.183440, 0.155240, 0.109140",\
              "0.260040, 0.246740, 0.230440, 0.202240, 0.156140"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001332 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006264" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006431" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.185843, 0.202483, 0.225675, 0.268835, 0.343923",\
              "0.185739, 0.202379, 0.225571, 0.268731, 0.343819",\
              "0.185635, 0.202275, 0.225467, 0.268627, 0.343715",\
              "0.185323, 0.201963, 0.225155, 0.268315, 0.343403",\
              "0.185011, 0.201651, 0.224843, 0.268003, 0.343091"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.185843, 0.202483, 0.225675, 0.268835, 0.343923",\
              "0.185739, 0.202379, 0.225571, 0.268731, 0.343819",\
              "0.185635, 0.202275, 0.225467, 0.268627, 0.343715",\
              "0.185323, 0.201963, 0.225155, 0.268315, 0.343403",\
              "0.185011, 0.201651, 0.224843, 0.268003, 0.343091"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153220, 0.141020, 0.126220, 0.101320, 0.060620",\
              "0.171420, 0.159220, 0.144420, 0.119520, 0.078820",\
              "0.192820, 0.180620, 0.165820, 0.140920, 0.100220",\
              "0.224820, 0.212620, 0.197820, 0.172920, 0.132220",\
              "0.272120, 0.259920, 0.245120, 0.220220, 0.179520"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.153220, 0.141020, 0.126220, 0.101320, 0.060620",\
              "0.171420, 0.159220, 0.144420, 0.119520, 0.078820",\
              "0.192820, 0.180620, 0.165820, 0.140920, 0.100220",\
              "0.224820, 0.212620, 0.197820, 0.172920, 0.132220",\
              "0.272120, 0.259920, 0.245120, 0.220220, 0.179520"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000800 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003039" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003416" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151190, 0.167622, 0.188734, 0.229190, 0.298974",\
              "0.143182, 0.159614, 0.180726, 0.221182, 0.290966",\
              "0.135798, 0.152230, 0.173342, 0.213798, 0.283582",\
              "0.132574, 0.149006, 0.170118, 0.210574, 0.280358",\
              "0.141934, 0.158366, 0.179478, 0.219934, 0.289718"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151190, 0.167622, 0.188734, 0.229190, 0.298974",\
              "0.143182, 0.159614, 0.180726, 0.221182, 0.290966",\
              "0.135798, 0.152230, 0.173342, 0.213798, 0.283582",\
              "0.132574, 0.149006, 0.170118, 0.210574, 0.280358",\
              "0.141934, 0.158366, 0.179478, 0.219934, 0.289718"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.132280, 0.127780, 0.122680, 0.114480, 0.107880",\
              "0.152080, 0.147580, 0.142480, 0.134280, 0.127680",\
              "0.174680, 0.170180, 0.165080, 0.156880, 0.150280",\
              "0.206880, 0.202380, 0.197280, 0.189080, 0.182480",\
              "0.258580, 0.254080, 0.248980, 0.240780, 0.234180"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.132280, 0.127780, 0.122680, 0.114480, 0.107880",\
              "0.152080, 0.147580, 0.142480, 0.134280, 0.127680",\
              "0.174680, 0.170180, 0.165080, 0.156880, 0.150280",\
              "0.206880, 0.202380, 0.197280, 0.189080, 0.182480",\
              "0.258580, 0.254080, 0.248980, 0.240780, 0.234180"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000800 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003309" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003966" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151190, 0.167622, 0.188734, 0.229190, 0.298974",\
              "0.143182, 0.159614, 0.180726, 0.221182, 0.290966",\
              "0.135798, 0.152230, 0.173342, 0.213798, 0.283582",\
              "0.132574, 0.149006, 0.170118, 0.210574, 0.280358",\
              "0.141934, 0.158366, 0.179478, 0.219934, 0.289718"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151190, 0.167622, 0.188734, 0.229190, 0.298974",\
              "0.143182, 0.159614, 0.180726, 0.221182, 0.290966",\
              "0.135798, 0.152230, 0.173342, 0.213798, 0.283582",\
              "0.132574, 0.149006, 0.170118, 0.210574, 0.280358",\
              "0.141934, 0.158366, 0.179478, 0.219934, 0.289718"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.132780, 0.128280, 0.123180, 0.114980, 0.108380",\
              "0.152580, 0.148080, 0.142980, 0.134780, 0.128180",\
              "0.175180, 0.170680, 0.165580, 0.157380, 0.150780",\
              "0.207380, 0.202880, 0.197780, 0.189580, 0.182980",\
              "0.259080, 0.254580, 0.249480, 0.241280, 0.234680"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.132780, 0.128280, 0.123180, 0.114980, 0.108380",\
              "0.152580, 0.148080, 0.142980, 0.134780, 0.128180",\
              "0.175180, 0.170680, 0.165580, 0.157380, 0.150780",\
              "0.207380, 0.202880, 0.197780, 0.189580, 0.182980",\
              "0.259080, 0.254580, 0.249480, 0.241280, 0.234680"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.081253 ;
    }
}
}
