Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jun  1 16:41:26 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.651        0.000                      0                  571        0.112        0.000                      0                  571        0.345        0.000                       0                   316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  OCLKB0         {0.000 1.250}        2.500           400.000         
  clk_ddr_dqs_w  {0.625 1.875}        2.500           400.000         
  clk_ref_w      {0.000 2.500}        5.000           200.000         
  clk_w          {0.000 5.000}        10.000          100.000         
  clkfbout_w     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  OCLKB0                                                                                                                                                           0.345        0.000                       0                    20  
  clk_ddr_dqs_w                                                                                                                                                    0.345        0.000                       0                     4  
  clk_ref_w                                                                                                                                                        2.845        0.000                       0                     2  
  clk_w                1.651        0.000                      0                  571        0.112        0.000                      0                  571        4.500        0.000                       0                   286  
  clkfbout_w                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)         OCLKB0                        
(none)         clk_ddr_dqs_w                 
(none)         clk_w                         
(none)         clkfbout_w                    
(none)                        clk_w          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  OCLKB0
  To Clock:  OCLKB0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLKB0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_pll/u_pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  clk_ddr_w_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y98    u_phy/u_serdes_dm0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y86    u_phy/u_serdes_dm1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y90    u_phy/u_serdes_dq0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y95    u_phy/u_serdes_dq1/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y84    u_phy/u_serdes_dq10/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y80    u_phy/u_serdes_dq11/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y85    u_phy/u_serdes_dq12/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y77    u_phy/u_serdes_dq13/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y83    u_phy/u_serdes_dq14/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ddr_dqs_w
  To Clock:  clk_ddr_dqs_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ddr_dqs_w
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { u_pll/u_pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y18  u_pll/clkout3_o_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y94    u_phy/u_serdes_dqs0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    u_phy/u_serdes_dqs1/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_w
  To Clock:  clk_ref_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_w
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_pll/u_pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y20  u_pll/clkout2_o_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_w
  To Clock:  clk_w

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/reset_n_q_reg_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 0.456ns (6.127%)  route 6.987ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         6.987     6.295    u_phy/rst_w
    OLOGIC_X1Y99         FDRE                                         r  u_phy/reset_n_q_reg_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.592     9.199    u_phy/clk_w_BUFG
    OLOGIC_X1Y99         FDRE                                         r  u_phy/reset_n_q_reg_rep/C
                         clock pessimism             -0.388     8.811    
                         clock uncertainty           -0.067     8.744    
    OLOGIC_X1Y99         FDRE (Setup_fdre_C_R)       -0.798     7.946    u_phy/reset_n_q_reg_rep
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dm0/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 0.456ns (6.243%)  route 6.848ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         6.848     6.157    u_phy/rst_w
    OLOGIC_X1Y98         OSERDESE2                                    r  u_phy/u_serdes_dm0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.592     9.199    u_phy/clk_w_BUFG
    OLOGIC_X1Y98         OSERDESE2                                    r  u_phy/u_serdes_dm0/CLKDIV
                         clock pessimism             -0.388     8.811    
                         clock uncertainty           -0.067     8.744    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.895    u_phy/u_serdes_dm0
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq5/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 0.456ns (6.372%)  route 6.700ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         6.700     6.009    u_phy/rst_w
    OLOGIC_X1Y97         OSERDESE2                                    r  u_phy/u_serdes_dq5/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.592     9.199    u_phy/clk_w_BUFG
    OLOGIC_X1Y97         OSERDESE2                                    r  u_phy/u_serdes_dq5/CLKDIV
                         clock pessimism             -0.388     8.811    
                         clock uncertainty           -0.067     8.744    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.895    u_phy/u_serdes_dq5
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 0.456ns (6.507%)  route 6.552ns (93.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         6.552     5.860    u_phy/rst_w
    OLOGIC_X1Y96         OSERDESE2                                    r  u_phy/u_serdes_dq2/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.591     9.198    u_phy/clk_w_BUFG
    OLOGIC_X1Y96         OSERDESE2                                    r  u_phy/u_serdes_dq2/CLKDIV
                         clock pessimism             -0.388     8.810    
                         clock uncertainty           -0.067     8.743    
    OLOGIC_X1Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.894    u_phy/u_serdes_dq2
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq1/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 0.456ns (6.648%)  route 6.403ns (93.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         6.403     5.712    u_phy/rst_w
    OLOGIC_X1Y95         OSERDESE2                                    r  u_phy/u_serdes_dq1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.591     9.198    u_phy/clk_w_BUFG
    OLOGIC_X1Y95         OSERDESE2                                    r  u_phy/u_serdes_dq1/CLKDIV
                         clock pessimism             -0.388     8.810    
                         clock uncertainty           -0.067     8.743    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.894    u_phy/u_serdes_dq1
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dqs0/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 0.456ns (6.795%)  route 6.255ns (93.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         6.255     5.564    u_phy/rst_w
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.590     9.197    u_phy/clk_w_BUFG
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLKDIV
                         clock pessimism             -0.388     8.809    
                         clock uncertainty           -0.067     8.742    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    u_phy/u_serdes_dqs0
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq4/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.456ns (7.101%)  route 5.966ns (92.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         5.966     5.275    u_phy/rst_w
    OLOGIC_X1Y92         OSERDESE2                                    r  u_phy/u_serdes_dq4/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.590     9.197    u_phy/clk_w_BUFG
    OLOGIC_X1Y92         OSERDESE2                                    r  u_phy/u_serdes_dq4/CLKDIV
                         clock pessimism             -0.388     8.809    
                         clock uncertainty           -0.067     8.742    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    u_phy/u_serdes_dq4
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq7/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 0.456ns (7.269%)  route 5.818ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         5.818     5.126    u_phy/rst_w
    OLOGIC_X1Y91         OSERDESE2                                    r  u_phy/u_serdes_dq7/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.590     9.197    u_phy/clk_w_BUFG
    OLOGIC_X1Y91         OSERDESE2                                    r  u_phy/u_serdes_dq7/CLKDIV
                         clock pessimism             -0.388     8.809    
                         clock uncertainty           -0.067     8.742    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    u_phy/u_serdes_dq7
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq0/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.456ns (7.444%)  route 5.669ns (92.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         5.669     4.978    u_phy/rst_w
    OLOGIC_X1Y90         OSERDESE2                                    r  u_phy/u_serdes_dq0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.590     9.197    u_phy/clk_w_BUFG
    OLOGIC_X1Y90         OSERDESE2                                    r  u_phy/u_serdes_dq0/CLKDIV
                         clock pessimism             -0.388     8.809    
                         clock uncertainty           -0.067     8.742    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    u_phy/u_serdes_dq0
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 u_rst/rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_phy/u_serdes_dq6/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_w rise@10.000ns - clk_w rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 0.456ns (7.629%)  route 5.521ns (92.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_rst/clk_w_BUFG
    SLICE_X87Y74         FDRE                                         r  u_rst/rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_rst/rst_q_reg/Q
                         net (fo=160, routed)         5.521     4.830    u_phy/rst_w
    OLOGIC_X1Y89         OSERDESE2                                    r  u_phy/u_serdes_dq6/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181    12.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710     5.882 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634     7.516    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.607 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.590     9.197    u_phy/clk_w_BUFG
    OLOGIC_X1Y89         OSERDESE2                                    r  u_phy/u_serdes_dq6/CLKDIV
                         clock pessimism             -0.388     8.809    
                         clock uncertainty           -0.067     8.742    
    OLOGIC_X1Y89         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.893    u_phy/u_serdes_dq6
  -------------------------------------------------------------------
                         required time                          7.893    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tx_activity_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.414%)  route 0.267ns (53.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.093ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.608    -0.093    clk_w_BUFG
    SLICE_X89Y98         FDRE                                         r  tx_activity_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141     0.048 r  tx_activity_reg[6]/Q
                         net (fo=2, routed)           0.127     0.175    tx_activity_reg[6]
    SLICE_X88Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.220 r  led[1]_i_2/O
                         net (fo=1, routed)           0.140     0.360    led[1]_i_2_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.405 r  led[1]_i_1/O
                         net (fo=24, routed)          0.000     0.405    led0
    SLICE_X88Y100        FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.873     0.160    clk_w_BUFG
    SLICE_X88Y100        FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.014     0.173    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.120     0.293    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rx_activity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_activity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.093ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.608    -0.093    clk_w_BUFG
    SLICE_X87Y99         FDRE                                         r  rx_activity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     0.048 f  rx_activity_reg[3]/Q
                         net (fo=2, routed)           0.169     0.218    rx_activity_reg[3]
    SLICE_X87Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.263 r  rx_activity[0]_i_2/O
                         net (fo=1, routed)           0.000     0.263    rx_activity[0]_i_2_n_0
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.378 r  rx_activity_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.378    rx_activity_reg[0]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.432 r  rx_activity_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.432    rx_activity_reg[4]_i_1_n_7
    SLICE_X87Y100        FDRE                                         r  rx_activity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.873     0.160    clk_w_BUFG
    SLICE_X87Y100        FDRE                                         r  rx_activity_reg[4]/C
                         clock pessimism              0.014     0.173    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     0.278    rx_activity_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tx_activity_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_activity_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.093ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.608    -0.093    clk_w_BUFG
    SLICE_X89Y99         FDRE                                         r  tx_activity_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.048 f  tx_activity_reg[11]/Q
                         net (fo=2, routed)           0.170     0.219    tx_activity_reg[11]
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.264 r  tx_activity[8]_i_2/O
                         net (fo=1, routed)           0.000     0.264    tx_activity[8]_i_2_n_0
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.379 r  tx_activity_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    tx_activity_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.433 r  tx_activity_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.433    tx_activity_reg[12]_i_1_n_7
    SLICE_X89Y100        FDRE                                         r  tx_activity_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.873     0.160    clk_w_BUFG
    SLICE_X89Y100        FDRE                                         r  tx_activity_reg[12]/C
                         clock pessimism              0.014     0.173    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     0.278    tx_activity_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rx_activity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_activity_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.093ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.608    -0.093    clk_w_BUFG
    SLICE_X87Y99         FDRE                                         r  rx_activity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     0.048 f  rx_activity_reg[3]/Q
                         net (fo=2, routed)           0.169     0.218    rx_activity_reg[3]
    SLICE_X87Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.263 r  rx_activity[0]_i_2/O
                         net (fo=1, routed)           0.000     0.263    rx_activity[0]_i_2_n_0
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.378 r  rx_activity_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.378    rx_activity_reg[0]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.443 r  rx_activity_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.443    rx_activity_reg[4]_i_1_n_5
    SLICE_X87Y100        FDRE                                         r  rx_activity_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.873     0.160    clk_w_BUFG
    SLICE_X87Y100        FDRE                                         r  rx_activity_reg[6]/C
                         clock pessimism              0.014     0.173    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     0.278    rx_activity_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_activity_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_activity_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    -0.093ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.608    -0.093    clk_w_BUFG
    SLICE_X89Y99         FDRE                                         r  tx_activity_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.048 f  tx_activity_reg[11]/Q
                         net (fo=2, routed)           0.170     0.219    tx_activity_reg[11]
    SLICE_X89Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.264 r  tx_activity[8]_i_2/O
                         net (fo=1, routed)           0.000     0.264    tx_activity[8]_i_2_n_0
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.379 r  tx_activity_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.379    tx_activity_reg[8]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.444 r  tx_activity_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.444    tx_activity_reg[12]_i_1_n_5
    SLICE_X89Y100        FDRE                                         r  tx_activity_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.873     0.160    clk_w_BUFG
    SLICE_X89Y100        FDRE                                         r  tx_activity_reg[14]/C
                         clock pessimism              0.014     0.173    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     0.278    tx_activity_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 heartbeat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    -0.029ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.671    -0.029    clk_w_BUFG
    SLICE_X0Y49          FDRE                                         r  heartbeat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.112 r  heartbeat_reg[18]/Q
                         net (fo=1, routed)           0.121     0.233    heartbeat_reg_n_0_[18]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.393 r  heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.394    heartbeat_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.448 r  heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.448    heartbeat_reg[20]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.878     0.164    clk_w_BUFG
    SLICE_X0Y50          FDRE                                         r  heartbeat_reg[20]/C
                         clock pessimism              0.009     0.172    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     0.277    heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_uart/U_TX/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/U_TX/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.156ns
    Source Clock Delay      (SCD):    -0.101ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.600    -0.101    u_uart/U_TX/clk_w_BUFG
    SLICE_X89Y81         FDRE                                         r  u_uart/U_TX/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     0.040 r  u_uart/U_TX/bit_cnt_reg[2]/Q
                         net (fo=8, routed)           0.121     0.162    u_uart/U_TX/bit_cnt_reg_n_0_[2]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.207 r  u_uart/U_TX/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.207    u_uart/U_TX/bit_cnt[1]_i_1_n_0
    SLICE_X88Y81         FDRE                                         r  u_uart/U_TX/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.870     0.156    u_uart/U_TX/clk_w_BUFG
    SLICE_X88Y81         FDRE                                         r  u_uart/U_TX/bit_cnt_reg[1]/C
                         clock pessimism             -0.243    -0.088    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.120     0.032    u_uart/U_TX/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_uart/U_TX/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/U_TX/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.156ns
    Source Clock Delay      (SCD):    -0.101ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.600    -0.101    u_uart/U_TX/clk_w_BUFG
    SLICE_X89Y81         FDRE                                         r  u_uart/U_TX/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     0.040 r  u_uart/U_TX/bit_cnt_reg[2]/Q
                         net (fo=8, routed)           0.125     0.166    u_uart/U_TX/bit_cnt_reg_n_0_[2]
    SLICE_X88Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.211 r  u_uart/U_TX/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.211    u_uart/U_TX/bit_cnt[3]_i_1_n_0
    SLICE_X88Y81         FDRE                                         r  u_uart/U_TX/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.870     0.156    u_uart/U_TX/clk_w_BUFG
    SLICE_X88Y81         FDRE                                         r  u_uart/U_TX/bit_cnt_reg[3]/C
                         clock pessimism             -0.243    -0.088    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.121     0.033    u_uart/U_TX/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_uart/U_RX/rx_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/U_RX/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.943%)  route 0.124ns (43.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.156ns
    Source Clock Delay      (SCD):    -0.102ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.599    -0.102    u_uart/U_RX/clk_w_BUFG
    SLICE_X84Y81         FDRE                                         r  u_uart/U_RX/rx_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_fdre_C_Q)         0.164     0.062 r  u_uart/U_RX/rx_byte_reg[6]/Q
                         net (fo=2, routed)           0.124     0.186    u_uart/U_RX/rx_byte[6]
    SLICE_X86Y81         FDRE                                         r  u_uart/U_RX/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.870     0.156    u_uart/U_RX/clk_w_BUFG
    SLICE_X86Y81         FDRE                                         r  u_uart/U_RX/data_o_reg[6]/C
                         clock pessimism             -0.220    -0.065    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.071     0.006    u_uart/U_RX/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 heartbeat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_w
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_w rise@0.000ns - clk_w rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    -0.029ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.671    -0.029    clk_w_BUFG
    SLICE_X0Y49          FDRE                                         r  heartbeat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.112 r  heartbeat_reg[18]/Q
                         net (fo=1, routed)           0.121     0.233    heartbeat_reg_n_0_[18]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.393 r  heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.394    heartbeat_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.459 r  heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.459    heartbeat_reg[20]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.878     0.164    clk_w_BUFG
    SLICE_X0Y50          FDRE                                         r  heartbeat_reg[22]/C
                         clock pessimism              0.009     0.172    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     0.277    heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_w
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_pll/u_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_w_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  u_pll/clkout0_o_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y98    u_phy/u_serdes_dm0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y86    u_phy/u_serdes_dm1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y90    u_phy/u_serdes_dq0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y95    u_phy/u_serdes_dq1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y84    u_phy/u_serdes_dq10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y80    u_phy/u_serdes_dq11/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y85    u_phy/u_serdes_dq12/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y77    u_phy/u_serdes_dq13/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y45     heartbeat_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y45     heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y45     heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y45     heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y47     heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y48     heartbeat_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_w
  To Clock:  clkfbout_w

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_w
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_pll/u_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X1Y24    u_pll/u_clkfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_pll/u_pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  OCLKB0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.738    -1.122    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y97         OSERDESE2                                    r  u_phy/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.570 r  u_phy/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001    -0.569    u_phy/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.794 r  u_phy/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     1.794    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.737    -1.123    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y95         OSERDESE2                                    r  u_phy/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.571 r  u_phy/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001    -0.570    u_phy/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.793 r  u_phy/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     1.793    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.737    -1.123    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y96         OSERDESE2                                    r  u_phy/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.571 r  u_phy/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001    -0.570    u_phy/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.793 r  u_phy/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     1.793    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.736    -1.124    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y92         OSERDESE2                                    r  u_phy/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.572 r  u_phy/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001    -0.571    u_phy/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.792 r  u_phy/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     1.792    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.736    -1.124    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y91         OSERDESE2                                    r  u_phy/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.572 r  u_phy/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001    -0.571    u_phy/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.792 r  u_phy/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     1.792    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.735    -1.125    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y90         OSERDESE2                                    r  u_phy/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.573 r  u_phy/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001    -0.572    u_phy/u_pad_dq0/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.791 r  u_phy/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     1.791    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.735    -1.125    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y88         OSERDESE2                                    r  u_phy/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.573 r  u_phy/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001    -0.572    u_phy/u_pad_dq3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.791 r  u_phy/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     1.791    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.735    -1.125    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y89         OSERDESE2                                    r  u_phy/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.573 r  u_phy/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001    -0.572    u_phy/u_pad_dq6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.791 r  u_phy/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     1.791    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq12/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.732    -1.128    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y85         OSERDESE2                                    r  u_phy/u_serdes_dq12/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.576 r  u_phy/u_serdes_dq12/TQ
                         net (fo=1, routed)           0.001    -0.575    u_phy/u_pad_dq12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.788 r  u_phy/u_pad_dq12/OBUFT/O
                         net (fo=1, unset)            0.000     1.788    ddr3_dq[12]
    V1                                                                r  ddr3_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           1.713    -2.956    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          1.731    -1.129    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y84         OSERDESE2                                    r  u_phy/u_serdes_dq10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    -0.577 r  u_phy/u_serdes_dq10/TQ
                         net (fo=1, routed)           0.001    -0.576    u_phy/u_pad_dq10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     1.787 r  u_phy/u_pad_dq10/OBUFT/O
                         net (fo=1, unset)            0.000     1.787    ddr3_dq[10]
    U4                                                                r  ddr3_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.598    -0.103    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y90         OSERDESE2                                    r  u_phy/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq0/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     0.276 r  u_phy/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     0.276    ddr3_dq[0]
    K5                                                                r  ddr3_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.598    -0.103    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y88         OSERDESE2                                    r  u_phy/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     0.287 r  u_phy/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    ddr3_dq[3]
    L6                                                                r  ddr3_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.599    -0.102    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y95         OSERDESE2                                    r  u_phy/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.090 f  u_phy/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     0.091    u_phy/u_pad_dq1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     0.287 r  u_phy/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     0.287    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.599    -0.102    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y96         OSERDESE2                                    r  u_phy/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.090 f  u_phy/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     0.091    u_phy/u_pad_dq2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     0.288 r  u_phy/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     0.288    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.598    -0.103    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y89         OSERDESE2                                    r  u_phy/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     0.288 r  u_phy/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     0.288    ddr3_dq[6]
    L4                                                                r  ddr3_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.598    -0.103    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y92         OSERDESE2                                    r  u_phy/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     0.291 r  u_phy/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     0.291    ddr3_dq[4]
    M3                                                                r  ddr3_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.598    -0.103    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y91         OSERDESE2                                    r  u_phy/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.089 f  u_phy/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     0.090    u_phy/u_pad_dq7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     0.296 r  u_phy/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     0.296    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.600    -0.101    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y97         OSERDESE2                                    r  u_phy/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.091 f  u_phy/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     0.092    u_phy/u_pad_dq5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     0.298 r  u_phy/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     0.298    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq15/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.592    -0.109    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y78         OSERDESE2                                    r  u_phy/u_serdes_dq15/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.083 f  u_phy/u_serdes_dq15/TQ
                         net (fo=1, routed)           0.001     0.084    u_phy/u_pad_dq15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     0.308 r  u_phy/u_pad_dq15/OBUFT/O
                         net (fo=1, unset)            0.000     0.308    ddr3_dq[15]
    R3                                                                r  ddr3_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dq13/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT1
                         net (fo=1, routed)           0.514    -0.726    clk_ddr_w
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_ddr_w_BUFG_inst/O
                         net (fo=18, routed)          0.592    -0.109    u_phy/clk_ddr_w_BUFG
    OLOGIC_X1Y77         OSERDESE2                                    r  u_phy/u_serdes_dq13/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.083 f  u_phy/u_serdes_dq13/TQ
                         net (fo=1, routed)           0.001     0.084    u_phy/u_pad_dq13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     0.309 r  u_phy/u_pad_dq13/OBUFT/O
                         net (fo=1, unset)            0.000     0.309    ddr3_dq[13]
    T3                                                                r  ddr3_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ddr_dqs_w
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.736    -0.499    u_phy/clkout3_o
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.053 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.054    u_phy/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     2.417 r  u_phy/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.417    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.736    -0.499    u_phy/clkout3_o
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.053 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.054    u_phy/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     2.416 r  u_phy/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.416    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.729    -0.506    u_phy/clkout3_o
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.046 r  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.047    u_phy/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     2.410 r  u_phy/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.410    ddr3_dqs_p[1]
    U2                                                                r  ddr3_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     3.360    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.404    -4.044 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           1.713    -2.331    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.235 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           1.729    -0.506    u_phy/clkout3_o
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     0.046 r  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.047    u_phy/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     2.409 r  u_phy/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.409    ddr3_dqs_n[1]
    V2                                                                r  ddr3_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.598     0.522    u_phy/clkout3_o
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.714 f  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.715    u_phy/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     0.920 r  u_phy/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     0.920    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.598     0.522    u_phy/clkout3_o
    OLOGIC_X1Y94         OSERDESE2                                    r  u_phy/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.714 f  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     0.715    u_phy/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     0.932 r  u_phy/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     0.932    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.595     0.519    u_phy/clkout3_o
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.711 f  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.712    u_phy/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     0.952 r  u_phy/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     0.952    ddr3_dqs_n[1]
    V2                                                                r  ddr3_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_ddr_dqs_w  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ddr_dqs_w rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.625    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     1.315    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.930    -0.615 r  u_pll/u_pll/CLKOUT3
                         net (fo=1, routed)           0.514    -0.101    u_pll/clkout3_o
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.075 r  u_pll/clkout3_o_BUFG_inst/O
                         net (fo=2, routed)           0.595     0.519    u_phy/clkout3_o
    OLOGIC_X1Y82         OSERDESE2                                    r  u_phy/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     0.711 f  u_phy/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     0.712    u_phy/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     0.952 r  u_phy/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     0.952    ddr3_dqs_p[1]
    U2                                                                r  ddr3_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_w
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/U_TX/tx_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.707ns  (logic 4.041ns (41.626%)  route 5.666ns (58.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.721    -1.138    u_uart/U_TX/clk_w_BUFG
    SLICE_X84Y82         FDSE                                         r  u_uart/U_TX/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDSE (Prop_fdse_C_Q)         0.518    -0.620 r  u_uart/U_TX/tx_o_reg/Q
                         net (fo=1, routed)           5.666     5.046    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     8.568 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.568    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pll/u_pll/CLKOUT0
                            (clock source 'clk_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 1.898ns (25.319%)  route 5.599ns (74.681%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     7.735    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     0.331 f  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713     2.044    u_pll/clkout0_o
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     2.140 f  u_pll/clkout0_o_BUFG_inst/O
                         net (fo=1, routed)           2.221     4.361    u_pll/clkout0_o_BUFG
    SLICE_X89Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.485 r  u_pll/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.664     6.150    u_phy/u_pad_ck/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.678     7.828 r  u_phy/u_pad_ck/P/O
                         net (fo=0)                   0.000     7.828    ddr3_ck_p[0]
    U9                                                                r  ddr3_ck_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pll/u_pll/CLKOUT0
                            (clock source 'clk_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ck_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 1.896ns (25.297%)  route 5.600ns (74.703%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     7.735    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404     0.331 f  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713     2.044    u_pll/clkout0_o
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     2.140 f  u_pll/clkout0_o_BUFG_inst/O
                         net (fo=1, routed)           2.221     4.361    u_pll/clkout0_o_BUFG
    SLICE_X89Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.485 r  u_pll/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.665     6.151    u_phy/u_pad_ck/I
    V9                   INV (Prop_inv_I_O)           0.001     6.152 f  u_phy/u_pad_ck/INV/O
                         net (fo=1, routed)           0.000     6.152    u_phy/u_pad_ck/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.675     7.827 f  u_phy/u_pad_ck/N/O
                         net (fo=0)                   0.000     7.827    ddr3_ck_n[0]
    V9                                                                f  ddr3_ck_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.657ns  (logic 4.033ns (46.585%)  route 4.624ns (53.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.731    -1.128    clk_w_BUFG
    SLICE_X86Y58         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.672 r  led_reg[3]/Q
                         net (fo=1, routed)           4.624     3.952    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.529 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.529    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 3.921ns (59.975%)  route 2.617ns (40.025%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_phy/clk_w_BUFG
    SLICE_X86Y75         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.616     1.924    u_phy/dqs_out_en_n_q
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     3.026 r  u_phy/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     3.027    u_phy/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     5.390 r  u_phy/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     5.390    ddr3_dq[5]
    M1                                                                r  ddr3_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.376ns  (logic 3.921ns (61.494%)  route 2.455ns (38.506%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_phy/clk_w_BUFG
    SLICE_X86Y75         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.454     1.763    u_phy/dqs_out_en_n_q
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     2.865 r  u_phy/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     2.866    u_phy/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     5.229 r  u_phy/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     5.229    ddr3_dq[1]
    L3                                                                r  ddr3_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 3.921ns (62.709%)  route 2.332ns (37.291%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_phy/clk_w_BUFG
    SLICE_X86Y75         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.331     1.639    u_phy/dqs_out_en_n_q
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     2.741 r  u_phy/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     2.742    u_phy/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     5.105 r  u_phy/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     5.105    ddr3_dq[2]
    K3                                                                r  ddr3_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.082ns  (logic 3.921ns (64.467%)  route 2.161ns (35.533%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_phy/clk_w_BUFG
    SLICE_X86Y75         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.160     1.469    u_phy/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     2.571 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.572    u_phy/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     4.935 r  u_phy/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.935    ddr3_dqs_p[0]
    N2                                                                r  ddr3_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.920ns (64.461%)  route 2.161ns (35.539%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_phy/clk_w_BUFG
    SLICE_X86Y75         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.160     1.469    u_phy/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     2.571 r  u_phy/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.572    u_phy/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     4.934 r  u_phy/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.934    ddr3_dqs_n[0]
    N1                                                                r  ddr3_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 3.921ns (65.083%)  route 2.104ns (34.917%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.253     2.735    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    -4.669 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.713    -2.956    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.860 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.712    -1.147    u_phy/clk_w_BUFG
    SLICE_X86Y75         FDRE                                         r  u_phy/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.691 r  u_phy/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.103     1.411    u_phy/dqs_out_en_n_q
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     2.513 r  u_phy/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     2.514    u_phy/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     4.877 r  u_phy/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     4.877    ddr3_dq[7]
    M2                                                                r  ddr3_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_phy/reset_n_q_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.670ns (99.851%)  route 0.001ns (0.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.600    -0.101    u_phy/clk_w_BUFG
    OLOGIC_X1Y99         FDRE                                         r  u_phy/reset_n_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y99         FDRE (Prop_fdre_C_Q)         0.177     0.076 r  u_phy/reset_n_q_reg_rep/Q
                         net (fo=1, routed)           0.001     0.077    ddr3_reset_n_OBUF
    K6                   OBUF (Prop_obuf_I_O)         0.493     0.570 r  ddr3_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.570    ddr3_reset_n
    K6                                                                r  ddr3_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/cas_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cas_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.688ns (99.855%)  route 0.001ns (0.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.595    -0.106    u_phy/clk_w_BUFG
    OLOGIC_X1Y68         FDRE                                         r  u_phy/cas_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         FDRE (Prop_fdre_C_Q)         0.177     0.071 r  u_phy/cas_n_q_reg/Q
                         net (fo=1, routed)           0.001     0.072    ddr3_cas_n_OBUF
    M4                   OBUF (Prop_obuf_I_O)         0.511     0.583 r  ddr3_cas_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.583    ddr3_cas_n
    M4                                                                r  ddr3_cas_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/ras_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ras_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.592    -0.109    u_phy/clk_w_BUFG
    OLOGIC_X1Y71         FDRE                                         r  u_phy/ras_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         FDRE (Prop_fdre_C_Q)         0.177     0.068 r  u_phy/ras_n_q_reg/Q
                         net (fo=1, routed)           0.001     0.069    ddr3_ras_n_OBUF
    P3                   OBUF (Prop_obuf_I_O)         0.529     0.599 r  ddr3_ras_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.599    ddr3_ras_n
    P3                                                                r  ddr3_ras_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/ba_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.708ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.592    -0.109    u_phy/clk_w_BUFG
    OLOGIC_X1Y72         FDRE                                         r  u_phy/ba_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         FDRE (Prop_fdre_C_Q)         0.177     0.068 r  u_phy/ba_q_reg[1]/Q
                         net (fo=1, routed)           0.001     0.069    ddr3_ba_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         0.531     0.601 r  ddr3_ba_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.601    ddr3_ba[1]
    P4                                                                r  ddr3_ba[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_cke[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.591    -0.110    u_phy/clk_w_BUFG
    OLOGIC_X1Y74         FDRE                                         r  u_phy/cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         FDRE (Prop_fdre_C_Q)         0.177     0.067 r  u_phy/cke_q_reg/Q
                         net (fo=1, routed)           0.001     0.068    ddr3_cke_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         0.534     0.603 r  ddr3_cke_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.603    ddr3_cke[0]
    N5                                                                r  ddr3_cke[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.593    -0.108    u_phy/clk_w_BUFG
    OLOGIC_X1Y69         FDRE                                         r  u_phy/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         FDRE (Prop_fdre_C_Q)         0.177     0.069 r  u_phy/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.001     0.070    ddr3_addr_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         0.533     0.603 r  ddr3_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.603    ddr3_addr[0]
    R2                                                                r  ddr3_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/we_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_we_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.712ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.591    -0.110    u_phy/clk_w_BUFG
    OLOGIC_X1Y73         FDRE                                         r  u_phy/we_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y73         FDRE (Prop_fdre_C_Q)         0.177     0.067 r  u_phy/we_n_q_reg/Q
                         net (fo=1, routed)           0.001     0.068    ddr3_we_n_OBUF
    P5                   OBUF (Prop_obuf_I_O)         0.535     0.604 r  ddr3_we_n_OBUF_inst/O
                         net (fo=0)                   0.000     0.604    ddr3_we_n
    P5                                                                r  ddr3_we_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/ba_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_ba[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.596    -0.105    u_phy/clk_w_BUFG
    OLOGIC_X1Y66         FDRE                                         r  u_phy/ba_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         FDRE (Prop_fdre_C_Q)         0.177     0.072 r  u_phy/ba_q_reg[0]/Q
                         net (fo=1, routed)           0.001     0.073    ddr3_ba_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         0.533     0.607 r  ddr3_ba_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.607    ddr3_ba[0]
    R1                                                                r  ddr3_ba[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.712ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.596    -0.105    u_phy/clk_w_BUFG
    OLOGIC_X1Y65         FDRE                                         r  u_phy/addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y65         FDRE (Prop_fdre_C_Q)         0.177     0.072 r  u_phy/addr_q_reg[3]/Q
                         net (fo=1, routed)           0.001     0.073    ddr3_addr_OBUF[3]
    T1                   OBUF (Prop_obuf_I_O)         0.535     0.608 r  ddr3_addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.608    ddr3_addr[3]
    T1                                                                r  ddr3_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_phy/addr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_addr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.723ns (99.862%)  route 0.001ns (0.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.440     0.690    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.930    -1.240 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.514    -0.726    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.700 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.600    -0.101    u_phy/clk_w_BUFG
    OLOGIC_X1Y52         FDRE                                         r  u_phy/addr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         FDRE (Prop_fdre_C_Q)         0.177     0.076 r  u_phy/addr_q_reg[8]/Q
                         net (fo=1, routed)           0.001     0.077    ddr3_addr_OBUF[8]
    R8                   OBUF (Prop_obuf_I_O)         0.546     0.624 r  ddr3_addr_OBUF[8]_inst/O
                         net (fo=0)                   0.000     0.624    ddr3_addr[8]
    R8                                                                r  ddr3_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_w
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pll/u_pll/CLKFBOUT
                            (clock source 'clkfbout_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pll/u_pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.043ns (4.392%)  route 0.936ns (95.608%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_w fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000     5.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     5.919    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.221     3.698 f  u_pll/u_pll/CLKFBOUT
                         net (fo=1, routed)           0.437     4.135    u_pll/clkfbout_w
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     4.178 f  u_pll/u_clkfb_buf/O
                         net (fo=1, routed)           0.499     4.677    u_pll/clkfbout_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_pll/u_pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pll/u_pll/CLKFBOUT
                            (clock source 'clkfbout_w'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pll/u_pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.107ns  (logic 0.081ns (3.844%)  route 2.026ns (96.156%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_w rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181     2.592    u_pll/clkref_buffered_w
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.710    -4.118 r  u_pll/u_pll/CLKFBOUT
                         net (fo=1, routed)           1.205    -2.913    u_pll/clkfbout_w
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.081    -2.832 r  u_pll/u_clkfb_buf/O
                         net (fo=1, routed)           0.821    -2.011    u_pll/clkfbout_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_pll/u_pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_w

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            u_uart/U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.214ns  (logic 1.526ns (21.160%)  route 5.687ns (78.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           5.687     7.214    u_uart/U_RX/rx_i
    SLICE_X82Y79         FDRE                                         r  u_uart/U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           1.181     2.592    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.710    -4.118 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           1.634    -2.484    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.393 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         1.599    -0.793    u_uart/U_RX/clk_w_BUFG
    SLICE_X82Y79         FDRE                                         r  u_uart/U_RX/rx_d1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            u_uart/U_RX/rx_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_w  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.895ns  (logic 0.294ns (10.148%)  route 2.601ns (89.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.601     2.895    u_uart/U_RX/rx_i
    SLICE_X82Y79         FDRE                                         r  u_uart/U_RX/rx_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_w rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_pll/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_pll/IBUF_IN/O
                         net (fo=1, routed)           0.481     0.919    u_pll/clkref_buffered_w
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.221    -1.302 r  u_pll/u_pll/CLKOUT0
                         net (fo=2, routed)           0.560    -0.743    lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.714 r  clk_w_BUFG_inst/O
                         net (fo=283, routed)         0.867     0.153    u_uart/U_RX/clk_w_BUFG
    SLICE_X82Y79         FDRE                                         r  u_uart/U_RX/rx_d1_reg/C





