Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul 29 20:53:26 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_SISO_timing_summary_routed.rpt -pb shift_register_SISO_timing_summary_routed.pb -rpx shift_register_SISO_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_register_SISO
| Device       : 7a15tl-csg325
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF4/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.265ns  (logic 3.413ns (64.812%)  route 1.853ns (35.188%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF4/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF4/Q_reg/Q
                         net (fo=1, routed)           1.853     2.389    Q_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.877     5.265 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     5.265    Q
    U9                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 1.039ns (53.456%)  route 0.904ns (46.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.904     1.943    FF1/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 1.039ns (53.456%)  route 0.904ns (46.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.904     1.943    FF2/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 1.039ns (53.456%)  route 0.904ns (46.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.904     1.943    FF3/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.943ns  (logic 1.039ns (53.456%)  route 0.904ns (46.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.904     1.943    FF4/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.898ns  (logic 1.013ns (53.390%)  route 0.885ns (46.610%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U10                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  D_IBUF_inst/O
                         net (fo=1, routed)           0.885     1.898    FF1/D
    SLICE_X0Y1           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.169ns  (logic 0.536ns (45.832%)  route 0.633ns (54.168%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF3/Q_reg/Q
                         net (fo=1, routed)           0.633     1.169    FF4/Q_reg_0
    SLICE_X0Y1           FDCE                                         r  FF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.536ns (53.998%)  route 0.457ns (46.002%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF1/Q_reg/Q
                         net (fo=1, routed)           0.457     0.993    FF2/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.972ns  (logic 0.536ns (55.143%)  route 0.436ns (44.857%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF2/Q_reg/Q
                         net (fo=1, routed)           0.436     0.972    FF3/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.193ns (47.817%)  route 0.211ns (52.183%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF1/Q_reg/Q
                         net (fo=1, routed)           0.211     0.404    FF2/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.193ns (47.419%)  route 0.214ns (52.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF2/Q_reg/Q
                         net (fo=1, routed)           0.214     0.407    FF3/Q_reg_1
    SLICE_X0Y1           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.193ns (32.907%)  route 0.393ns (67.093%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF3/Q_reg/Q
                         net (fo=1, routed)           0.393     0.586    FF4/Q_reg_0
    SLICE_X0Y1           FDCE                                         r  FF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.424ns (49.385%)  route 0.435ns (50.615%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U10                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  D_IBUF_inst/O
                         net (fo=1, routed)           0.435     0.859    FF1/D
    SLICE_X0Y1           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.449ns (51.245%)  route 0.427ns (48.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.877    FF1/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.449ns (51.245%)  route 0.427ns (48.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.877    FF2/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.449ns (51.245%)  route 0.427ns (48.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.877    FF3/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.449ns (51.245%)  route 0.427ns (48.755%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.877    FF4/reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FF4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF4/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.468ns (72.292%)  route 0.563ns (27.708%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FF4/Q_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF4/Q_reg/Q
                         net (fo=1, routed)           0.563     0.756    Q_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.275     2.031 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     2.031    Q
    U9                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------





