38
1|14th International Conference on High-Performance Computer Architecture (HPCA-14 2008), 16-20 February 2008, Salt Lake City, UT, USA.|n/a
2|Intel's Tera-scale Computing Project: The first five years, the next five years.|Joe Rattner|0|0|0|0
3|Design and implementation of the blue gene/P snoop filter.|Valentina Salapura,Matthias A. Blumrich,Alan Gara|42|36|5|2
4|Fabric convergence implications on systems architecture.|Kevin Leigh,Parthasarathy Ranganathan,Jaspal Subhlok|5|4|0|2
5|Prediction of CPU idle-busy activity pattern.|Qian Diao,Justin J. Song|15|13|0|0
6|Performance-aware speculation control using wrong path usefulness prediction.|Chang Joo Lee,Hyesoon Kim,Onur Mutlu,Yale N. Patt|7|7|0|0
7|PaCo: Probability-based path confidence prediction.|Kshitiz Malik,Mayank Agarwal,Vikram Dhar,Matthew I. Frank|11|9|1|0
8|Branch-mispredict level parallelism (BLP) for control independence.|Kshitiz Malik,Mayank Agarwal,Sam S. Stone,Kevin M. Woley,Matthew I. Frank|3|2|0|0
9|Address-branch correlation: A novel locality for long-latency hard-to-predict branches.|Hongliang Gao,Yi Ma,Martin Dimitrov,Huiyang Zhou|23|17|2|1
10|EXCES: External caching in energy saving storage systems.|Luis Useche,Jorge Guerra,Medha Bhadkamkar,Mauricio Alarcon,Raju Rangaswami|36|26|1|9
11|Cluster-level feedback power control for performance optimization.|Xiaorui Wang,Ming Chen|191|163|1|36
12|C-Oracle: Predictive thermal management for data centers.|Luiz E. Ramos,Ricardo Bianchini|93|76|0|5
13|System level analysis of fast, per-core DVFS using on-chip switching regulators.|Wonyoung Kim,Meeta Sharma Gupta,Gu-Yeon Wei,David M. Brooks|492|425|23|8
14|PEEP: Exploiting predictability of memory dependences in SMT processors.|Samantika Subramaniam,Milos Prvulovic,Gabriel H. Loh|10|6|0|1
15|Runahead Threads to improve SMT performance.|Tanausú Ramírez,Alex Pajuelo,Oliverio J. Santana,Mateo Valero|19|11|0|2
16|Single-level integrity and confidentiality protection for distributed shared memory multiprocessors.|Brian Rogers,Chenyu Yan,Siddhartha Chhabra,Milos Prvulovic,Yan Solihin|22|20|0|0
17|FlexiTaint: A programmable accelerator for dynamic taint propagation.|Guru Venkataramani,Ioannis Doudalis,Yan Solihin,Milos Prvulovic|114|81|1|2
18|Amdahl's Law in the multicore era.|Mark D. Hill|1043|898|1|0
19|CMP network-on-chip overlaid with multi-band RF-interconnect.|M. Frank Chang,Jason Cong,Adam Kaplan,Mishali Naik,Glenn Reinman,Eran Socher,Sai-Wang Tam|179|147|2|10
20|Regional congestion awareness for load balance in networks-on-chip.|Paul Gratz,Boris Grot,Stephen W. Keckler|243|221|1|6
21|Performance and power optimization through data compression in Network-on-Chip architectures.|Reetuparna Das,Asit K. Mishra,Chrysostomos Nicopoulos,Dongkook Park,Vijaykrishnan Narayanan,Ravishankar R. Iyer,Mazin S. Yousif,Chita R. Das|66|52|0|9
22|Automated microprocessor stressmark generation.|Ajay M. Joshi,Lieven Eeckhout,Lizy Kurian John,Ciji Isen|57|50|0|8
23|Roughness of microarchitectural design topologies and its implications for optimization.|Benjamin C. Lee,David M. Brooks|17|13|0|3
24|Fundamental performance constraints in horizontal fusion of in-order cores.|Pierre Salverda,Craig B. Zilles|30|23|0|1
25|Serializing instructions in system-intensive workloads: Amdahl's Law strikes again.|Philip M. Wells,Gurindar S. Sohi|10|6|1|2
26|Thread-safe dynamic binary translation using transactional memory.|JaeWoong Chung,Michael Dalton,Hari Kannan,Christos Kozyrakis|43|27|2|3
27|Uncovering hidden loop level parallelism in sequential applications.|Hongtao Zhong,Mojtaba Mehrara,Steven A. Lieberman,Scott A. Mahlke|96|78|9|5
28|A comprehensive approach to DRAM power management.|Ibrahim Hur,Calvin Lin|112|95|4|0
29|Power-Efficient DRAM Speculation.|Nidhi Aggarwal,Jason F. Cantin,Mikko H. Lipasti,James E. Smith|22|18|0|0
30|High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation.|Richard H. Larson,John K. Salmon,Ron O. Dror,Martin M. Deneroff,Cliff Young,J. P. Grossman,Yibing Shan,John L. Klepeis,David E. Shaw|24|17|0|4
31|Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation.|Jeffrey Kuskin,Cliff Young,J. P. Grossman,Brannon Batson,Martin M. Deneroff,Ron O. Dror,David E. Shaw|22|13|0|13
32|An OS-based alternative to full hardware coherence on tiled CMPs.|Christian Fensch,Marcelo Cintra|57|52|0|1
33|Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems.|Jiang Lin,Qingda Lu,Xiaoning Ding,Zhao Zhang,Xiaodong Zhang,P. Sadayappan|284|248|4|15
34|DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors.|Meeta Sharma Gupta,Krishna K. Rangan,Michael D. Smith,Gu-Yeon Wei,David M. Brooks|60|48|0|8
35|Supporting highly-decoupled thread-level redundancy for parallel programs.|M. Wasiur Rashid,Michael C. Huang|29|23|0|2
36|Speculative instruction validation for performance-reliability trade-off.|Sumeet Kumar,Aneesh Aggarwal|10|7|0|0
37|Runtime validation of memory ordering using constraint graph checking.|Kaiyu Chen,Sharad Malik,Priyadarsan Patra|35|28|1|2
38|Compilers and parallel computing systems.|Frances E. Allen|0|0|0|0
