# This is a comment in a Makefile.

# Variable for compiler. We'll use GCC.
CC := gcc

# Variable for compiler flags.
CFLAGS := -Wall -c

# Variable for linker.
LD := gcc

# Variable for linker flags.
LFLAGS := -o

# Variable for source files.
SRCS := main.c helper.c

# Variable for object files.
OBJS := $(SRCS:.c=.o)

# Default target is to build the program.
all: $(OBJS)
	$(LD) $(LFLAGS) program $(OBJS)

# Target to build main.c file.
main.o: main.c
	$(CC) $(CFLAGS) $< -o $@

# Target to build helper.c file.
helper.o: helper.c
	$(CC) $(CFLAGS) $< -o $@

# Target to clean the build files.
clean:
	rm -f $(OBJS)

# Target to clean all the build files and the executable.
clobber: clean
	rm -f program