/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [24:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  reg [3:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_34z;
  wire [13:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  reg [11:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[6] | in_data[11]);
  assign celloutsig_0_39z = ~(celloutsig_0_5z[0] | celloutsig_0_22z[0]);
  assign celloutsig_1_0z = ~(in_data[113] | in_data[164]);
  assign celloutsig_1_15z = ~(celloutsig_1_13z[1] | celloutsig_1_14z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z[1] | celloutsig_1_15z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[10] | celloutsig_1_15z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z | in_data[12]);
  assign celloutsig_0_23z = { in_data[86:71], celloutsig_0_20z } & celloutsig_0_21z[19:3];
  assign celloutsig_1_6z = celloutsig_1_5z[4:1] / { 1'h1, in_data[148:146] };
  assign celloutsig_1_9z = { celloutsig_1_3z[9:1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[13:4], celloutsig_1_0z };
  assign celloutsig_0_16z = in_data[42:18] / { 1'h1, in_data[37:21], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z[4:1], 1'h1 };
  assign celloutsig_1_4z = { celloutsig_1_2z[13:1], celloutsig_1_1z, celloutsig_1_1z } === { celloutsig_1_2z[14:1], 1'h1 };
  assign celloutsig_0_10z = celloutsig_0_7z[21:5] === in_data[22:6];
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z } === in_data[34:33];
  assign celloutsig_1_1z = in_data[159:145] <= { in_data[130:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_3z[10:6] <= in_data[108:104];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z } <= { in_data[175:153], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[8:5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z[4:1], 1'h1, celloutsig_0_11z } <= { celloutsig_0_7z[21:13], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_14z = in_data[70:63] <= { celloutsig_0_4z[9:4], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_20z = celloutsig_0_7z[6:0] <= celloutsig_0_6z[6:0];
  assign celloutsig_0_27z = { celloutsig_0_23z[5:0], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z } <= celloutsig_0_7z[21:5];
  assign celloutsig_0_15z = { celloutsig_0_4z[11:5], celloutsig_0_13z } && { in_data[14:8], celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[60:49] && in_data[23:12];
  assign celloutsig_1_5z = { celloutsig_1_2z[11:9], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[5:4], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_2z[2:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_7z[10:2] % { 1'h1, celloutsig_0_7z[18:13], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_16z[14:6] % { 1'h1, celloutsig_0_9z[6:0], celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_7z[17:9], celloutsig_0_15z, celloutsig_0_8z } % { 1'h1, celloutsig_0_7z[17:0] };
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_15z } % { 1'h1, celloutsig_0_19z[17:11], celloutsig_0_3z[4:1], 1'h1, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_38z = { celloutsig_0_28z[7:0], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_31z } <<< { celloutsig_0_34z[3:0], celloutsig_0_18z, celloutsig_0_27z };
  assign celloutsig_0_31z = celloutsig_0_18z[3:0] <<< celloutsig_0_6z[11:8];
  assign celloutsig_0_34z = { celloutsig_0_3z[4:1], 1'h1 } >>> { celloutsig_0_28z[5:3], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_3z[5:3], celloutsig_1_1z } >>> { celloutsig_1_2z[3:1], celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_2z[12], celloutsig_1_11z } >>> { celloutsig_1_6z[3:1], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z[9:1], celloutsig_0_3z[4:1], 1'h1 } >>> { celloutsig_0_5z[2:1], celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_7z[13:6] >>> celloutsig_0_6z[10:3];
  assign celloutsig_0_12z = in_data[33:28] >>> in_data[26:21];
  assign celloutsig_0_17z = { in_data[65:59], celloutsig_0_14z, celloutsig_0_10z } >>> { celloutsig_0_16z[18:12], celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_18z[8], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z } >>> { celloutsig_0_8z[8:1], celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[115:107], celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_2z[10:1], celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_11z[2:1], celloutsig_1_7z } ~^ celloutsig_1_5z[4:2];
  assign celloutsig_0_7z = { celloutsig_0_6z[4:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z } ~^ { celloutsig_0_6z[6:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_4z = in_data[58:47];
  always_latch
    if (!clkin_data[0]) celloutsig_0_22z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_22z = celloutsig_0_8z[8:5];
  assign { celloutsig_0_3z[2], celloutsig_0_3z[4:3], celloutsig_0_3z[1] } = { celloutsig_0_1z, in_data[80:79], celloutsig_0_0z } ~^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign { celloutsig_1_2z[3:1], celloutsig_1_2z[14:4] } = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[167:157] } ~^ { in_data[116:114], in_data[127:117] };
  assign celloutsig_0_3z[0] = 1'h1;
  assign celloutsig_1_2z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
