/*

Xilinx Vivado v2017.3 (64-bit) [Major: 2017, Minor: 3]
SW Build: 2018833 on Wed Oct  4 19:58:22 MDT 2017
IP Build: 2016188 on Wed Oct  4 21:52:56 MDT 2017

Process ID: 6400
License: Customer

Current time: 	Wed Sep 08 14:39:25 CEST 2021
Time zone: 	Central European Time (Europe/Belgrade)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 2
Available disk space: 51 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	E:/programy/Xilinx/Vivado/2017.3/tps/win64/jre
JVM executable location: 	E:/programy/Xilinx/Vivado/2017.3/tps/win64/jre/bin/java.exe

User name: 	Bohdan
User home directory: C:/Users/Bohdan
User working directory: F:/Project_tetris/uec2_projekt/vivado
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: E:/programy/Xilinx/Vivado
HDI_APPROOT: E:/programy/Xilinx/Vivado/2017.3
RDI_DATADIR: E:/programy/Xilinx/Vivado/2017.3/data
RDI_BINDIR: E:/programy/Xilinx/Vivado/2017.3/bin

User preferences location: C:/Users/Bohdan/AppData/Roaming/Xilinx/Vivado
Vivado preferences directory: C:/Users/Bohdan/AppData/Roaming/Xilinx/Vivado/2017.3/vivado.xml
Vivado layouts directory: C:/Users/Bohdan/AppData/Roaming/Xilinx/Vivado/2017.3/layouts
PlanAhead jar file location: 	E:/programy/Xilinx/Vivado/2017.3/lib/classes/planAhead.jar
Vivado log file location: 	F:/Project_tetris/uec2_projekt/vivado/vivado.log
Vivado journal file location: 	F:/Project_tetris/uec2_projekt/vivado/vivado.jou
Engine tmp dir: 	F:/Project_tetris/uec2_projekt/vivado/.Xil/Vivado-6400-DESKTOP-JBGI6VD

GUI allocated memory:	268 MB
GUI max memory:		3,052 MB
Engine allocated memory: 628 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 56 MB (+56256kb) [00:00:05]
// [Engine Memory]: 569 MB (+445155kb) [00:00:05]
// [GUI Memory]: 60 MB (+956kb) [00:00:05]
// TclEventType: START_PROGRESS_DIALOG
// Tcl Message: source run.tcl 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'debounce_u' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "debounce_u_behav -key {Behavioral:sim_1:Functional:debounce_u} -tclbatch {debounce_u.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2017.3 Time resolution is 1 ps 
// Tcl Message: source debounce_u.tcl 
// Tcl Message: ## current_wave_config 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_u_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 264.020 ; gain = 14.434 
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 601 MB (+3282kb) [00:00:08]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// [GUI Memory]: 64 MB (+811kb) [00:00:08]
// bs (cl):  Sourcing Tcl script 'run.tcl' : addNotify
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: DG_ANALYSIS_MSG_RESET
dismissDialog("Sourcing Tcl script 'run.tcl'"); // bs (cl)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [Engine Memory]: 632 MB (+888kb) [00:00:16]
// Elapsed time: 22 seconds
selectTab((HResource) null, (HResource) null, "Sources", 1); // aF (Q, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v)]", 1, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
// HMemoryUtils.trashcanNow. Engine heap size: 662 MB. GUI used memory: 46 MB. Current time: 9/8/21 2:39:57 PM CEST
// Elapsed time: 16 seconds
selectCodeEditor("vga_example.v", 214, 293); // cd (w, cl)
selectCodeEditor("vga_example.v", 151, 244); // cd (w, cl)
selectCodeEditor("vga_example.v", 139, 252); // cd (w, cl)
selectCodeEditor("vga_example.v", 139, 252, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
// [GUI Memory]: 68 MB (+879kb) [00:01:05]
selectCodeEditor("vga_example.v", 92, 335); // cd (w, cl)
// [GUI Memory]: 74 MB (+3413kb) [00:01:12]
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 63, 326); // cd (w, cl)
selectCodeEditor("vga_example.v", 186, 352); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("vga_example.v", 129, 455); // cd (w, cl)
selectCodeEditor("vga_example.v", 129, 455, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 252, 447); // cd (w, cl)
// [GUI Memory]: 78 MB (+509kb) [00:01:37]
selectCodeEditor("vga_example.v", 156, 399); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, serializer (serializer.v)]", 19, false, false, false, false, false, true); // B (D, cl) - Double Click
// [Engine Memory]: 672 MB (+9311kb) [00:01:47]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, serializer (serializer.v)]", 19, false); // B (D, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 692 MB. GUI used memory: 46 MB. Current time: 9/8/21 2:41:02 PM CEST
selectCodeEditor("serializer.v", 90, 8); // cd (w, cl)
selectCodeEditor("serializer.v", 90, 8, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("serializer.v", 94, 9); // cd (w, cl)
selectCodeEditor("serializer.v", 94, 9, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "serializer.v", 'c'); // cd (w, cl)
selectCodeEditor("serializer.v", 163, 277); // cd (w, cl)
selectCodeEditor("serializer.v", 141, 263); // cd (w, cl)
selectCodeEditor("serializer.v", 136, 255); // cd (w, cl)
selectCodeEditor("serializer.v", 139, 254, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("serializer.v", 144, 252); // cd (w, cl)
selectCodeEditor("serializer.v", 136, 242); // cd (w, cl)
selectCodeEditor("serializer.v", 140, 242, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("serializer.v", 138, 229); // cd (w, cl)
typeControlKey(null, null, 'z');
// [GUI Memory]: 88 MB (+5467kb) [00:01:58]
selectCodeEditor("serializer.v", 140, 230); // cd (w, cl)
selectCodeEditor("serializer.v", 136, 214); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 93 MB (+501kb) [00:02:04]
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "serializer.v", 2); // k (j, cl)
selectCodeEditor("serializer.v", 68, 9); // cd (w, cl)
selectCodeEditor("serializer.v", 68, 9, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "serializer.v", 'c'); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 91, 410); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "serializer.v", 2); // k (j, cl)
selectCodeEditor("serializer.v", 200, 56); // cd (w, cl)
typeControlKey((HResource) null, "serializer.v", 'c'); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
// [GUI Memory]: 98 MB (+1059kb) [00:02:33]
selectCodeEditor("vga_example.v", 53, 462); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 119, 468); // cd (w, cl)
// Elapsed time: 19 seconds
selectCodeEditor("vga_example.v", 135, 385); // cd (w, cl)
selectCodeEditor("vga_example.v", 132, 404); // cd (w, cl)
selectCodeEditor("vga_example.v", 132, 403, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 74, 486); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 171, 505); // cd (w, cl)
selectCodeEditor("vga_example.v", 174, 504); // cd (w, cl)
selectCodeEditor("vga_example.v", 130, 501); // cd (w, cl)
selectCodeEditor("vga_example.v", 129, 501); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("vga_example.v", 123, 467); // cd (w, cl)
selectCodeEditor("vga_example.v", 123, 467, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 68, 298); // cd (w, cl)
selectCodeEditor("vga_example.v", 102, 299); // cd (w, cl)
selectCodeEditor("vga_example.v", 80, 296); // cd (w, cl)
selectCodeEditor("vga_example.v", 80, 296, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 465); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 465, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 124, 453); // cd (w, cl)
selectCodeEditor("vga_example.v", 124, 453, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 92, 249); // cd (w, cl)
selectCodeEditor("vga_example.v", 92, 248, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 132, 252); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("vga_example.v", 431, 388); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 27 seconds
selectCodeEditor("vga_example.v", 100, 360); // cd (w, cl)
selectCodeEditor("vga_example.v", 100, 360, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 120, 140); // cd (w, cl)
selectCodeEditor("vga_example.v", 120, 140, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 129, 284); // cd (w, cl)
selectCodeEditor("vga_example.v", 135, 283); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 133, 293); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 151, 284); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 129, 276); // cd (w, cl)
selectCodeEditor("vga_example.v", 186, 282); // cd (w, cl)
selectCodeEditor("vga_example.v", 186, 282); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 146, 296); // cd (w, cl)
selectCodeEditor("vga_example.v", 146, 296, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 174, 324); // cd (w, cl)
selectCodeEditor("vga_example.v", 158, 313); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 20 seconds
selectCodeEditor("vga_example.v", 216, 278); // cd (w, cl)
selectCodeEditor("vga_example.v", 239, 296); // cd (w, cl)
selectCodeEditor("vga_example.v", 187, 253); // cd (w, cl)
selectCodeEditor("vga_example.v", 215, 264); // cd (w, cl)
selectCodeEditor("vga_example.v", 228, 272); // cd (w, cl)
selectCodeEditor("vga_example.v", 260, 287); // cd (w, cl)
selectCodeEditor("vga_example.v", 234, 254); // cd (w, cl)
selectCodeEditor("vga_example.v", 223, 267); // cd (w, cl)
selectCodeEditor("vga_example.v", 239, 280); // cd (w, cl)
selectCodeEditor("vga_example.v", 249, 288); // cd (w, cl)
selectCodeEditor("vga_example.v", 260, 297); // cd (w, cl)
selectCodeEditor("vga_example.v", 255, 310); // cd (w, cl)
selectCodeEditor("vga_example.v", 257, 327); // cd (w, cl)
selectCodeEditor("vga_example.v", 273, 345); // cd (w, cl)
selectCodeEditor("vga_example.v", 273, 361); // cd (w, cl)
selectCodeEditor("vga_example.v", 253, 347); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_board_ID : board_ID (board_ID.v)]", 14, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_board_ID : board_ID (board_ID.v)]", 14, false, false, false, false, false, true); // B (D, cl) - Double Click
// [GUI Memory]: 103 MB (+378kb) [00:05:40]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_draw_rect_char : draw_rect_char (draw_rect_char.v)]", 10, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_char_rom : char_rom_16x16 (char_rom_16x16.v)]", 12, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_char_rom : char_rom_16x16 (char_rom_16x16.v)]", 12, false, false, false, false, false, true); // B (D, cl) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("char_rom_16x16.v", 75, 163); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 75, 163, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 94, 364); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 94, 364, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 196, 367); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 299, 330); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// [Engine Memory]: 715 MB (+9352kb) [00:06:25]
// HMemoryUtils.trashcanNow. Engine heap size: 747 MB. GUI used memory: 48 MB. Current time: 9/8/21 2:45:42 PM CEST
// TclEventType: STOP_PROGRESS_DIALOG
// [Engine Memory]: 830 MB (+83614kb) [00:06:30]
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.117 ; gain = 19.293 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'tx_data1' does not exist for instance 'my_data_to_transfer' of module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] 
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.270 ; gain = 104.445 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: INFO: [Device 21-403] Loading part xc7a35tcpg236-1 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 52 Infos, 6 Warnings, 0 Critical Warnings and 6 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// [Engine Memory]: 885 MB (+13903kb) [00:06:33]
// M (cl): Critical Messages: addNotify
// Elapsed time: 11 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aF (Q, cl)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g (aQ, cl): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // g (aQ, cl): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-448] named port connection 'tx_data1' does not exist for instance 'my_data_to_transfer' of module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\vga_example.v;-;;-;16;-;line;-;300;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("vga_example.v", 84, 416); // cd (w, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-285] failed synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]. ]", 3, true); // ah (O, cl) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\serializer.v;-;;-;16;-;line;-;1;-;;-;16;-;"); // ah (O, cl)
// Elapsed time: 10 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-285] failed synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]. ]", 3); // ah (O, cl)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-285] failed synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]. ]", 3); // ah (O, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 225, 400); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 906 MB. GUI used memory: 48 MB. Current time: 9/8/21 2:46:22 PM CEST
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// [Engine Memory]: 1,005 MB (+79811kb) [00:07:17]
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1188.609 ; gain = 9.617 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'tx_data' does not exist for instance 'my_data_to_transfer' of module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] 
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.770 ; gain = 92.777 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 51 Infos, 6 Warnings, 0 Critical Warnings and 6 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,005 MB. GUI used memory: 49 MB. Current time: 9/8/21 2:46:37 PM CEST
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-448] named port connection 'tx_data' does not exist for instance 'my_data_to_transfer' of module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\vga_example.v;-;;-;16;-;line;-;300;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-448] named port connection 'tx_data' does not exist for instance 'my_data_to_transfer' of module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-448] named port connection 'tx_data' does not exist for instance 'my_data_to_transfer' of module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:300]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_data_to_transfer : data_to_transfer (data_to_transfer.v)]", 15, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_data_to_transfer : data_to_transfer (data_to_transfer.v)]", 15, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_data_to_transfer : data_to_transfer (data_to_transfer.v)]", 15, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("data_to_transfer.v", 192, 417); // cd (w, cl)
selectCodeEditor("data_to_transfer.v", 192, 417, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "data_to_transfer.v", 'c'); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 64, 428); // cd (w, cl)
selectCodeEditor("vga_example.v", 64, 428, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 72, 418); // cd (w, cl)
selectCodeEditor("vga_example.v", 72, 418, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 179, 440); // cd (w, cl)
selectCodeEditor("vga_example.v", 169, 444); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 107, 95); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 140, 97); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 110, 91); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "board_ID.v", 3); // k (j, cl)
selectCodeEditor("board_ID.v", 188, 262); // cd (w, cl)
selectCodeEditor("board_ID.v", 226, 263); // cd (w, cl)
selectCodeEditor("board_ID.v", 198, 266); // cd (w, cl)
selectCodeEditor("board_ID.v", 196, 351); // cd (w, cl)
selectCodeEditor("board_ID.v", 194, 432); // cd (w, cl)
selectCodeEditor("board_ID.v", 209, 266); // cd (w, cl)
selectCodeEditor("board_ID.v", 209, 349); // cd (w, cl)
selectCodeEditor("board_ID.v", 213, 432); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("board_ID.v", 118, 162); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 3000 ms.
selectCodeEditor("board_ID.v", 316, 370); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("board_ID.v", 281, 438); // cd (w, cl)
selectCodeEditor("board_ID.v", 458, 398); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_to_transfer.v", 5); // k (j, cl)
selectCodeEditor("data_to_transfer.v", 333, 417); // cd (w, cl)
selectCodeEditor("data_to_transfer.v", 301, 403); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 139, 232); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 130, 237); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 133, 221); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 147, 234); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 132, 224); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 155, 230); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 168, 312); // cd (w, cl)
// Elapsed time: 14 seconds
selectCodeEditor("char_rom_16x16.v", 189, 160); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 196, 437); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 214, 434); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 238, 416); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 252, 421); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 316, 425); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 198, 380); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 216, 383); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 235, 415); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 254, 420); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 329, 395); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1271.770 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] 
// Tcl Message: ERROR: [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:306] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1281.086 ; gain = 9.316 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 52 Infos, 7 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:306]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\vga_example.v;-;;-;16;-;line;-;306;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("vga_example.v", 82, 468); // cd (w, cl)
selectCodeEditor("vga_example.v", 82, 468, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 29, 504); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("vga_example.v", 101, 315); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 318); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 318, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 12 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true); // ah (O, cl) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\vga_example.v;-;;-;16;-;line;-;306;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("vga_example.v", 169, 455); // cd (w, cl)
selectCodeEditor("vga_example.v", 24, 506); // cd (w, cl)
selectCodeEditor("vga_example.v", 146, 481); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("vga_example.v", 140, 529); // cd (w, cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 166, 518); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 489); // cd (w, cl)
selectCodeEditor("vga_example.v", 86, 489, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 146, 120); // cd (w, cl)
selectCodeEditor("vga_example.v", 146, 120, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 78, 486); // cd (w, cl)
selectCodeEditor("vga_example.v", 78, 486, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 82, 475); // cd (w, cl)
selectCodeEditor("vga_example.v", 82, 475, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 83, 490); // cd (w, cl)
selectCodeEditor("vga_example.v", 83, 490, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 34, 498); // cd (w, cl)
selectCodeEditor("vga_example.v", 138, 473); // cd (w, cl)
selectCodeEditor("vga_example.v", 88, 485); // cd (w, cl)
selectCodeEditor("vga_example.v", 84, 385); // cd (w, cl)
selectCodeEditor("vga_example.v", 84, 384, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 18 seconds
selectCodeEditor("vga_example.v", 74, 517); // cd (w, cl)
selectCodeEditor("vga_example.v", 84, 483); // cd (w, cl)
selectCodeEditor("vga_example.v", 84, 483, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 154, 124); // cd (w, cl)
selectCodeEditor("vga_example.v", 80, 484); // cd (w, cl)
selectCodeEditor("vga_example.v", 80, 484, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 134, 130); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 488); // cd (w, cl)
selectCodeEditor("vga_example.v", 52, 500); // cd (w, cl)
selectCodeEditor("vga_example.v", 156, 424); // cd (w, cl)
selectCodeEditor("vga_example.v", 106, 449); // cd (w, cl)
selectCodeEditor("vga_example.v", 106, 449, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 86, 489); // cd (w, cl)
selectCodeEditor("vga_example.v", 85, 489, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 88, 484); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("vga_example.v", 98, 538); // cd (w, cl)
selectCodeEditor("vga_example.v", 98, 538, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 39, 228); // cd (w, cl)
selectCodeEditor("vga_example.v", 151, 167); // cd (w, cl)
selectCodeEditor("vga_example.v", 143, 126); // cd (w, cl)
selectCodeEditor("vga_example.v", 143, 126, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 201, 200); // cd (w, cl)
selectCodeEditor("vga_example.v", 201, 200, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 166, 216); // cd (w, cl)
selectCodeEditor("vga_example.v", 166, 216, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 184, 140); // cd (w, cl)
selectCodeEditor("vga_example.v", 184, 140, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 30, 180); // cd (w, cl)
selectCodeEditor("vga_example.v", 26, 148); // cd (w, cl)
selectCodeEditor("vga_example.v", 39, 172); // cd (w, cl)
selectCodeEditor("vga_example.v", 36, 174); // cd (w, cl)
selectCodeEditor("vga_example.v", 67, 260); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.086 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] 
// Tcl Message: ERROR: [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:299] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.156 ; gain = 4.070 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 50 Infos, 4 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectCodeEditor("vga_example.v", 111, 448); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("vga_example.v", 141, 462); // cd (w, cl)
selectCodeEditor("vga_example.v", 134, 108); // cd (w, cl)
selectCodeEditor("vga_example.v", 134, 108, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 144, 127); // cd (w, cl)
selectCodeEditor("vga_example.v", 144, 127, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 143, 142); // cd (w, cl)
selectCodeEditor("vga_example.v", 143, 142, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 136, 122); // cd (w, cl)
selectCodeEditor("vga_example.v", 136, 122, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 144, 125); // cd (w, cl)
selectCodeEditor("vga_example.v", 144, 125, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 146, 146); // cd (w, cl)
selectCodeEditor("vga_example.v", 146, 146, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 185, 142); // cd (w, cl)
selectCodeEditor("vga_example.v", 189, 141); // cd (w, cl)
selectCodeEditor("vga_example.v", 187, 128); // cd (w, cl)
selectCodeEditor("vga_example.v", 136, 156); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// [GUI Memory]: 109 MB (+832kb) [00:14:42]
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.156 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] 
// Tcl Message: ERROR: [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307] ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.738 ; gain = 2.582 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// Tcl Message: 52 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307]. ]", 2, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\vga_example.v;-;;-;16;-;line;-;307;-;;-;16;-;"); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307]. ]", 2, false, false, false, false, false, true); // ah (O, cl) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307]. ]", 2, false); // ah (O, cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, synth_design -rtl -name rtl_1. , [Synth 8-685] variable 'din' should not be used in output port connection [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:307]. ]", 2, false); // ah (O, cl)
selectCodeEditor("vga_example.v", 79, 328); // cd (w, cl)
selectCodeEditor("vga_example.v", 79, 328, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 26, 263); // cd (w, cl)
selectCodeEditor("vga_example.v", 26, 263, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cl)
// x (cl): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // x (cl)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: vga_example 
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// HMemoryUtils.trashcanNow. Engine heap size: 1,082 MB. GUI used memory: 49 MB. Current time: 9/8/21 2:54:52 PM CEST
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,084 MB. GUI used memory: 49 MB. Current time: 9/8/21 2:54:52 PM CEST
// [Engine Memory]: 1,084 MB (+29787kb) [00:15:38]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,167 MB (+30699kb) [00:15:39]
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.738 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter DVSR bound to: 163 - type: integer  	Parameter DVSR_BIT bound to: 8 - type: integer  	Parameter FIFO_W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter M bound to: 163 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] 
// Tcl Message: 	Parameter B bound to: 8 - type: integer  	Parameter W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62] INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.250 ; gain = 5.512 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.250 ; gain = 5.512 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 2 instances were transformed.   BUFGCE => BUFGCTRL: 2 instances  
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1493.496 ; gain = 205.758 
// Tcl Message: 73 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1493.496 ; gain = 205.758 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 17 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.8s
// [GUI Memory]: 121 MB (+6448kb) [00:16:13]
// Elapsed time: 93 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 118, 452); // cd (w, cl)
selectCodeEditor("vga_example.v", 118, 452, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 132, 227); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 131, 230); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 133, 242); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 128 MB (+1023kb) [00:17:57]
// Elapsed time: 11 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.496 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter DVSR bound to: 163 - type: integer  	Parameter DVSR_BIT bound to: 8 - type: integer  	Parameter FIFO_W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter M bound to: 163 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] 
// Tcl Message: 	Parameter B bound to: 8 - type: integer  	Parameter W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62] INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.887 ; gain = 4.391 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// [Engine Memory]: 1,257 MB (+33273kb) [00:18:11]
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.887 ; gain = 4.391 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,257 MB. GUI used memory: 81 MB. Current time: 9/8/21 2:57:29 PM CEST
// Engine heap size: 1,257 MB. GUI used memory: 81 MB. Current time: 9/8/21 2:57:29 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,257 MB. GUI used memory: 54 MB. Current time: 9/8/21 2:57:30 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1506.211 ; gain = 12.715 
// Elapsed time: 18 seconds
dismissDialog("Reloading"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
// Elapsed time: 96 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 5); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 174, 86); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 174, 86, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 2); // k (j, cl)
selectCodeEditor("vga_example.v", 170, 230); // cd (w, cl)
// [GUI Memory]: 135 MB (+405kb) [00:20:26]
selectCodeEditor("vga_example.v", 170, 230, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 167, 232); // cd (w, cl)
selectCodeEditor("vga_example.v", 167, 232, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 111, 298); // cd (w, cl)
// Elapsed time: 27 seconds
selectCodeEditor("vga_example.v", 170, 312); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "serializer.v", 3); // k (j, cl)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_data_to_transfer : data_to_transfer (data_to_transfer.v)]", 15, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_data_to_transfer : data_to_transfer (data_to_transfer.v)]", 15, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("data_to_transfer.v", 321, 414); // cd (w, cl)
// Elapsed time: 88 seconds
selectCodeEditor("data_to_transfer.v", 154, 353); // cd (w, cl)
typeControlKey((HResource) null, "data_to_transfer.v", 'c'); // cd (w, cl)
selectCodeEditor("data_to_transfer.v", 408, 304); // cd (w, cl)
// Elapsed time: 138 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "serializer.v", 3); // k (j, cl)
// Elapsed time: 21 seconds
selectCodeEditor("serializer.v", 144, 58); // cd (w, cl)
// Elapsed time: 28 seconds
selectCodeEditor("serializer.v", 215, 60); // cd (w, cl)
selectCodeEditor("serializer.v", 209, 78); // cd (w, cl)
selectCodeEditor("serializer.v", 205, 93); // cd (w, cl)
selectCodeEditor("serializer.v", 217, 154); // cd (w, cl)
selectCodeEditor("serializer.v", 213, 365); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 39 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 5); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 387, 61); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
// Elapsed time: 591 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "serializer.v", 3); // k (j, cl)
// Elapsed time: 13 seconds
selectCodeEditor("serializer.v", 78, 219); // cd (w, cl)
selectCodeEditor("serializer.v", 98, 217); // cd (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("serializer.v", 157, 212); // cd (w, cl)
selectCodeEditor("serializer.v", 246, 209); // cd (w, cl)
selectCodeEditor("serializer.v", 164, 211); // cd (w, cl)
selectCodeEditor("serializer.v", 123, 198); // cd (w, cl)
selectCodeEditor("serializer.v", 123, 198, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("serializer.v", 232, 261); // cd (w, cl)
selectCodeEditor("serializer.v", 255, 260); // cd (w, cl)
selectCodeEditor("serializer.v", 273, 289); // cd (w, cl)
selectCodeEditor("serializer.v", 734, 302); // cd (w, cl)
// [GUI Memory]: 142 MB (+6kb) [00:37:34]
selectCodeEditor("serializer.v", 238, 276); // cd (w, cl)
selectCodeEditor("serializer.v", 229, 298); // cd (w, cl)
selectCodeEditor("serializer.v", 198, 328); // cd (w, cl)
selectCodeEditor("serializer.v", 157, 314); // cd (w, cl)
selectCodeEditor("serializer.v", 191, 299); // cd (w, cl)
selectCodeEditor("serializer.v", 291, 284); // cd (w, cl)
selectCodeEditor("serializer.v", 319, 262); // cd (w, cl)
selectCodeEditor("serializer.v", 304, 242); // cd (w, cl)
selectCodeEditor("serializer.v", 294, 227); // cd (w, cl)
selectCodeEditor("serializer.v", 294, 213); // cd (w, cl)
selectCodeEditor("serializer.v", 250, 194); // cd (w, cl)
selectCodeEditor("serializer.v", 231, 177); // cd (w, cl)
selectCodeEditor("serializer.v", 178, 165); // cd (w, cl)
selectCodeEditor("serializer.v", 87, 310); // cd (w, cl)
typeControlKey((HResource) null, "serializer.v", 'c'); // cd (w, cl)
// Elapsed time: 165 seconds
selectCodeEditor("serializer.v", 892, 286); // cd (w, cl)
selectCodeEditor("serializer.v", 211, 140); // cd (w, cl)
typeControlKey((HResource) null, "serializer.v", 'c'); // cd (w, cl)
// Elapsed time: 144 seconds
selectCodeEditor("serializer.v", 196, 183); // cd (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.211 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter DVSR bound to: 163 - type: integer  	Parameter DVSR_BIT bound to: 8 - type: integer  	Parameter FIFO_W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter M bound to: 163 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] 
// Tcl Message: 	Parameter B bound to: 8 - type: integer  	Parameter W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62] INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1506.211 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1506.211 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,257 MB. GUI used memory: 73 MB. Current time: 9/8/21 3:22:57 PM CEST
// Engine heap size: 1,257 MB. GUI used memory: 74 MB. Current time: 9/8/21 3:22:57 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,257 MB. GUI used memory: 57 MB. Current time: 9/8/21 3:22:59 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1542.617 ; gain = 36.406 
// Elapsed time: 16 seconds
dismissDialog("Reloading"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 73 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 262, 365); // cd (w, cl)
// Elapsed time: 21 seconds
selectCodeEditor("vga_example.v", 112, 334); // cd (w, cl)
selectCodeEditor("vga_example.v", 112, 334, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 103, 335); // cd (w, cl)
selectCodeEditor("vga_example.v", 103, 335, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 119, 350); // cd (w, cl)
selectCodeEditor("vga_example.v", 119, 350, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 105, 100); // cd (w, cl)
selectCodeEditor("vga_example.v", 105, 100, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 109, 114); // cd (w, cl)
selectCodeEditor("vga_example.v", 109, 114, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 336); // cd (w, cl)
selectCodeEditor("vga_example.v", 104, 349); // cd (w, cl)
selectCodeEditor("vga_example.v", 104, 349, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 164, 338); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// f (cl): Launch Runs: addNotify
dismissDialog("No Implementation Results Available"); // x (cl)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RUN_LAUNCH
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_MODIFY
// bs (cl):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 15:25:07 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 15:25:07 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cl)
// Elapsed time: 38 seconds
selectCodeEditor("vga_example.v", 446, 295); // cd (w, cl)
selectCodeEditor("vga_example.v", 326, 349); // cd (w, cl)
selectCodeEditor("vga_example.v", 157, 367); // cd (w, cl)
selectCodeEditor("vga_example.v", 163, 345); // cd (w, cl)
selectCodeEditor("vga_example.v", 149, 328); // cd (w, cl)
selectCodeEditor("vga_example.v", 109, 307); // cd (w, cl)
selectCodeEditor("vga_example.v", 123, 286); // cd (w, cl)
selectCodeEditor("vga_example.v", 125, 297); // cd (w, cl)
// Elapsed time: 35 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), uart_1 : uart (uart.v)]", 17); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), uart_1 : uart (uart.v), fifo_rx_unit : fifo (fifo.v)]", 20, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), uart_1 : uart (uart.v), fifo_rx_unit : fifo (fifo.v)]", 20, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("fifo.v", 175, 169); // cd (w, cl)
selectCodeEditor("fifo.v", 175, 169, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("fifo.v", 176, 174); // cd (w, cl)
selectCodeEditor("fifo.v", 176, 174, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("fifo.v", 99, 281); // cd (w, cl)
selectCodeEditor("fifo.v", 99, 281, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("fifo.v", 226, 271); // cd (w, cl)
selectCodeEditor("fifo.v", 226, 271, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("fifo.v", 244, 275); // cd (w, cl)
selectCodeEditor("fifo.v", 244, 275, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("fifo.v", 184, 284); // cd (w, cl)
selectCodeEditor("fifo.v", 184, 284, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("fifo.v", 172, 283); // cd (w, cl)
selectCodeEditor("fifo.v", 172, 283, false, false, false, false, true); // cd (w, cl) - Double Click
// TclEventType: RUN_FAILED
// ah (cl): Synthesis Failed: addNotify
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cl)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 95, 327); // cd (w, cl)
selectCodeEditor("vga_example.v", 95, 327, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 16 seconds
selectCodeEditor("vga_example.v", 119, 132); // cd (w, cl)
selectCodeEditor("vga_example.v", 119, 132, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 96, 243); // cd (w, cl)
selectCodeEditor("vga_example.v", 96, 242, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 101, 253); // cd (w, cl)
selectCodeEditor("vga_example.v", 101, 253, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 105, 264); // cd (w, cl)
selectCodeEditor("vga_example.v", 105, 264, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 97, 10); // cd (w, cl)
selectCodeEditor("vga_example.v", 97, 10, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 101, 50); // cd (w, cl)
selectCodeEditor("vga_example.v", 101, 50, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug]", 6); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // x (cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bs (cl):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 15:28:25 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 15:28:25 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cl)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cl): Bitstream Generation Completed: addNotify
// Elapsed time: 258 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cl)
// Elapsed time: 44 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 25, true); // u (O, cl) - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: LOAD_FEATURE
// bs (cl):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
dismissDialog("Open Hardware Manager"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_TARGET_WIZARD, "Open New Target..."); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_OPEN_TARGET_WIZARD
// aM (cl): Open New Hardware Target: addNotify
selectButton("NEXT", "Next >"); // JButton (h, aM)
// bs (aM):  Open Server : addNotify
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// bs (aM):  Open Target : addNotify
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// Elapsed time: 10 seconds
dismissDialog("Open Server"); // bs (aM)
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_TARGET_CLOSE
// bs (aM):  Close Target : addNotify
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
dismissDialog("Open Target"); // bs (aM)
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
selectButton("NEXT", "Next >"); // JButton (h, aM)
dismissDialog("Close Target"); // bs (aM)
selectButton("NEXT", "Next >"); // JButton (h, aM)
// bs (aM):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738777A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// [Engine Memory]: 1,759 MB (+460135kb) [00:54:40]
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// TclEventType: HW_TARGET_NEEDS_CLOSE
selectButton("FINISH", "Finish"); // JButton (h, aM)
// 'H' command handler elapsed time: 21 seconds
// TclEventType: HW_TARGET_NEEDS_CLOSE
dismissDialog("Open Hardware Target"); // bs (aM)
dismissDialog("Open New Hardware Target"); // aM (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,774 MB. GUI used memory: 93 MB. Current time: 9/8/21 3:33:58 PM CEST
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738876A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738876A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_TARGET_NEEDS_CLOSE
dismissDialog("Program Device"); // bA (cl)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a (bs)
// Tcl Message: INFO: [Common 17-41] Interrupt caught. Command should exit soon. 
// Tcl Message: ERROR: [Labtools 27-3165] End of startup status: LOW 
// CommandFailedException: ERROR: [Common 17-69] Command failed:  
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2026.500 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-344] 'program_hw_devices' was cancelled 
// 'I' command handler elapsed time: 13 seconds
dismissDialog("Program Device"); // bs (cl)
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183738876A 
// n (cl): Close Hardware Target: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738876A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.500 ; gain = 0.000 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738876A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0). 
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183738876A 
// n (cl): Close Hardware Target: addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183738876A 
// n (cl): Close Hardware Target: addNotify
// Elapsed time: 58 seconds
dismissDialog("Close Hardware Target"); // n (cl)
// Elapsed time: 41 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 32 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cl)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cl): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // x (cl)
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw 
// bs (cl):  CLose Hardware Manager : addNotify
dismissDialog("CLose Hardware Manager"); // bs (cl)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cl)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// x (cl): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (x)
dismissDialog("Confirm Close"); // x (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 13 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 259, 175, 1219, 555, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 195, 156, 1219, 555, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, cl)
// [GUI Memory]: 153 MB (+4118kb) [00:58:52]
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 11 seconds
selectCodeEditor("vga_example.v", 219, 325); // cd (w, cl)
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 1"); // w
// HMemoryUtils.trashcanNow. Engine heap size: 1,802 MB. GUI used memory: 90 MB. Current time: 9/8/21 3:38:25 PM CEST
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Report Noise]", 15, false); // u (O, cl)
// Elapsed time: 139 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fifo.v", 7); // k (j, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), uart_1 : uart (uart.v)]", 17, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), uart_1 : uart (uart.v)]", 17, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
// Elapsed time: 12 seconds
selectCodeEditor("uart.v", 191, 117); // cd (w, cl)
selectCodeEditor("uart.v", 191, 117, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 265, 336); // cd (w, cl)
selectCodeEditor("uart.v", 265, 335, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("uart.v", 335, 338); // cd (w, cl)
selectCodeEditor("uart.v", 335, 338, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 32 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design]", 4, true, false, false, false, true, false); // ah (O, cl) - Popup Trigger - Node
selectCodeEditor("uart.v", 469, 397); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 8); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fifo.v", 7); // k (j, cl)
// Elapsed time: 12 seconds
selectCodeEditor("fifo.v", 192, 216); // cd (w, cl)
selectCodeEditor("fifo.v", 192, 216, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 46 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 94 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.. ]", 5, false); // ah (O, cl)
// Elapsed time: 632 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 176, 109); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 176, 109, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 48 seconds
selectCodeEditor("char_rom_16x16.v", 134, 282); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 123, 282); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 128, 282); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
// Elapsed time: 17 seconds
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 158, 372); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'v'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 125, 326); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'v'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 160, 363); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'v'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 305, 303); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("char_rom_16x16.v", 305, 303); // cd (w, cl)
// Elapsed time: 10 seconds
selectCodeEditor("char_rom_16x16.v", 93, 223); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 93, 223, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 89, 162); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 175, 90); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 175, 90, false, false, false, false, true); // cd (w, cl) - Double Click
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.938 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// [Engine Memory]: 1,848 MB (+1186kb) [01:18:05]
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter DVSR bound to: 163 - type: integer  	Parameter DVSR_BIT bound to: 8 - type: integer  	Parameter FIFO_W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter M bound to: 163 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] 
// Tcl Message: 	Parameter B bound to: 8 - type: integer  	Parameter W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62] INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2105.039 ; gain = 45.102 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2105.039 ; gain = 45.102 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,860 MB. GUI used memory: 77 MB. Current time: 9/8/21 3:57:24 PM CEST
// Engine heap size: 1,860 MB. GUI used memory: 78 MB. Current time: 9/8/21 3:57:24 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,860 MB. GUI used memory: 68 MB. Current time: 9/8/21 3:57:26 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2127.293 ; gain = 67.355 
// Elapsed time: 18 seconds
dismissDialog("Reloading"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 8); // k (j, cl)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 125 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 143, 227); // cd (w, cl)
selectCodeEditor("vga_example.v", 143, 227, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 126, 270); // cd (w, cl)
selectCodeEditor("vga_example.v", 141, 281); // cd (w, cl)
selectCodeEditor("vga_example.v", 141, 281, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 54, 300); // cd (w, cl)
selectCodeEditor("vga_example.v", 218, 296); // cd (w, cl)
selectCodeEditor("vga_example.v", 165, 319); // cd (w, cl)
selectCodeEditor("vga_example.v", 184, 327); // cd (w, cl)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// TclEventType: DG_GRAPH_GENERATED
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.293 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter DVSR bound to: 163 - type: integer  	Parameter DVSR_BIT bound to: 8 - type: integer  	Parameter FIFO_W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter M bound to: 163 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] 
// Tcl Message: 	Parameter B bound to: 8 - type: integer  	Parameter W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62] INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.293 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2127.293 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,866 MB. GUI used memory: 82 MB. Current time: 9/8/21 4:01:19 PM CEST
// Engine heap size: 1,866 MB. GUI used memory: 83 MB. Current time: 9/8/21 4:01:19 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,866 MB. GUI used memory: 71 MB. Current time: 9/8/21 4:01:21 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.582 ; gain = 8.289 
// Elapsed time: 19 seconds
dismissDialog("Reloading"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'ct' command handler elapsed time: 3 seconds
// TclEventType: RUN_LAUNCH
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 16:01:43 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 16:01:43 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cl): Bitstream Generation Completed: addNotify
// Elapsed time: 260 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cl)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // g (aQ, cl): TRUE
// Elapsed time: 45 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738777A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cl):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// bs (cl):  Open Hardware Target : addNotify
dismissDialog("Open Hardware Manager"); // bs (cl)
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.3   **** Build date : Oct  4 2017-20:12:17     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// Tcl Message: ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command. 
// Tcl Message: ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.  
// cv (cl): Critical Messages: addNotify
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (cv)
dismissDialog("Critical Messages"); // cv (cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// TclEventType: HW_SERVER_UPDATE
selectButton("OptionPane.button", "OK"); // JButton (A, H)
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 7 seconds
dismissDialog("Program Device"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738876A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738876A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// TclEventType: HW_TARGET_NEEDS_CLOSE
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cl)
// Elapsed time: 110 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cl)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// x (cl): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
dismissDialog("Confirm Close"); // x (cl)
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw 
// bs (cl):  CLose Hardware Manager : addNotify
dismissDialog("CLose Hardware Manager"); // bs (cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_char_rom : char_rom_16x16 (char_rom_16x16.v)]", 12, false); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, vga_example (vga_example.v), my_char_rom : char_rom_16x16 (char_rom_16x16.v)]", 12, false, false, false, false, false, true); // B (D, cl) - Double Click
// [GUI Memory]: 161 MB (+884kb) [01:30:27]
selectCodeEditor("char_rom_16x16.v", 222, 95); // cd (w, cl)
// Elapsed time: 40 seconds
selectCodeEditor("char_rom_16x16.v", 318, 107); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 62 seconds
selectCodeEditor("char_rom_16x16.v", 253, 176); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 289, 211); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 48, 195); // cd (w, cl)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("char_rom_16x16.v", 329, 202); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 251, 70); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 49, 187); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 56, 95); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 198, 325); // cd (w, cl)
// [GUI Memory]: 171 MB (+1915kb) [01:32:48]
// Elapsed time: 23 seconds
selectCodeEditor("char_rom_16x16.v", 20, 217); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 62, 261); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 26, 211); // cd (w, cl)
// Elapsed time: 14 seconds
selectCodeEditor("char_rom_16x16.v", 209, 331); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 27, 298); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 13, 194); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("char_rom_16x16.v", 230, 343); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 350, 309); // cd (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("char_rom_16x16.v", 55, 260); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 113, 355); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 234, 358); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 195, 343); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 213, 372); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 53, 57); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 69, 38); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 89, 95); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 89, 95, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 21 seconds
selectCodeEditor("char_rom_16x16.v", 127, 125); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 127, 125, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 95, 153); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 98, 146); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 98, 146, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 210, 143); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 272, 448); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 205, 48); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 225, 46); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 115, 445); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 115, 445, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 102, 47); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 102, 47, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 403, 250); // cd (w, cl)
// Elapsed time: 27 seconds
selectCodeEditor("char_rom_16x16.v", 263, 249); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 242, 259); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 99, 213); // cd (w, cl)
typeControlKey(null, null, 'z');
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cl)
// bs (cl):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2135.582 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35] INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757] INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607] INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617] 
// Tcl Message: 	Parameter CE_TYPE bound to: SYNC - type: string  	Parameter IS_CE_INVERTED bound to: 1'b0  	Parameter IS_I_INVERTED bound to: 1'b0  
// Tcl Message: 	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer  	Parameter HOR_BLANK_START bound to: 1280 - type: integer  	Parameter HOR_BLANK_TIME bound to: 370 - type: integer  	Parameter HOR_SYNC_START bound to: 1390 - type: integer  	Parameter HOR_SYNC_TIME bound to: 40 - type: integer  	Parameter VER_TOTAL_TIME bound to: 750 - type: integer  	Parameter VER_BLANK_START bound to: 720 - type: integer  	Parameter VER_BLANK_TIME bound to: 30 - type: integer  	Parameter VER_SYNC_START bound to: 725 - type: integer  	Parameter VER_SYNC_TIME bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6] INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3] INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3] INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3] INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3] INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4] INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] 
// Tcl Message: 	Parameter COLOR bound to: 12'b000010011001  	Parameter BACKGROUND bound to: 12'b001100111111  	Parameter LETTERS_COLOR bound to: 12'b101010111100  	Parameter XPOS bound to: 570 - type: integer  	Parameter YPOS bound to: 400 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23] INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9] INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3] INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3] INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12] INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1] INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter DVSR bound to: 163 - type: integer  	Parameter DVSR_BIT bound to: 8 - type: integer  	Parameter FIFO_W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] 
// Tcl Message: 	Parameter N bound to: 8 - type: integer  	Parameter M bound to: 163 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3] INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3] INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] 
// Tcl Message: 	Parameter B bound to: 8 - type: integer  	Parameter W bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62] INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3] INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] 
// Tcl Message: 	Parameter DBIT bound to: 8 - type: integer  	Parameter SB_TICK bound to: 16 - type: integer  	Parameter idle bound to: 2'b00  	Parameter start bound to: 2'b01  	Parameter data bound to: 2'b10  	Parameter stop bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3] INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'vga_example' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2135.582 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2135.582 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,866 MB. GUI used memory: 85 MB. Current time: 9/8/21 4:16:14 PM CEST
// Engine heap size: 1,866 MB. GUI used memory: 86 MB. Current time: 9/8/21 4:16:14 PM CEST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,866 MB. GUI used memory: 76 MB. Current time: 9/8/21 4:16:17 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc] Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.926 ; gain = 18.344 
// Elapsed time: 18 seconds
dismissDialog("Reloading"); // bs (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
// Elapsed time: 62 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "data_to_transfer.v", 5); // k (j, cl)
selectCodeEditor("data_to_transfer.v", 537, 201); // cd (w, cl)
selectCodeEditor("data_to_transfer.v", 462, 217); // cd (w, cl)
selectCodeEditor("data_to_transfer.v", 543, 242); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 8); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
// Elapsed time: 246 seconds
selectCodeEditor("vga_example.v", 113, 244); // cd (w, cl)
selectCodeEditor("vga_example.v", 113, 244, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 100, 159); // cd (w, cl)
selectCodeEditor("vga_example.v", 100, 159, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 119, 150); // cd (w, cl)
selectCodeEditor("vga_example.v", 119, 150, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 112, 156); // cd (w, cl)
selectCodeEditor("vga_example.v", 112, 156, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 108, 148); // cd (w, cl)
selectCodeEditor("vga_example.v", 108, 147, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 112, 157); // cd (w, cl)
selectCodeEditor("vga_example.v", 112, 157, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 120, 150); // cd (w, cl)
selectCodeEditor("vga_example.v", 120, 150, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 109, 163); // cd (w, cl)
selectCodeEditor("vga_example.v", 109, 163, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 108, 150); // cd (w, cl)
selectCodeEditor("vga_example.v", 108, 150, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 114, 147); // cd (w, cl)
selectCodeEditor("vga_example.v", 114, 147, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 111, 157); // cd (w, cl)
selectCodeEditor("vga_example.v", 111, 157, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 380, 123); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 3, 182); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 283, 174); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 148, 188); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 265, 181); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 2, 296); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("char_rom_16x16.v", 358, 193); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("char_rom_16x16.v", 194, 228); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 134, 315); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 280); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 280, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 8); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 118, 279); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 119, 130); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 6); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 103, 230); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 194, 235); // cd (w, cl)
selectCodeEditor("vga_example.v", 190, 246); // cd (w, cl)
selectCodeEditor("vga_example.v", 154, 223); // cd (w, cl)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 257, 113); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 124, 113); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 122, 129); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 123, 125); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 257, 131); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 113, 226); // cd (w, cl)
selectCodeEditor("vga_example.v", 115, 228); // cd (w, cl)
selectCodeEditor("vga_example.v", 112, 229); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 106, 246); // cd (w, cl)
selectCodeEditor("vga_example.v", 110, 246); // cd (w, cl)
selectCodeEditor("vga_example.v", 110, 246); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 179, 239); // cd (w, cl)
selectCodeEditor("vga_example.v", 154, 253); // cd (w, cl)
selectCodeEditor("vga_example.v", 154, 252, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 112, 245); // cd (w, cl)
selectCodeEditor("vga_example.v", 108, 224); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 227); // cd (w, cl)
selectCodeEditor("vga_example.v", 113, 227); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 141, 215); // cd (w, cl)
selectCodeEditor("vga_example.v", 141, 215, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 246, 263); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 4); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 505, 135); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 50, 129); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 210, 229); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 115, 128); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 166, 130); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 335, 130); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'v'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 119, 125); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 155, 269); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 326, 332); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 50, 330); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 369, 325); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'v'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 118, 332); // cd (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("char_rom_16x16.v", 56, 366); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 188, 326); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 1); // k (j, cl)
selectCodeEditor("vga_example.v", 101, 214); // cd (w, cl)
selectCodeEditor("vga_example.v", 116, 229); // cd (w, cl)
selectCodeEditor("vga_example.v", 228, 249); // cd (w, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'ct' command handler elapsed time: 3 seconds
// TclEventType: RUN_LAUNCH
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 16:27:01 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 16:27:01 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
// TclEventType: RUN_FAILED
// ah (cl): Synthesis Failed: addNotify
// Elapsed time: 21 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cl)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-524] part-select [23:20] out of range of prefix 'ext_data_1' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:114]. ]", 1, false); // ah (O, cl)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;F:\Project_tetris\uec2_projekt\vivado\rtl\char_rom_16x16.v;-;;-;16;-;line;-;114;-;;-;16;-;"); // ah (O, cl)
selectCodeEditor("char_rom_16x16.v", 186, 181); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 142, 179); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 142, 179, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 118, 110); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 118, 123); // cd (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("char_rom_16x16.v", 394, 279); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 117, 285); // cd (w, cl)
// Elapsed time: 16 seconds
selectCodeEditor("char_rom_16x16.v", 120, 284); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'c'); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 120, 229); // cd (w, cl)
typeControlKey((HResource) null, "char_rom_16x16.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // x (cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 16:28:29 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 16:28:29 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cl): Bitstream Generation Completed: addNotify
// Elapsed time: 253 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cl)
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_TARGET_WIZARD, "Open New Target..."); // ac (ai, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bs (cl):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
// Run Command: PAResourceCommand.PACommandNames_OPEN_TARGET_WIZARD
// aM (cl): Open New Hardware Target: addNotify
dismissDialog("Open Hardware Manager"); // bs (cl)
selectButton("NEXT", "Next >"); // JButton (h, aM)
// bs (aM):  Open Server : addNotify
// TclEventType: HW_SERVER_UPDATE
selectButton("NEXT", "Next >"); // JButton (h, aM)
dismissDialog("Open Server"); // bs (aM)
selectButton("CANCEL", "Cancel"); // JButton (h, aM)
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// 'H' command handler elapsed time: 10 seconds
dismissDialog("Open New Hardware Target"); // aM (cl)
// Elapsed time: 94 seconds
selectCodeEditor("vga_example.v", 103, 95); // cd (w, cl)
selectCodeEditor("vga_example.v", 103, 95, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 103, 95); // cd (w, cl)
selectCodeEditor("vga_example.v", 103, 95, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 118, 95); // cd (w, cl)
selectCodeEditor("vga_example.v", 117, 96); // cd (w, cl)
selectCodeEditor("vga_example.v", 117, 96); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 94, 314); // cd (w, cl)
selectCodeEditor("vga_example.v", 94, 314, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 103, 314); // cd (w, cl)
selectCodeEditor("vga_example.v", 103, 314, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 100, 330); // cd (w, cl)
selectCodeEditor("vga_example.v", 100, 330, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 98, 79); // cd (w, cl)
selectCodeEditor("vga_example.v", 98, 79, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 102, 91); // cd (w, cl)
selectCodeEditor("vga_example.v", 102, 91, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation]", 5); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'ct' command handler elapsed time: 5 seconds
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 16:35:38 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 16:35:39 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cl): Bitstream Generation Completed: addNotify
// Elapsed time: 351 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cl)
// Elapsed time: 53 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // aG (af, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738777A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, cl)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738777A,PARAM.FREQUENCY:15000000"); // ac (cl)
// bs (cl):  Open Hardware Target : addNotify
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.3   **** Build date : Oct  4 2017-20:12:17     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.926 ; gain = 0.000 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738777A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Elapsed time: 11 seconds
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738876A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738876A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// TclEventType: HW_TARGET_NEEDS_CLOSE
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// [GUI Memory]: 181 MB (+836kb) [02:05:06]
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183738876A 
// n (cl): Close Hardware Target: addNotify
// Elapsed time: 75 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cl)
// Elapsed time: 10 seconds
selectCodeEditor("vga_example.v", 71, 279); // cd (w, cl)
selectCodeEditor("vga_example.v", 71, 279, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 123, 317); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 247); // cd (w, cl)
selectCodeEditor("vga_example.v", 99, 247, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 80, 399); // cd (w, cl)
selectCodeEditor("vga_example.v", 80, 399, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 142, 416); // cd (w, cl)
selectCodeEditor("vga_example.v", 85, 401); // cd (w, cl)
selectCodeEditor("vga_example.v", 85, 401, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 141, 331); // cd (w, cl)
selectCodeEditor("vga_example.v", 141, 331, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 105, 405); // cd (w, cl)
selectCodeEditor("vga_example.v", 105, 405, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 16 seconds
selectCodeEditor("vga_example.v", 34, 227); // cd (w, cl)
selectCodeEditor("vga_example.v", 185, 228); // cd (w, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 3); // k (j, cl)
selectCodeEditor("char_rom_16x16.v", 190, 108); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 190, 108, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("char_rom_16x16.v", 205, 109); // cd (w, cl)
selectCodeEditor("char_rom_16x16.v", 205, 109, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("char_rom_16x16.v", 191, 181); // cd (w, cl)
// HMemoryUtils.trashcanNow. Engine heap size: 1,866 MB. GUI used memory: 112 MB. Current time: 9/8/21 4:46:19 PM CEST
// Elapsed time: 41 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "uart.v", 6); // k (j, cl)
// Elapsed time: 32 seconds
selectCodeEditor("uart.v", 282, 353); // cd (w, cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xc7a35t_0_1"); // ac (ai, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0_1] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0_1] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0_1] 0] 
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 5 seconds
dismissDialog("Program Device"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738876A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738876A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Program Device"); // bs (cl)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "char_rom_16x16.v", 3); // k (j, cl)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga_example.v", 0); // k (j, cl)
selectCodeEditor("vga_example.v", 180, 235); // cd (w, cl)
selectCodeEditor("vga_example.v", 167, 241); // cd (w, cl)
selectCodeEditor("vga_example.v", 167, 241, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("vga_example.v", 208, 267); // cd (w, cl)
// Elapsed time: 20 seconds
selectCodeEditor("vga_example.v", 113, 173); // cd (w, cl)
selectCodeEditor("vga_example.v", 113, 173, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 114, 329); // cd (w, cl)
selectCodeEditor("vga_example.v", 114, 329); // cd (w, cl)
typeControlKey((HResource) null, "vga_example.v", 'v'); // cd (w, cl)
selectCodeEditor("vga_example.v", 115, 196); // cd (w, cl)
selectCodeEditor("vga_example.v", 115, 196, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "vga_example.v", 'c'); // cd (w, cl)
selectCodeEditor("vga_example.v", 200, 192); // cd (w, cl)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga_example.v", 172, 126); // cd (w, cl)
// Elapsed time: 45 seconds
selectCodeEditor("vga_example.v", 192, 175); // cd (w, cl)
selectCodeEditor("vga_example.v", 214, 238); // cd (w, cl)
selectCodeEditor("vga_example.v", 210, 219); // cd (w, cl)
selectCodeEditor("vga_example.v", 123, 138); // cd (w, cl)
selectCodeEditor("vga_example.v", 123, 138, false, false, false, false, true); // cd (w, cl) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 14 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 741, 161, 1219, 555, false, false, false, true, false); // f (k, cl) - Popup Trigger
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183738876A 
// n (cl): Close Hardware Target: addNotify
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 16 seconds
dismissDialog("Close Hardware Target"); // n (cl)
// Elapsed time: 56 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cl): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cl):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cl)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cl): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// TclEventType: RUN_LAUNCH
dismissDialog("Launch Runs"); // f (cl)
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 12 
// Tcl Message: [Wed Sep  8 16:51:43 2021] Launched synth_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/synth_1/runme.log [Wed Sep  8 16:51:43 2021] Launched impl_1... Run output will be captured here: F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/runme.log 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cl): Bitstream Generation Completed: addNotify
// Elapsed time: 249 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cl)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 26, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738777A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738777A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738777A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u (O, cl)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenu(PAResourceOtoP.ProgramDebugTab_OPEN_RECENTLY_OPENED_TARGET, "Recent Targets"); // Z (ai, Popup.HeavyWeightWindow)
selectMenuItem((HResource) null, "localhost:3121,xilinx_tcf/Digilent/210183738876A,PARAM.FREQUENCY:15000000"); // ac (cl, Popup.HeavyWeightWindow)
// bs (cl):  Open Hardware Target : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: disconnect_hw_server localhost:3121 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server -url localhost:3121 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183738876A] 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183738876A 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0). 
dismissDialog("Open Hardware Target"); // bs (cl)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cl)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cl): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cl):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cl)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {F:/Project_tetris/uec2_projekt/vivado/build/Tetris.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cl)
// Elapsed time: 205 seconds
selectCodeEditor("vga_example.v", 188, 202); // cd (w, cl)
selectCodeEditor("vga_example.v", 136, 145); // cd (w, cl)
selectCodeEditor("vga_example.v", 136, 145, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 243, 219); // cd (w, cl)
selectCodeEditor("vga_example.v", 126, 148); // cd (w, cl)
selectCodeEditor("vga_example.v", 126, 148, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 21 seconds
selectCodeEditor("vga_example.v", 295, 141); // cd (w, cl)
selectCodeEditor("vga_example.v", 210, 28); // cd (w, cl)
selectCodeEditor("vga_example.v", 113, 95); // cd (w, cl)
// Elapsed time: 11 seconds
selectCodeEditor("vga_example.v", 140, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 140, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 140, 179, false, false, false, false, true); // cd (w, cl) - Double Click
selectCodeEditor("vga_example.v", 137, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 137, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 137, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 137, 179); // cd (w, cl)
selectCodeEditor("vga_example.v", 137, 179, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 109 seconds
selectCodeEditor("vga_example.v", 145, 188); // cd (w, cl)
selectCodeEditor("vga_example.v", 145, 188, false, false, false, false, true); // cd (w, cl) - Double Click
// Elapsed time: 61 seconds
selectCodeEditor("vga_example.v", 386, 321); // cd (w, cl)
// Elapsed time: 17 seconds
closeMainWindow("Tetris - [F:/Project_tetris/uec2_projekt/vivado/build/Tetris.xpr] - Vivado 2017.3"); // cl
// x (cl): Exit Vivado: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (x)
dismissDialog("Exit Vivado"); // x (cl)
