// Seed: 1760779868
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = id_2;
  assign id_3 = id_0;
  logic id_4 = id_4;
  logic id_5;
endmodule
`timescale 1 ps / 1ps
