{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683292982293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683292982303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 08:23:02 2023 " "Processing started: Fri May 05 08:23:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683292982303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292982303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BloonsTD1proj -c BloonsTD1proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off BloonsTD1proj -c BloonsTD1proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292982303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683292984054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683292984054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover/gameover_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameover/gameover_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_rom " "Found entity 1: gameover_rom" {  } { { "gameover/gameover_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover/gameover_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameover/gameover_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_palette " "Found entity 1: gameover_palette" {  } { { "gameover/gameover_palette.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover/gameover_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameover/gameover_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_example " "Found entity 1: gameover_example" {  } { { "gameover/gameover_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mousefinal/mousefinal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file mousefinal/mousefinal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mousefinal_rom " "Found entity 1: mousefinal_rom" {  } { { "mousefinal/mousefinal_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mousefinal/mousefinal_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file mousefinal/mousefinal_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mousefinal_palette " "Found entity 1: mousefinal_palette" {  } { { "mousefinal/mousefinal_palette.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mousefinal/mousefinal_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file mousefinal/mousefinal_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mousefinal_example " "Found entity 1: mousefinal_example" {  } { { "mousefinal/mousefinal_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "money_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file money_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 money_counter " "Found entity 1: money_counter" {  } { { "money_counter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/money_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monkey_placer.sv 1 1 " "Found 1 design units, including 1 entities, in source file monkey_placer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monkey_placer " "Found entity 1: monkey_placer" {  } { { "monkey_placer.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey_placer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file life_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 life_counter " "Found entity 1: life_counter" {  } { { "life_counter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/life_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_example " "Found entity 1: font_example" {  } { { "font_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/font_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloon_dead.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloon_dead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloon_dead " "Found entity 1: bloon_dead" {  } { { "bloon_dead.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_dead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgfinal/bgfinal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgfinal/bgfinal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgfinal_rom " "Found entity 1: bgfinal_rom" {  } { { "bgfinal/bgfinal_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgfinal/bgfinal_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgfinal/bgfinal_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgfinal_palette " "Found entity 1: bgfinal_palette" {  } { { "bgfinal/bgfinal_palette.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgfinal/bgfinal_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgfinal/bgfinal_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgfinal_example " "Found entity 1: bgfinal_example" {  } { { "bgfinal/bgfinal_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonpop/bloonpop_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonpop/bloonpop_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonpop_rom " "Found entity 1: bloonpop_rom" {  } { { "bloonpop/bloonpop_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonpop/bloonpop_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonpop/bloonpop_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonpop_palette " "Found entity 1: bloonpop_palette" {  } { { "bloonpop/bloonpop_palette.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonpop/bloonpop_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonpop/bloonpop_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonpop_example " "Found entity 1: bloonpop_example" {  } { { "bloonpop/bloonpop_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292993992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292993992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dart_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file dart_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dart_collision " "Found entity 1: dart_collision" {  } { { "dart_collision.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_collision.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloon_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloon_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloon_distance " "Found entity 1: bloon_distance" {  } { { "bloon_distance.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dart_creation.sv 1 1 " "Found 1 design units, including 1 entities, in source file dart_creation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dart_creation " "Found entity 1: dart_creation" {  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shoot.sv(7) " "Verilog HDL information at shoot.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "shoot.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/shoot.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683292994024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot.sv 1 1 " "Found 1 design units, including 1 entities, in source file shoot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shoot " "Found entity 1: shoot" {  } { { "shoot.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/shoot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloon_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloon_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloon_detection " "Found entity 1: bloon_detection" {  } { { "bloon_detection.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonpath " "Found entity 1: bloonpath" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redbloon/redbloon_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file redbloon/redbloon_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 redbloon_rom " "Found entity 1: redbloon_rom" {  } { { "redbloon/redbloon_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redbloon/redbloon_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file redbloon/redbloon_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 redbloon_palette " "Found entity 1: redbloon_palette" {  } { { "redbloon/redbloon_palette.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redbloon/redbloon_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file redbloon/redbloon_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 redbloon_example " "Found entity 1: redbloon_example" {  } { { "redbloon/redbloon_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monkey/monkey_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file monkey/monkey_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monkey_rom " "Found entity 1: monkey_rom" {  } { { "monkey/monkey_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monkey/monkey_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file monkey/monkey_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monkey_palette " "Found entity 1: monkey_palette" {  } { { "monkey/monkey_palette.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monkey/monkey_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file monkey/monkey_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monkey_example " "Found entity 1: monkey_example" {  } { { "monkey/monkey_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994102 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "monkey_rom.sv " "Can't analyze file -- file monkey_rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683292994102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monkey.sv 0 0 " "Found 0 design units, including 0 entities, in source file monkey.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1 " "Found entity 1: bloonstd1" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file background_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/background_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994149 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683292994149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file mouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/bloonstd1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/bloonstd1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc " "Found entity 1: bloonstd1_soc" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_irq_mapper " "Found entity 1: bloonstd1_soc_irq_mapper" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_irq_mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0 " "Found entity 1: bloonstd1_soc_mm_interconnect_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: bloonstd1_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "bloonstd1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_rsp_mux " "Found entity 1: bloonstd1_soc_mm_interconnect_0_rsp_mux" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994259 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_rsp_demux " "Found entity 1: bloonstd1_soc_mm_interconnect_0_rsp_demux" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_cmd_mux " "Found entity 1: bloonstd1_soc_mm_interconnect_0_cmd_mux" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_cmd_demux " "Found entity 1: bloonstd1_soc_mm_interconnect_0_cmd_demux" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994306 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994306 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994306 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994306 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "bloonstd1_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "bloonstd1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "bloonstd1_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel bloonstd1_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at bloonstd1_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel bloonstd1_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at bloonstd1_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: bloonstd1_soc_mm_interconnect_0_router_007_default_decode" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994353 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_mm_interconnect_0_router_007 " "Found entity 2: bloonstd1_soc_mm_interconnect_0_router_007" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel bloonstd1_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at bloonstd1_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel bloonstd1_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at bloonstd1_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: bloonstd1_soc_mm_interconnect_0_router_002_default_decode" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994353 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_mm_interconnect_0_router_002 " "Found entity 2: bloonstd1_soc_mm_interconnect_0_router_002" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel bloonstd1_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at bloonstd1_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel bloonstd1_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at bloonstd1_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683292994353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_mm_interconnect_0_router_default_decode " "Found entity 1: bloonstd1_soc_mm_interconnect_0_router_default_decode" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994369 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_mm_interconnect_0_router " "Found entity 2: bloonstd1_soc_mm_interconnect_0_router" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_x_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_x_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_x_disp " "Found entity 1: bloonstd1_soc_x_disp" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_x_disp.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_x_disp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_usb_rst " "Found entity 1: bloonstd1_soc_usb_rst" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_usb_rst.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_timer_0 " "Found entity 1: bloonstd1_soc_timer_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_timer_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_sysid_qsys_0 " "Found entity 1: bloonstd1_soc_sysid_qsys_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sysid_qsys_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_spi_0 " "Found entity 1: bloonstd1_soc_spi_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_sdram_pll_dffpipe_l2c " "Found entity 1: bloonstd1_soc_sdram_pll_dffpipe_l2c" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994447 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_sdram_pll_stdsync_sv6 " "Found entity 2: bloonstd1_soc_sdram_pll_stdsync_sv6" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994447 ""} { "Info" "ISGN_ENTITY_NAME" "3 bloonstd1_soc_sdram_pll_altpll_vg92 " "Found entity 3: bloonstd1_soc_sdram_pll_altpll_vg92" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994447 ""} { "Info" "ISGN_ENTITY_NAME" "4 bloonstd1_soc_sdram_pll " "Found entity 4: bloonstd1_soc_sdram_pll" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_sdram_input_efifo_module " "Found entity 1: bloonstd1_soc_sdram_input_efifo_module" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994447 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_sdram " "Found entity 2: bloonstd1_soc_sdram" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_onchip_memory2_0 " "Found entity 1: bloonstd1_soc_onchip_memory2_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_nios2_gen2_0 " "Found entity 1: bloonstd1_soc_nios2_gen2_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "3 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "4 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "5 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "6 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "7 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "8 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "9 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "10 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "11 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "12 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "13 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "14 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "15 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "16 bloonstd1_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: bloonstd1_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "17 bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "18 bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "19 bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "20 bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""} { "Info" "ISGN_ENTITY_NAME" "21 bloonstd1_soc_nios2_gen2_0_cpu " "Found entity 21: bloonstd1_soc_nios2_gen2_0_cpu" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: bloonstd1_soc_nios2_gen2_0_cpu_test_bench" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_leds_pio " "Found entity 1: bloonstd1_soc_leds_pio" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_leds_pio.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_keycode " "Found entity 1: bloonstd1_soc_keycode" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_keycode.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_key " "Found entity 1: bloonstd1_soc_key" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_key.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: bloonstd1_soc_jtag_uart_0_sim_scfifo_w" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""} { "Info" "ISGN_ENTITY_NAME" "2 bloonstd1_soc_jtag_uart_0_scfifo_w " "Found entity 2: bloonstd1_soc_jtag_uart_0_scfifo_w" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""} { "Info" "ISGN_ENTITY_NAME" "3 bloonstd1_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: bloonstd1_soc_jtag_uart_0_sim_scfifo_r" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""} { "Info" "ISGN_ENTITY_NAME" "4 bloonstd1_soc_jtag_uart_0_scfifo_r " "Found entity 4: bloonstd1_soc_jtag_uart_0_scfifo_r" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""} { "Info" "ISGN_ENTITY_NAME" "5 bloonstd1_soc_jtag_uart_0 " "Found entity 5: bloonstd1_soc_jtag_uart_0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_hex_digits_pio " "Found entity 1: bloonstd1_soc_hex_digits_pio" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_hex_digits_pio.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file bloonstd1_soc/synthesis/submodules/bloonstd1_soc_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloonstd1_soc_accumulator " "Found entity 1: bloonstd1_soc_accumulator" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_accumulator.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_accumulator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292994603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292994603 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "bloonstd1_soc_sdram.v(318) " "Verilog HDL or VHDL warning at bloonstd1_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683292994697 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "bloonstd1_soc_sdram.v(328) " "Verilog HDL or VHDL warning at bloonstd1_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683292994697 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "bloonstd1_soc_sdram.v(338) " "Verilog HDL or VHDL warning at bloonstd1_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683292994697 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "bloonstd1_soc_sdram.v(682) " "Verilog HDL or VHDL warning at bloonstd1_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683292994699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "bloonstd1_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at bloonstd1_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1683292994700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloonstd1 " "Elaborating entity \"bloonstd1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683292995184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloonstd1.sv(326) " "Verilog HDL assignment warning at bloonstd1.sv(326): truncated value with size 32 to match size of target (10)" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683292995209 "|bloonstd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloonstd1.sv(327) " "Verilog HDL assignment warning at bloonstd1.sv(327): truncated value with size 32 to match size of target (10)" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683292995209 "|bloonstd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bloonstd1.sv(328) " "Verilog HDL assignment warning at bloonstd1.sv(328): truncated value with size 32 to match size of target (3)" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683292995209 "|bloonstd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dartfile\[2..7\] 0 bloonstd1.sv(253) " "Net \"dartfile\[2..7\]\" at bloonstd1.sv(253) has no driver or initial value, using a default initial value '0'" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 253 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683292995233 "|bloonstd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "monkey_rotation\[2..7\] 0 bloonstd1.sv(261) " "Net \"monkey_rotation\[2..7\]\" at bloonstd1.sv(261) has no driver or initial value, using a default initial value '0'" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 261 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683292995233 "|bloonstd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dart_alive\[2..7\] 0 bloonstd1.sv(264) " "Net \"dart_alive\[2..7\]\" at bloonstd1.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683292995234 "|bloonstd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bloon_alive\[2..7\] 0 bloonstd1.sv(269) " "Net \"bloon_alive\[2..7\]\" at bloonstd1.sv(269) has no driver or initial value, using a default initial value '0'" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683292995234 "|bloonstd1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pop_loc\[2..31\] 0 bloonstd1.sv(270) " "Net \"pop_loc\[2..31\]\" at bloonstd1.sv(270) has no driver or initial value, using a default initial value '0'" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 270 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683292995234 "|bloonstd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "bloonstd1.sv" "hex_driver4" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc bloonstd1_soc:u0 " "Elaborating entity \"bloonstd1_soc\" for hierarchy \"bloonstd1_soc:u0\"" {  } { { "bloonstd1.sv" "u0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_accumulator bloonstd1_soc:u0\|bloonstd1_soc_accumulator:accumulator " "Elaborating entity \"bloonstd1_soc_accumulator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_accumulator:accumulator\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "accumulator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_hex_digits_pio bloonstd1_soc:u0\|bloonstd1_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"bloonstd1_soc_hex_digits_pio\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "hex_digits_pio" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_jtag_uart_0 bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"bloonstd1_soc_jtag_uart_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "jtag_uart_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_jtag_uart_0_scfifo_w bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"bloonstd1_soc_jtag_uart_0_scfifo_w\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "the_bloonstd1_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292995695 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292995695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292995765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292995765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292995797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292995797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292995844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292995844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292995920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292995920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292995936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292996014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292996014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292996014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292996092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292996092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_w:the_bloonstd1_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292996093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_jtag_uart_0_scfifo_r bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_r:the_bloonstd1_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"bloonstd1_soc_jtag_uart_0_scfifo_r\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|bloonstd1_soc_jtag_uart_0_scfifo_r:the_bloonstd1_soc_jtag_uart_0_scfifo_r\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "the_bloonstd1_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292996148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292996510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292996526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292996526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292996526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292996526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292996526 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292996526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:bloonstd1_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_key bloonstd1_soc:u0\|bloonstd1_soc_key:key " "Elaborating entity \"bloonstd1_soc_key\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_key:key\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "key" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_keycode bloonstd1_soc:u0\|bloonstd1_soc_keycode:keycode " "Elaborating entity \"bloonstd1_soc_keycode\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_keycode:keycode\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "keycode" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_leds_pio bloonstd1_soc:u0\|bloonstd1_soc_leds_pio:leds_pio " "Elaborating entity \"bloonstd1_soc_leds_pio\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_leds_pio:leds_pio\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "leds_pio" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0 bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "nios2_gen2_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_test_bench bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_test_bench:the_bloonstd1_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_test_bench:the_bloonstd1_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997565 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292997565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292997628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292997628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b_module bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b_module:bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "bloonstd1_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292997855 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292997855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292997976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998338 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292998338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292998401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292998401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_ocimem\|bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:bloonstd1_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998670 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292998670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:bloonstd1_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_onchip_memory2_0 bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"bloonstd1_soc_onchip_memory2_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "onchip_memory2_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bloonstd1_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"bloonstd1_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683292998797 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683292998797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ng1 " "Found entity 1: altsyncram_1ng1" {  } { { "db/altsyncram_1ng1.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_1ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683292998876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292998876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ng1 bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1ng1:auto_generated " "Elaborating entity \"altsyncram_1ng1\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292998876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sdram bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram " "Elaborating entity \"bloonstd1_soc_sdram\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "sdram" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sdram_input_efifo_module bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|bloonstd1_soc_sdram_input_efifo_module:the_bloonstd1_soc_sdram_input_efifo_module " "Elaborating entity \"bloonstd1_soc_sdram_input_efifo_module\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|bloonstd1_soc_sdram_input_efifo_module:the_bloonstd1_soc_sdram_input_efifo_module\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "the_bloonstd1_soc_sdram_input_efifo_module" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sdram_pll bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll " "Elaborating entity \"bloonstd1_soc_sdram_pll\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "sdram_pll" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sdram_pll_stdsync_sv6 bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"bloonstd1_soc_sdram_pll_stdsync_sv6\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sdram_pll_dffpipe_l2c bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_stdsync_sv6:stdsync2\|bloonstd1_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"bloonstd1_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_stdsync_sv6:stdsync2\|bloonstd1_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sdram_pll_altpll_vg92 bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"bloonstd1_soc_sdram_pll_altpll_vg92\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "sd1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_spi_0 bloonstd1_soc:u0\|bloonstd1_soc_spi_0:spi_0 " "Elaborating entity \"bloonstd1_soc_spi_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_spi_0:spi_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "spi_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_sysid_qsys_0 bloonstd1_soc:u0\|bloonstd1_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"bloonstd1_soc_sysid_qsys_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "sysid_qsys_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_timer_0 bloonstd1_soc:u0\|bloonstd1_soc_timer_0:timer_0 " "Elaborating entity \"bloonstd1_soc_timer_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_timer_0:timer_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "timer_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_usb_rst bloonstd1_soc:u0\|bloonstd1_soc_usb_rst:usb_rst " "Elaborating entity \"bloonstd1_soc_usb_rst\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_usb_rst:usb_rst\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "usb_rst" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_x_disp bloonstd1_soc:u0\|bloonstd1_soc_x_disp:x_disp " "Elaborating entity \"bloonstd1_soc_x_disp\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_x_disp:x_disp\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "x_disp" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0 bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "mm_interconnect_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683292999519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulator_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulator_s1_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "accumulator_s1_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 2976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 3017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 3683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293000785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_router bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router:router " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_router\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router:router\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "router" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 5199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_router_default_decode bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router:router\|bloonstd1_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router:router\|bloonstd1_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_router_002 bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_router_002\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_router_002_default_decode bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_002:router_002\|bloonstd1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_002:router_002\|bloonstd1_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_router_007 bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_router_007\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 5311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_router_007_default_decode bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_007:router_007\|bloonstd1_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_router_007:router_007\|bloonstd1_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 5553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_cmd_demux bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 5672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_cmd_mux bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 5814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293001671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_rsp_demux bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 6228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_rsp_mux bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 6738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 6923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683293002410 "|bloonstd1|bloonstd1_soc:u0|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683293002410 "|bloonstd1|bloonstd1_soc:u0|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683293002425 "|bloonstd1|bloonstd1_soc:u0|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 7023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_avalon_st_adapter bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 7154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005 bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0.v" 7299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293002874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonstd1_soc_irq_mapper bloonstd1_soc:u0\|bloonstd1_soc_irq_mapper:irq_mapper " "Elaborating entity \"bloonstd1_soc_irq_mapper\" for hierarchy \"bloonstd1_soc:u0\|bloonstd1_soc_irq_mapper:irq_mapper\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "irq_mapper" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller bloonstd1_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"bloonstd1_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "rst_controller" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller bloonstd1_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"bloonstd1_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "rst_controller_001" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller bloonstd1_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"bloonstd1_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "rst_controller_002" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:control " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:control\"" {  } { { "bloonstd1.sv" "control" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003220 "|bloonstd1|vga_controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003220 "|bloonstd1|vga_controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:mouse_thing " "Elaborating entity \"mouse\" for hierarchy \"mouse:mouse_thing\"" {  } { { "bloonstd1.sv" "mouse_thing" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(45) " "Verilog HDL assignment warning at mouse.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(51) " "Verilog HDL assignment warning at mouse.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(57) " "Verilog HDL assignment warning at mouse.sv(57): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(63) " "Verilog HDL assignment warning at mouse.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(73) " "Verilog HDL assignment warning at mouse.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(76) " "Verilog HDL assignment warning at mouse.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(85) " "Verilog HDL assignment warning at mouse.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(89) " "Verilog HDL assignment warning at mouse.sv(89): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(101) " "Verilog HDL assignment warning at mouse.sv(101): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mouse.sv(119) " "Verilog HDL assignment warning at mouse.sv(119): truncated value with size 32 to match size of target (10)" {  } { { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003232 "|bloonstd1|mouse:mouse_thing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonpath bloonpath:bloon_gen\[0\].bloon0 " "Elaborating entity \"bloonpath\" for hierarchy \"bloonpath:bloon_gen\[0\].bloon0\"" {  } { { "bloonstd1.sv" "bloon_gen\[0\].bloon0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(30) " "Verilog HDL assignment warning at bloonpath.sv(30): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloonpath.sv(31) " "Verilog HDL assignment warning at bloonpath.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(36) " "Verilog HDL assignment warning at bloonpath.sv(36): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(41) " "Verilog HDL assignment warning at bloonpath.sv(41): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(47) " "Verilog HDL assignment warning at bloonpath.sv(47): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(53) " "Verilog HDL assignment warning at bloonpath.sv(53): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(58) " "Verilog HDL assignment warning at bloonpath.sv(58): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(63) " "Verilog HDL assignment warning at bloonpath.sv(63): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(69) " "Verilog HDL assignment warning at bloonpath.sv(69): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(73) " "Verilog HDL assignment warning at bloonpath.sv(73): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(77) " "Verilog HDL assignment warning at bloonpath.sv(77): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(81) " "Verilog HDL assignment warning at bloonpath.sv(81): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(85) " "Verilog HDL assignment warning at bloonpath.sv(85): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(89) " "Verilog HDL assignment warning at bloonpath.sv(89): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 bloonpath.sv(93) " "Verilog HDL assignment warning at bloonpath.sv(93): truncated value with size 32 to match size of target (30)" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003248 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bloon_done bloonpath.sv(7) " "Output port \"bloon_done\" at bloonpath.sv(7) has no driver" {  } { { "bloonpath.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpath.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683293003267 "|bloonstd1|bloonpath:bloon_gen[0].bloon0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkey_placer monkey_placer:place " "Elaborating entity \"monkey_placer\" for hierarchy \"monkey_placer:place\"" {  } { { "bloonstd1.sv" "place" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:map " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:map\"" {  } { { "bloonstd1.sv" "map" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(52) " "Verilog HDL assignment warning at Color_Mapper.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(53) " "Verilog HDL assignment warning at Color_Mapper.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(54) " "Verilog HDL assignment warning at Color_Mapper.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(57) " "Verilog HDL assignment warning at Color_Mapper.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(58) " "Verilog HDL assignment warning at Color_Mapper.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(59) " "Verilog HDL assignment warning at Color_Mapper.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(117) " "Verilog HDL assignment warning at Color_Mapper.sv(117): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(118) " "Verilog HDL assignment warning at Color_Mapper.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(170) " "Verilog HDL assignment warning at Color_Mapper.sv(170): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(174) " "Verilog HDL assignment warning at Color_Mapper.sv(174): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003518 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1543) " "Verilog HDL assignment warning at Color_Mapper.sv(1543): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1544) " "Verilog HDL assignment warning at Color_Mapper.sv(1544): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1552) " "Verilog HDL assignment warning at Color_Mapper.sv(1552): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1553) " "Verilog HDL assignment warning at Color_Mapper.sv(1553): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1560) " "Verilog HDL assignment warning at Color_Mapper.sv(1560): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1561) " "Verilog HDL assignment warning at Color_Mapper.sv(1561): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1569) " "Verilog HDL assignment warning at Color_Mapper.sv(1569): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1570) " "Verilog HDL assignment warning at Color_Mapper.sv(1570): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1578) " "Verilog HDL assignment warning at Color_Mapper.sv(1578): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1579) " "Verilog HDL assignment warning at Color_Mapper.sv(1579): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1586) " "Verilog HDL assignment warning at Color_Mapper.sv(1586): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1587) " "Verilog HDL assignment warning at Color_Mapper.sv(1587): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1595) " "Verilog HDL assignment warning at Color_Mapper.sv(1595): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(1596) " "Verilog HDL assignment warning at Color_Mapper.sv(1596): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003549 "|bloonstd1|color_mapper:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkey_example color_mapper:map\|monkey_example:monk " "Elaborating entity \"monkey_example\" for hierarchy \"color_mapper:map\|monkey_example:monk\"" {  } { { "Color_Mapper.sv" "monk" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 monkey_example.sv(12) " "Verilog HDL assignment warning at monkey_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "monkey/monkey_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003906 "|bloonstd1|color_mapper:map|monkey_example:monk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkey_rom color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom " "Elaborating entity \"monkey_rom\" for hierarchy \"color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\"" {  } { { "monkey/monkey_example.sv" "monkey_rom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003926 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory monkey_rom.sv(7) " "Verilog HDL warning at monkey_rom.sv(7): object memory used but never assigned" {  } { { "monkey/monkey_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683293003926 "|bloonstd1|color_mapper:map|monkey_example:monk|monkey_rom:monkey_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monkey_palette color_mapper:map\|monkey_example:monk\|monkey_palette:monkey_palette " "Elaborating entity \"monkey_palette\" for hierarchy \"color_mapper:map\|monkey_example:monk\|monkey_palette:monkey_palette\"" {  } { { "monkey/monkey_example.sv" "monkey_palette" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/monkey/monkey_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redbloon_example color_mapper:map\|redbloon_example:bloon " "Elaborating entity \"redbloon_example\" for hierarchy \"color_mapper:map\|redbloon_example:bloon\"" {  } { { "Color_Mapper.sv" "bloon" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 redbloon_example.sv(12) " "Verilog HDL assignment warning at redbloon_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "redbloon/redbloon_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003952 "|bloonstd1|color_mapper:map|redbloon_example:bloon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redbloon_rom color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom " "Elaborating entity \"redbloon_rom\" for hierarchy \"color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\"" {  } { { "redbloon/redbloon_example.sv" "redbloon_rom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003952 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory redbloon_rom.sv(7) " "Verilog HDL warning at redbloon_rom.sv(7): object memory used but never assigned" {  } { { "redbloon/redbloon_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683293003952 "|bloonstd1|color_mapper:map|redbloon_example:bloon|redbloon_rom:redbloon_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redbloon_palette color_mapper:map\|redbloon_example:bloon\|redbloon_palette:redbloon_palette " "Elaborating entity \"redbloon_palette\" for hierarchy \"color_mapper:map\|redbloon_example:bloon\|redbloon_palette:redbloon_palette\"" {  } { { "redbloon/redbloon_example.sv" "redbloon_palette" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/redbloon/redbloon_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonpop_example color_mapper:map\|bloonpop_example:bloonpop " "Elaborating entity \"bloonpop_example\" for hierarchy \"color_mapper:map\|bloonpop_example:bloonpop\"" {  } { { "Color_Mapper.sv" "bloonpop" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloonpop_example.sv(13) " "Verilog HDL assignment warning at bloonpop_example.sv(13): truncated value with size 32 to match size of target (10)" {  } { { "bloonpop/bloonpop_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_example.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293003984 "|bloonstd1|color_mapper:map|bloonpop_example:bloonpop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonpop_rom color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom " "Elaborating entity \"bloonpop_rom\" for hierarchy \"color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\"" {  } { { "bloonpop/bloonpop_example.sv" "bloonpop_rom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_example.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293003984 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bloonpop_rom.sv(7) " "Verilog HDL warning at bloonpop_rom.sv(7): object memory used but never assigned" {  } { { "bloonpop/bloonpop_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683293003984 "|bloonstd1|color_mapper:map|bloonpop_example:bloonpop|bloonpop_rom:bloonpop_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloonpop_palette color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_palette:bloonpop_palette " "Elaborating entity \"bloonpop_palette\" for hierarchy \"color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_palette:bloonpop_palette\"" {  } { { "bloonpop/bloonpop_example.sv" "bloonpop_palette" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonpop/bloonpop_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgfinal_example color_mapper:map\|bgfinal_example:bloonbackground " "Elaborating entity \"bgfinal_example\" for hierarchy \"color_mapper:map\|bgfinal_example:bloonbackground\"" {  } { { "Color_Mapper.sv" "bloonbackground" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bgfinal_example.sv(12) " "Verilog HDL assignment warning at bgfinal_example.sv(12): truncated value with size 32 to match size of target (17)" {  } { { "bgfinal/bgfinal_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004000 "|bloonstd1|color_mapper:map|bgfinal_example:bloonbackground"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgfinal_rom color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom " "Elaborating entity \"bgfinal_rom\" for hierarchy \"color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\"" {  } { { "bgfinal/bgfinal_example.sv" "bgfinal_rom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004015 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bgfinal_rom.sv(7) " "Verilog HDL warning at bgfinal_rom.sv(7): object memory used but never assigned" {  } { { "bgfinal/bgfinal_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683293004063 "|bloonstd1|color_mapper:map|bgfinal_example:bloonbackground|bgfinal_rom:bgfinal_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgfinal_palette color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_palette:bgfinal_palette " "Elaborating entity \"bgfinal_palette\" for hierarchy \"color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_palette:bgfinal_palette\"" {  } { { "bgfinal/bgfinal_example.sv" "bgfinal_palette" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bgfinal/bgfinal_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_example color_mapper:map\|font_example:live0 " "Elaborating entity \"font_example\" for hierarchy \"color_mapper:map\|font_example:live0\"" {  } { { "Color_Mapper.sv" "live0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 font_example.sv(11) " "Verilog HDL assignment warning at font_example.sv(11): truncated value with size 32 to match size of target (11)" {  } { { "font_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/font_example.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004262 "|bloonstd1|color_mapper:map|font_example:live0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:map\|font_example:live0\|font_rom:font_rom1 " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:map\|font_example:live0\|font_rom:font_rom1\"" {  } { { "font_example.sv" "font_rom1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/font_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mousefinal_example color_mapper:map\|mousefinal_example:mouse " "Elaborating entity \"mousefinal_example\" for hierarchy \"color_mapper:map\|mousefinal_example:mouse\"" {  } { { "Color_Mapper.sv" "mouse" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mousefinal_example.sv(12) " "Verilog HDL assignment warning at mousefinal_example.sv(12): truncated value with size 32 to match size of target (8)" {  } { { "mousefinal/mousefinal_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004308 "|bloonstd1|color_mapper:map|mousefinal_example:mouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mousefinal_rom color_mapper:map\|mousefinal_example:mouse\|mousefinal_rom:mousefinal_rom " "Elaborating entity \"mousefinal_rom\" for hierarchy \"color_mapper:map\|mousefinal_example:mouse\|mousefinal_rom:mousefinal_rom\"" {  } { { "mousefinal/mousefinal_example.sv" "mousefinal_rom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004320 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory mousefinal_rom.sv(7) " "Verilog HDL warning at mousefinal_rom.sv(7): object memory used but never assigned" {  } { { "mousefinal/mousefinal_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683293004320 "|bloonstd1|color_mapper:map|mousefinal_example:mouse|mousefinal_rom:mousefinal_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mousefinal_palette color_mapper:map\|mousefinal_example:mouse\|mousefinal_palette:mousefinal_palette " "Elaborating entity \"mousefinal_palette\" for hierarchy \"color_mapper:map\|mousefinal_example:mouse\|mousefinal_palette:mousefinal_palette\"" {  } { { "mousefinal/mousefinal_example.sv" "mousefinal_palette" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_example color_mapper:map\|gameover_example:gameover " "Elaborating entity \"gameover_example\" for hierarchy \"color_mapper:map\|gameover_example:gameover\"" {  } { { "Color_Mapper.sv" "gameover" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 gameover_example.sv(12) " "Verilog HDL assignment warning at gameover_example.sv(12): truncated value with size 32 to match size of target (14)" {  } { { "gameover/gameover_example.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004339 "|bloonstd1|color_mapper:map|gameover_example:gameover"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_rom color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom " "Elaborating entity \"gameover_rom\" for hierarchy \"color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\"" {  } { { "gameover/gameover_example.sv" "gameover_rom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004348 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory gameover_rom.sv(7) " "Verilog HDL warning at gameover_rom.sv(7): object memory used but never assigned" {  } { { "gameover/gameover_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1683293004351 "|bloonstd1|color_mapper:map|gameover_example:gameover|gameover_rom:gameover_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_palette color_mapper:map\|gameover_example:gameover\|gameover_palette:gameover_palette " "Elaborating entity \"gameover_palette\" for hierarchy \"color_mapper:map\|gameover_example:gameover\|gameover_palette:gameover_palette\"" {  } { { "gameover/gameover_example.sv" "gameover_palette" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/gameover/gameover_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dart_collision dart_collision:dart0_col " "Elaborating entity \"dart_collision\" for hierarchy \"dart_collision:dart0_col\"" {  } { { "bloonstd1.sv" "dart0_col" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom background_rom:brom " "Elaborating entity \"background_rom\" for hierarchy \"background_rom:brom\"" {  } { { "bloonstd1.sv" "brom" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 background_rom.sv(11) " "Verilog HDL assignment warning at background_rom.sv(11): truncated value with size 10 to match size of target (5)" {  } { { "background_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/background_rom.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004414 "|bloonstd1|background_rom:brom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 background_rom.sv(12) " "Verilog HDL assignment warning at background_rom.sv(12): truncated value with size 10 to match size of target (5)" {  } { { "background_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/background_rom.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004414 "|bloonstd1|background_rom:brom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 background_rom.sv(13) " "Verilog HDL assignment warning at background_rom.sv(13): truncated value with size 10 to match size of target (5)" {  } { { "background_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/background_rom.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004414 "|bloonstd1|background_rom:brom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 background_rom.sv(14) " "Verilog HDL assignment warning at background_rom.sv(14): truncated value with size 10 to match size of target (5)" {  } { { "background_rom.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/background_rom.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004414 "|bloonstd1|background_rom:brom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloon_detection bloon_detection:bloon_dect0 " "Elaborating entity \"bloon_detection\" for hierarchy \"bloon_detection:bloon_dect0\"" {  } { { "bloonstd1.sv" "bloon_dect0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bloon_detection.sv(69) " "Verilog HDL assignment warning at bloon_detection.sv(69): truncated value with size 32 to match size of target (5)" {  } { { "bloon_detection.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_detection.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004430 "|bloonstd1|bloon_detection:bloon_dect0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloon_detection.sv(98) " "Verilog HDL assignment warning at bloon_detection.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "bloon_detection.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_detection.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004430 "|bloonstd1|bloon_detection:bloon_dect0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloon_detection.sv(99) " "Verilog HDL assignment warning at bloon_detection.sv(99): truncated value with size 32 to match size of target (10)" {  } { { "bloon_detection.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_detection.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004430 "|bloonstd1|bloon_detection:bloon_dect0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bloon_detection.sv(101) " "Verilog HDL assignment warning at bloon_detection.sv(101): truncated value with size 32 to match size of target (5)" {  } { { "bloon_detection.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_detection.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004430 "|bloonstd1|bloon_detection:bloon_dect0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloon_distance bloon_detection:bloon_dect0\|bloon_distance:distance0 " "Elaborating entity \"bloon_distance\" for hierarchy \"bloon_detection:bloon_dect0\|bloon_distance:distance0\"" {  } { { "bloon_detection.sv" "distance0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_detection.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dart_creation dart_creation:dart0 " "Elaborating entity \"dart_creation\" for hierarchy \"dart_creation:dart0\"" {  } { { "bloonstd1.sv" "dart0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dart_creation.sv(74) " "Verilog HDL assignment warning at dart_creation.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004540 "|bloonstd1|dart_creation:dart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dart_creation.sv(85) " "Verilog HDL assignment warning at dart_creation.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004540 "|bloonstd1|dart_creation:dart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloon_dead bloon_dead:bloondeath " "Elaborating entity \"bloon_dead\" for hierarchy \"bloon_dead:bloondeath\"" {  } { { "bloonstd1.sv" "bloondeath" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_counter life_counter:life1 " "Elaborating entity \"life_counter\" for hierarchy \"life_counter:life1\"" {  } { { "bloonstd1.sv" "life1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 life_counter.sv(22) " "Verilog HDL assignment warning at life_counter.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "life_counter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/life_counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004602 "|bloonstd1|life_counter:life1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "money_counter money_counter:money11 " "Elaborating entity \"money_counter\" for hierarchy \"money_counter:money11\"" {  } { { "bloonstd1.sv" "money11" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293004637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 money_counter.sv(22) " "Verilog HDL assignment warning at money_counter.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "money_counter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/money_counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004639 "|bloonstd1|money_counter:money11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 money_counter.sv(28) " "Verilog HDL assignment warning at money_counter.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "money_counter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/money_counter.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683293004641 "|bloonstd1|money_counter:money11"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683293007889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.05.08:23:32 Progress: Loading sld2521d65e/alt_sld_fab_wrapper_hw.tcl " "2023.05.05.08:23:32 Progress: Loading sld2521d65e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293012127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293015076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293015233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293018338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293018431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293018526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293018621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293018637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293018637 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683293019380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2521d65e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2521d65e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2521d65e/alt_sld_fab.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293019595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293019673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293019689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293019767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019845 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293019845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/ip/sld2521d65e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293019907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293019907 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:map\|mousefinal_example:mouse\|mousefinal_rom:mousefinal_rom\|memory " "RAM logic \"color_mapper:map\|mousefinal_example:mouse\|mousefinal_rom:mousefinal_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "mousefinal/mousefinal_rom.sv" "memory" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mousefinal/mousefinal_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683293046363 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"bloonstd1_soc:u0\|bloonstd1_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683293046363 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683293046363 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./bgfinal/bgfinal.mif " "Parameter INIT_FILE set to ./bgfinal/bgfinal.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./redbloon/redbloon.mif " "Parameter INIT_FILE set to ./redbloon/redbloon.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./bloonpop/bloonpop.mif " "Parameter INIT_FILE set to ./bloonpop/bloonpop.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./monkey/monkey.mif " "Parameter INIT_FILE set to ./monkey/monkey.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 14400 " "Parameter NUMWORDS_A set to 14400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./gameover/gameover.mif " "Parameter INIT_FILE set to ./gameover/gameover.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683293063467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683293063467 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683293063467 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "145 " "Inferred 145 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "dart_creation:dart0\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"dart_creation:dart0\|Add2\"" {  } { { "dart_creation.sv" "Add2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 31 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dart_creation:dart1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dart_creation:dart1\|Mod0\"" {  } { { "dart_creation.sv" "Mod0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "dart_creation:dart0\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"dart_creation:dart0\|Add0\"" {  } { { "dart_creation.sv" "Add0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 26 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "dart_creation:dart1\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"dart_creation:dart1\|Add2\"" {  } { { "dart_creation.sv" "Add2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 31 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "dart_creation:dart1\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"dart_creation:dart1\|Add0\"" {  } { { "dart_creation.sv" "Add0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 26 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod3\"" {  } { { "Color_Mapper.sv" "Mod3" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Div3\"" {  } { { "Color_Mapper.sv" "Div3" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:map\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:map\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dart_creation:dart0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dart_creation:dart0\|Div1\"" {  } { { "dart_creation.sv" "Div1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dart_creation:dart0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dart_creation:dart0\|Div0\"" {  } { { "dart_creation.sv" "Div0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dart_creation:dart1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dart_creation:dart1\|Div1\"" {  } { { "dart_creation.sv" "Div1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dart_creation:dart1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dart_creation:dart1\|Div0\"" {  } { { "dart_creation.sv" "Div0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult57\"" {  } { { "bloon_distance.sv" "Mult57" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult56\"" {  } { { "bloon_distance.sv" "Mult56" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult59\"" {  } { { "bloon_distance.sv" "Mult59" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult58\"" {  } { { "bloon_distance.sv" "Mult58" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult55\"" {  } { { "bloon_distance.sv" "Mult55" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult54\"" {  } { { "bloon_distance.sv" "Mult54" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult49\"" {  } { { "bloon_distance.sv" "Mult49" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult48\"" {  } { { "bloon_distance.sv" "Mult48" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult51\"" {  } { { "bloon_distance.sv" "Mult51" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult50\"" {  } { { "bloon_distance.sv" "Mult50" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult45\"" {  } { { "bloon_distance.sv" "Mult45" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult44\"" {  } { { "bloon_distance.sv" "Mult44" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult47\"" {  } { { "bloon_distance.sv" "Mult47" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult46\"" {  } { { "bloon_distance.sv" "Mult46" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult37\"" {  } { { "bloon_distance.sv" "Mult37" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult36\"" {  } { { "bloon_distance.sv" "Mult36" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult39\"" {  } { { "bloon_distance.sv" "Mult39" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult38\"" {  } { { "bloon_distance.sv" "Mult38" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult35\"" {  } { { "bloon_distance.sv" "Mult35" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult34\"" {  } { { "bloon_distance.sv" "Mult34" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult29\"" {  } { { "bloon_distance.sv" "Mult29" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult28\"" {  } { { "bloon_distance.sv" "Mult28" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult31\"" {  } { { "bloon_distance.sv" "Mult31" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult30\"" {  } { { "bloon_distance.sv" "Mult30" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult25\"" {  } { { "bloon_distance.sv" "Mult25" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult24\"" {  } { { "bloon_distance.sv" "Mult24" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult27\"" {  } { { "bloon_distance.sv" "Mult27" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult26\"" {  } { { "bloon_distance.sv" "Mult26" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult9\"" {  } { { "bloon_distance.sv" "Mult9" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult8\"" {  } { { "bloon_distance.sv" "Mult8" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult11\"" {  } { { "bloon_distance.sv" "Mult11" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult10\"" {  } { { "bloon_distance.sv" "Mult10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult5\"" {  } { { "bloon_distance.sv" "Mult5" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult4\"" {  } { { "bloon_distance.sv" "Mult4" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult7\"" {  } { { "bloon_distance.sv" "Mult7" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult6\"" {  } { { "bloon_distance.sv" "Mult6" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult1\"" {  } { { "bloon_distance.sv" "Mult1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult0\"" {  } { { "bloon_distance.sv" "Mult0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult3\"" {  } { { "bloon_distance.sv" "Mult3" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult2\"" {  } { { "bloon_distance.sv" "Mult2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult17\"" {  } { { "bloon_distance.sv" "Mult17" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult16\"" {  } { { "bloon_distance.sv" "Mult16" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult19\"" {  } { { "bloon_distance.sv" "Mult19" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult18\"" {  } { { "bloon_distance.sv" "Mult18" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult15\"" {  } { { "bloon_distance.sv" "Mult15" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult14\"" {  } { { "bloon_distance.sv" "Mult14" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult13\"" {  } { { "bloon_distance.sv" "Mult13" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult12\"" {  } { { "bloon_distance.sv" "Mult12" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult21\"" {  } { { "bloon_distance.sv" "Mult21" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult20\"" {  } { { "bloon_distance.sv" "Mult20" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult23\"" {  } { { "bloon_distance.sv" "Mult23" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult22\"" {  } { { "bloon_distance.sv" "Mult22" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult33\"" {  } { { "bloon_distance.sv" "Mult33" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult32\"" {  } { { "bloon_distance.sv" "Mult32" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult41\"" {  } { { "bloon_distance.sv" "Mult41" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult40\"" {  } { { "bloon_distance.sv" "Mult40" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult43\"" {  } { { "bloon_distance.sv" "Mult43" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult42\"" {  } { { "bloon_distance.sv" "Mult42" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult53\"" {  } { { "bloon_distance.sv" "Mult53" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult52\"" {  } { { "bloon_distance.sv" "Mult52" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult61\"" {  } { { "bloon_distance.sv" "Mult61" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult60\"" {  } { { "bloon_distance.sv" "Mult60" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult63\"" {  } { { "bloon_distance.sv" "Mult63" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|Mult62\"" {  } { { "bloon_distance.sv" "Mult62" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult57\"" {  } { { "bloon_distance.sv" "Mult57" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult56\"" {  } { { "bloon_distance.sv" "Mult56" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult59 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult59\"" {  } { { "bloon_distance.sv" "Mult59" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult58\"" {  } { { "bloon_distance.sv" "Mult58" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult55\"" {  } { { "bloon_distance.sv" "Mult55" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult54\"" {  } { { "bloon_distance.sv" "Mult54" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult49\"" {  } { { "bloon_distance.sv" "Mult49" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult48\"" {  } { { "bloon_distance.sv" "Mult48" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult51\"" {  } { { "bloon_distance.sv" "Mult51" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult50\"" {  } { { "bloon_distance.sv" "Mult50" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult45\"" {  } { { "bloon_distance.sv" "Mult45" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult44\"" {  } { { "bloon_distance.sv" "Mult44" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult47\"" {  } { { "bloon_distance.sv" "Mult47" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult46\"" {  } { { "bloon_distance.sv" "Mult46" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult37\"" {  } { { "bloon_distance.sv" "Mult37" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult36\"" {  } { { "bloon_distance.sv" "Mult36" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult39\"" {  } { { "bloon_distance.sv" "Mult39" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult38\"" {  } { { "bloon_distance.sv" "Mult38" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult35\"" {  } { { "bloon_distance.sv" "Mult35" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult34\"" {  } { { "bloon_distance.sv" "Mult34" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult29\"" {  } { { "bloon_distance.sv" "Mult29" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult28\"" {  } { { "bloon_distance.sv" "Mult28" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult31\"" {  } { { "bloon_distance.sv" "Mult31" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult30\"" {  } { { "bloon_distance.sv" "Mult30" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult25\"" {  } { { "bloon_distance.sv" "Mult25" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult24\"" {  } { { "bloon_distance.sv" "Mult24" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult27\"" {  } { { "bloon_distance.sv" "Mult27" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult26\"" {  } { { "bloon_distance.sv" "Mult26" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult9\"" {  } { { "bloon_distance.sv" "Mult9" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult8\"" {  } { { "bloon_distance.sv" "Mult8" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult11\"" {  } { { "bloon_distance.sv" "Mult11" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult10\"" {  } { { "bloon_distance.sv" "Mult10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult5\"" {  } { { "bloon_distance.sv" "Mult5" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult4\"" {  } { { "bloon_distance.sv" "Mult4" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult7\"" {  } { { "bloon_distance.sv" "Mult7" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult6\"" {  } { { "bloon_distance.sv" "Mult6" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult1\"" {  } { { "bloon_distance.sv" "Mult1" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult0\"" {  } { { "bloon_distance.sv" "Mult0" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult3\"" {  } { { "bloon_distance.sv" "Mult3" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult2\"" {  } { { "bloon_distance.sv" "Mult2" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult17\"" {  } { { "bloon_distance.sv" "Mult17" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult16\"" {  } { { "bloon_distance.sv" "Mult16" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult19\"" {  } { { "bloon_distance.sv" "Mult19" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult18\"" {  } { { "bloon_distance.sv" "Mult18" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult15\"" {  } { { "bloon_distance.sv" "Mult15" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult14\"" {  } { { "bloon_distance.sv" "Mult14" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult13\"" {  } { { "bloon_distance.sv" "Mult13" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult12\"" {  } { { "bloon_distance.sv" "Mult12" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult21\"" {  } { { "bloon_distance.sv" "Mult21" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult20\"" {  } { { "bloon_distance.sv" "Mult20" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult23\"" {  } { { "bloon_distance.sv" "Mult23" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult22\"" {  } { { "bloon_distance.sv" "Mult22" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult33\"" {  } { { "bloon_distance.sv" "Mult33" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult32\"" {  } { { "bloon_distance.sv" "Mult32" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult41\"" {  } { { "bloon_distance.sv" "Mult41" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult40\"" {  } { { "bloon_distance.sv" "Mult40" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult43\"" {  } { { "bloon_distance.sv" "Mult43" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult42\"" {  } { { "bloon_distance.sv" "Mult42" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult53\"" {  } { { "bloon_distance.sv" "Mult53" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult52\"" {  } { { "bloon_distance.sv" "Mult52" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult61\"" {  } { { "bloon_distance.sv" "Mult61" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult60\"" {  } { { "bloon_distance.sv" "Mult60" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult63\"" {  } { { "bloon_distance.sv" "Mult63" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bloon_detection:bloon_dect1\|bloon_distance:distance0\|Mult62\"" {  } { { "bloon_distance.sv" "Mult62" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293063482 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683293063482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293063541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:map\|bgfinal_example:bloonbackground\|bgfinal_rom:bgfinal_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./bgfinal/bgfinal.mif " "Parameter \"INIT_FILE\" = \"./bgfinal/bgfinal.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293063541 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293063541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp41 " "Found entity 1: altsyncram_cp41" {  } { { "db/altsyncram_cp41.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_cp41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293063623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293063623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/mux_83b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293064376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:map\|redbloon_example:bloon\|redbloon_rom:redbloon_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./redbloon/redbloon.mif " "Parameter \"INIT_FILE\" = \"./redbloon/redbloon.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064376 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293064376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8v41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8v41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8v41 " "Found entity 1: altsyncram_8v41" {  } { { "db/altsyncram_8v41.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_8v41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293064512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:map\|bloonpop_example:bloonpop\|bloonpop_rom:bloonpop_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./bloonpop/bloonpop.mif " "Parameter \"INIT_FILE\" = \"./bloonpop/bloonpop.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293064512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f051.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f051.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f051 " "Found entity 1: altsyncram_f051" {  } { { "db/altsyncram_f051.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_f051.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293064642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:map\|monkey_example:monk\|monkey_rom:monkey_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./monkey/monkey.mif " "Parameter \"INIT_FILE\" = \"./monkey/monkey.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293064642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4j41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4j41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4j41 " "Found entity 1: altsyncram_4j41" {  } { { "db/altsyncram_4j41.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_4j41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293064767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:map\|gameover_example:gameover\|gameover_rom:gameover_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 14400 " "Parameter \"NUMWORDS_A\" = \"14400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./gameover/gameover.mif " "Parameter \"INIT_FILE\" = \"./gameover/gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293064767 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293064767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0151.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0151.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0151 " "Found entity 1: altsyncram_0151" {  } { { "db/altsyncram_0151.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/altsyncram_0151.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293064973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293064973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j1b " "Found entity 1: mux_j1b" {  } { { "db/mux_j1b.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/mux_j1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dart_creation:dart0\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"dart_creation:dart0\|lpm_add_sub:Add2\"" {  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293065174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dart_creation:dart0\|lpm_add_sub:Add2 " "Instantiated megafunction \"dart_creation:dart0\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065174 ""}  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293065174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bai " "Found entity 1: add_sub_bai" {  } { { "db/add_sub_bai.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/add_sub_bai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dart_creation:dart1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dart_creation:dart1\|lpm_divide:Mod0\"" {  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293065349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dart_creation:dart1\|lpm_divide:Mod0 " "Instantiated megafunction \"dart_creation:dart1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293065349 ""}  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293065349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_knl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_knl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_knl " "Found entity 1: lpm_divide_knl" {  } { { "db/lpm_divide_knl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_knl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gle " "Found entity 1: alt_u_div_gle" {  } { { "db/alt_u_div_gle.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_gle.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293065971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293065971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Mod3\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293066143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Mod3 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066143 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293066143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_lll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Div3\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293066408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Div3 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066408 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293066408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Mod2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293066596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Mod2 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066596 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293066596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Div2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293066738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293066738 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293066738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293066895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293066895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Mod1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293067005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Mod1 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067005 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293067005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Div1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293067288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067288 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293067288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:map\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:map\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293067560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:map\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:map\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067560 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/Color_Mapper.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293067560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_csl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_6fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dart_creation:dart0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"dart_creation:dart0\|lpm_divide:Div1\"" {  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293067856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dart_creation:dart0\|lpm_divide:Div1 " "Instantiated megafunction \"dart_creation:dart0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293067856 ""}  } { { "dart_creation.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/dart_creation.sv" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293067856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293067966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293067966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293068039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293068039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|lpm_mult:Mult57 " "Elaborated megafunction instantiation \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|lpm_mult:Mult57\"" {  } { { "bloon_distance.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293068602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloon_detection:bloon_dect0\|bloon_distance:distance0\|lpm_mult:Mult57 " "Instantiated megafunction \"bloon_detection:bloon_dect0\|bloon_distance:distance0\|lpm_mult:Mult57\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683293068602 ""}  } { { "bloon_distance.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloon_distance.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683293068602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ens.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ens.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ens " "Found entity 1: mult_ens" {  } { { "db/mult_ens.tdf" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/mult_ens.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293068680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293068680 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683293076824 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683293077231 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683293077231 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683293077231 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683293077231 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683293077231 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683293077231 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 442 -1 0 } } { "bloonstd1_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 356 -1 0 } } { "bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "mouse.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/mouse.sv" 42 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 352 -1 0 } } { "bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" 243 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_jtag_uart_0.v" 398 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_spi_0.v" 253 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_timer_0.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_timer_0.v" 181 -1 0 } } { "bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683293077434 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683293077434 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293098822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293098822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293098822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293098822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293098822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293098822 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683293098822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683293098822 "|bloonstd1|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683293098822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293099851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "336 " "336 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683293114744 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:map\|lpm_divide:Mod0\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"color_mapper:map\|lpm_divide:Mod0\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293114869 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:map\|lpm_divide:Mod0\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"color_mapper:map\|lpm_divide:Mod0\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_0fe.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293114869 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ihe.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293114869 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ihe.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293114869 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ihe.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293114869 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"color_mapper:map\|lpm_divide:Mod2\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/db/alt_u_div_ihe.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293114869 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683293114869 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115308 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683293115308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62 24 " "Ignored 24 assignments for entity \"lab62\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293115324 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683293115324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shrey/Documents/GitHub/BloonsTD1/output_files/BloonsTD1proj.map.smsg " "Generated suppressed messages file C:/Users/shrey/Documents/GitHub/BloonsTD1/output_files/BloonsTD1proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293116468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683293121060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293121060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683293122669 "|bloonstd1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683293122669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35176 " "Implemented 35176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683293122669 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683293122669 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683293122669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34570 " "Implemented 34570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683293122669 ""} { "Info" "ICUT_CUT_TM_RAMS" "203 " "Implemented 203 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683293122669 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683293122669 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "256 " "Implemented 256 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683293122669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683293122669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5376 " "Peak virtual memory: 5376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683293122842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 08:25:22 2023 " "Processing ended: Fri May 05 08:25:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683293122842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683293122842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683293122842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293122842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683293124531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683293124547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 08:25:24 2023 " "Processing started: Fri May 05 08:25:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683293124547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683293124547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BloonsTD1proj -c BloonsTD1proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BloonsTD1proj -c BloonsTD1proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683293124547 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683293124732 ""}
{ "Info" "0" "" "Project  = BloonsTD1proj" {  } {  } 0 0 "Project  = BloonsTD1proj" 0 0 "Fitter" 0 0 1683293124732 ""}
{ "Info" "0" "" "Revision = BloonsTD1proj" {  } {  } 0 0 "Revision = BloonsTD1proj" 0 0 "Fitter" 0 0 1683293124732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683293125215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683293125230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BloonsTD1proj 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"BloonsTD1proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683293125412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683293125443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683293125443 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1683293125506 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1683293125506 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1683293125506 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683293125897 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683293125913 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683293126713 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683293126713 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683293126745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683293126745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683293126745 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683293126745 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683293126745 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683293126745 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683293126745 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683293126745 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683293126745 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683293126760 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683293128796 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683293132843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683293132843 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd.sdc " "Reading SDC File: 'bloonstd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683293132953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 9 ADC_CLK_10 port " "Ignored filter at bloonstd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683293132953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock bloonstd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at bloonstd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132953 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 11 MAX10_CLK2_50 port " "Ignored filter at bloonstd.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683293132953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock bloonstd.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at bloonstd.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132953 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at bloonstd.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683293132953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock bloonstd.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at bloonstd.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 48 clk_dram_ext clock " "Ignored filter at bloonstd.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay bloonstd.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at bloonstd.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay bloonstd.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at bloonstd.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at bloonstd.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path bloonstd.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at bloonstd.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path bloonstd.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at bloonstd.sdc(52): Argument <to> is an empty collection" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293132968 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd1_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'bloonstd1_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683293132968 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683293133000 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683293133000 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|clkdiv " "Node: vga_controller:control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:map\|Red\[4\] vga_controller:control\|clkdiv " "Register color_mapper:map\|Red\[4\] is being clocked by vga_controller:control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293133110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683293133110 "|bloonstd1|vga_controller:control|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|vs " "Node: vga_controller:control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mouse:mouse_thing\|Mouse_Y_Pos\[8\] vga_controller:control\|vs " "Register mouse:mouse_thing\|Mouse_Y_Pos\[8\] is being clocked by vga_controller:control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293133110 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683293133110 "|bloonstd1|vga_controller:control|vs"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683293133126 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683293133126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683293133376 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683293133376 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683293133376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683293133376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683293133376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683293133376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683293133376 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683293133376 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683293133376 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:control\|clkdiv " "Destination node vga_controller:control\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 3207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:control\|clkdiv  " "Automatically promoted node vga_controller:control\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:control\|vs " "Destination node vga_controller:control\|vs" {  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 3212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:control\|clkdiv~0 " "Destination node vga_controller:control\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 71402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 3207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:control\|vs  " "Automatically promoted node vga_controller:control\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 74806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 3212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node bloonstd1_soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 29085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 6004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 5217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 3234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloonstd1_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node bloonstd1_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|active_rnw~2 " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|active_rnw~2" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 29506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|active_cs_n~0 " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|active_cs_n~0" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 29535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|active_cs_n~1 " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|active_cs_n~1" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 29536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|i_refs\[0\] " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|i_refs\[0\]" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|i_refs\[2\] " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|i_refs\[2\]" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|i_refs\[1\] " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram:sdram\|i_refs\[1\]" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 12569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bloonstd1_soc:u0\|bloonstd1_soc_nios2_gen2_0:nios2_gen2_0\|bloonstd1_soc_nios2_gen2_0_cpu:cpu\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci\|bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_bloonstd1_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 5222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683293135677 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 60603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683293135677 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683293135677 ""}  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 4422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683293135677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683293138405 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683293138421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683293138436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683293138452 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683293138499 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683293138515 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1683293138515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683293138515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683293138562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683293142110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683293142153 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683293142153 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683293142153 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1683293142153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683293142153 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"bloonstd1_soc:u0\|bloonstd1_soc_sdram_pll:sdram_pll\|bloonstd1_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 150 -1 0 } } { "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/submodules/bloonstd1_soc_sdram_pll.v" 294 0 0 } } { "bloonstd1_soc/synthesis/bloonstd1_soc.v" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1_soc/synthesis/bloonstd1_soc.v" 298 0 0 } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 165 0 0 } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1683293142584 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683293144594 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683293144594 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683293144594 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683293144625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683293148105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683293159019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683293159222 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683293277642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:59 " "Fitter placement operations ending: elapsed time is 00:01:59" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683293277642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683293284711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683293302292 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683293302292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683293321253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683293321253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683293321257 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 24.41 " "Total time spent on timing analysis during the Fitter is 24.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683293321916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683293322071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683293336210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683293336225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683293352165 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683293356813 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683293359551 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "bloonstd1.sv" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd1.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shrey/Documents/GitHub/BloonsTD1/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683293359770 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683293359770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shrey/Documents/GitHub/BloonsTD1/output_files/BloonsTD1proj.fit.smsg " "Generated suppressed messages file C:/Users/shrey/Documents/GitHub/BloonsTD1/output_files/BloonsTD1proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683293361051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6015 " "Peak virtual memory: 6015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683293365798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 08:29:25 2023 " "Processing ended: Fri May 05 08:29:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683293365798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:01 " "Elapsed time: 00:04:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683293365798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:03 " "Total CPU time (on all processors): 00:10:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683293365798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683293365798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683293367231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683293367241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 08:29:27 2023 " "Processing started: Fri May 05 08:29:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683293367241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683293367241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BloonsTD1proj -c BloonsTD1proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BloonsTD1proj -c BloonsTD1proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683293367241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683293368187 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683293370963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683293371089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683293372346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 08:29:32 2023 " "Processing ended: Fri May 05 08:29:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683293372346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683293372346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683293372346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683293372346 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683293373166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683293373874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683293373874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 08:29:33 2023 " "Processing started: Fri May 05 08:29:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683293373874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683293373874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BloonsTD1proj -c BloonsTD1proj " "Command: quartus_sta BloonsTD1proj -c BloonsTD1proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683293373874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683293374045 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375594 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1683293375594 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62 24 " "Ignored 24 assignments for entity \"lab62\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683293375610 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1683293375610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683293375940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683293375940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293375972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293375972 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683293377425 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1683293377425 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd.sdc " "Reading SDC File: 'bloonstd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683293377515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 9 ADC_CLK_10 port " "Ignored filter at bloonstd.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock bloonstd.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at bloonstd.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 11 MAX10_CLK2_50 port " "Ignored filter at bloonstd.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock bloonstd.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at bloonstd.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at bloonstd.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock bloonstd.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at bloonstd.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 48 clk_dram_ext clock " "Ignored filter at bloonstd.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay bloonstd.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at bloonstd.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay bloonstd.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at bloonstd.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bloonstd.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at bloonstd.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path bloonstd.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at bloonstd.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path bloonstd.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at bloonstd.sdc(52): Argument <to> is an empty collection" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay bloonstd.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at bloonstd.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683293377531 ""}  } { { "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" "" { Text "C:/Users/shrey/Documents/GitHub/BloonsTD1/bloonstd.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd1_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'bloonstd1_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683293377531 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'bloonstd1_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683293377562 ""}
{ "Info" "ISTA_SDC_FOUND" "bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'bloonstd1_soc/synthesis/submodules/bloonstd1_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683293377578 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|clkdiv " "Node: vga_controller:control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:map\|Red\[4\] vga_controller:control\|clkdiv " "Register color_mapper:map\|Red\[4\] is being clocked by vga_controller:control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293377672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683293377672 "|bloonstd1|vga_controller:control|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|vs " "Node: vga_controller:control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mouse:mouse_thing\|Mouse_X_Pos\[0\] vga_controller:control\|vs " "Register mouse:mouse_thing\|Mouse_X_Pos\[0\] is being clocked by vga_controller:control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293377672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683293377672 "|bloonstd1|vga_controller:control|vs"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683293377704 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683293377704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293377908 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683293377924 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683293377971 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683293378146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683293378225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -171.448 " "Worst-case setup slack is -171.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -171.448           -9000.996 MAX10_CLK1_50  " " -171.448           -9000.996 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.016               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.016               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.515               0.000 altera_reserved_tck  " "   45.515               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293378225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 MAX10_CLK1_50  " "    0.237               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293378330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.886 " "Worst-case recovery slack is 13.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.886               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.886               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.104               0.000 MAX10_CLK1_50  " "   14.104               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.683               0.000 altera_reserved_tck  " "   47.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293378363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 altera_reserved_tck  " "    1.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 MAX10_CLK1_50  " "    1.420               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.964               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.964               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293378391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.550 " "Worst-case minimum pulse width slack is 9.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 MAX10_CLK1_50  " "    9.550               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.622               0.000 altera_reserved_tck  " "   49.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293378396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293378396 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.519 ns " "Worst Case Available Settling Time: 27.519 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293378631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293378631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683293378646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683293378710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683293395030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|clkdiv " "Node: vga_controller:control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:map\|Red\[4\] vga_controller:control\|clkdiv " "Register color_mapper:map\|Red\[4\] is being clocked by vga_controller:control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293396045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683293396045 "|bloonstd1|vga_controller:control|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|vs " "Node: vga_controller:control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mouse:mouse_thing\|Mouse_X_Pos\[0\] vga_controller:control\|vs " "Register mouse:mouse_thing\|Mouse_X_Pos\[0\] is being clocked by vga_controller:control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293396045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683293396045 "|bloonstd1|vga_controller:control|vs"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683293396060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683293396060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293396060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683293396311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -153.443 " "Worst-case setup slack is -153.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -153.443           -7883.666 MAX10_CLK1_50  " " -153.443           -7883.666 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.769               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.769               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.860               0.000 altera_reserved_tck  " "   45.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293396311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.238 " "Worst-case hold slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 MAX10_CLK1_50  " "    0.238               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 altera_reserved_tck  " "    0.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293396420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.424 " "Worst-case recovery slack is 14.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.424               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.424               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.639               0.000 MAX10_CLK1_50  " "   14.639               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.887               0.000 altera_reserved_tck  " "   47.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293396436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.015 " "Worst-case removal slack is 1.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015               0.000 altera_reserved_tck  " "    1.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 MAX10_CLK1_50  " "    1.276               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.568               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.568               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293396468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.575 " "Worst-case minimum pulse width slack is 9.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.575               0.000 MAX10_CLK1_50  " "    9.575               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.695               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293396468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293396468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.414 ns " "Worst Case Available Settling Time: 28.414 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293396687 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293396687 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683293396687 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|clkdiv " "Node: vga_controller:control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:map\|Red\[4\] vga_controller:control\|clkdiv " "Register color_mapper:map\|Red\[4\] is being clocked by vga_controller:control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293397365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683293397365 "|bloonstd1|vga_controller:control|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:control\|vs " "Node: vga_controller:control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mouse:mouse_thing\|Mouse_X_Pos\[0\] vga_controller:control\|vs " "Register mouse:mouse_thing\|Mouse_X_Pos\[0\] is being clocked by vga_controller:control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683293397365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1683293397365 "|bloonstd1|vga_controller:control|vs"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683293397381 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1683293397381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293397381 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683293397459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.044 " "Worst-case setup slack is -59.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.044           -2541.722 MAX10_CLK1_50  " "  -59.044           -2541.722 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.113               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.113               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.288               0.000 altera_reserved_tck  " "   48.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293397459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 MAX10_CLK1_50  " "    0.085               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293397569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.040 " "Worst-case recovery slack is 17.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.040               0.000 MAX10_CLK1_50  " "   17.040               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.072               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.072               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.170               0.000 altera_reserved_tck  " "   49.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293397585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 altera_reserved_tck  " "    0.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 MAX10_CLK1_50  " "    0.605               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.904               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.904               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293397617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.262 " "Worst-case minimum pulse width slack is 9.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262               0.000 MAX10_CLK1_50  " "    9.262               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.413               0.000 altera_reserved_tck  " "   49.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683293397632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683293397632 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.425 ns " "Worst Case Available Settling Time: 34.425 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683293397837 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683293397837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683293399074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683293399089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 76 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683293399271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 08:29:59 2023 " "Processing ended: Fri May 05 08:29:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683293399271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683293399271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683293399271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683293399271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683293400678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683293400694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 08:30:00 2023 " "Processing started: Fri May 05 08:30:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683293400694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683293400694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BloonsTD1proj -c BloonsTD1proj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BloonsTD1proj -c BloonsTD1proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683293400694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683293402168 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1683293402725 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BloonsTD1proj.svo C:/Users/shrey/Documents/GitHub/BloonsTD1/simulation/modelsim/ simulation " "Generated file BloonsTD1proj.svo in folder \"C:/Users/shrey/Documents/GitHub/BloonsTD1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683293407124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683293408055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 08:30:08 2023 " "Processing ended: Fri May 05 08:30:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683293408055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683293408055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683293408055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683293408055 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 343 s " "Quartus Prime Full Compilation was successful. 0 errors, 343 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683293408897 ""}
