"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([[39957],{68295:(e,n,l)=>{l.r(n),l.d(n,{assets:()=>d,contentTitle:()=>s,default:()=>g,frontMatter:()=>t,metadata:()=>i,toc:()=>o});const i=JSON.parse('{"id":"language/verilog/gate","title":"Gate","description":"- and","source":"@site/content/language/verilog/gate.md","sourceDirName":"language/verilog","slug":"/language/verilog/gate","permalink":"/notes/language/verilog/gate","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/gate.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"},{"inline":true,"label":"Gate","permalink":"/notes/tags/gate"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"sidebarPosition":10,"frontMatter":{"sidebar_position":10,"tags":["Language","Verilog","Gate"]},"sidebar":"tutorialSidebar","previous":{"title":"Data Types","permalink":"/notes/language/verilog/types"},"next":{"title":"Dataflow","permalink":"/notes/language/verilog/dataflow"}}');var r=l(35656),a=l(86145);const t={sidebar_position:10,tags:["Language","Verilog","Gate"]},s="Gate",d={},o=[{value:"Use",id:"use",level:2},{value:"Self-Defined",id:"self-defined",level:2},{value:"\u7ed3\u6784\u5efa\u6a21",id:"\u7ed3\u6784\u5efa\u6a21",level:2},{value:"Generate",id:"generate",level:3}];function c(e){const n={code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",pre:"pre",ul:"ul",...(0,a.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"gate",children:"Gate"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"and"})}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"nand"}),": \u4e0e\u975e"]}),"\n",(0,r.jsx)(n.li,{children:(0,r.jsx)(n.code,{children:"or"})}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"nor"}),": \u6216\u975e"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"xor"}),": \u5f02\u6216"]}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"xnor"}),": \u540c\u6216"]}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"use",children:"Use"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u540c\u4e00\u6a21\u5757\u4e2d, \u5b9e\u4f8b\u540d\u4e0d\u80fd\u4e0e\u7ebf\u7f51\u540d\u76f8\u540c"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"and (w1, In1, In2);        // w1 = Int and In2\nor or1(w2, w1, In2);      // w2 = w1 or In2\nxor xor(Out, w1, w2);    // Out = w1 xor w2\n"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u5b9e\u4f8b\u6570\u7ec4"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"wire [3:0] irq, ctrl, sense;\n\n/*\n * =>\n * nand\n *      u8nand3 (irq[3], ctrl[3], sense[3]);\n *      u8nand2 (irq[2], ctrl[2], sense[2]);\n *      u8nand1 (irq[1], ctrl[1], sense[1]);\n *      u8nand0 (irq[0], ctrl[0], sense[0]);\n */\nnand u8nand [3:0] (irq, ctrl, sense);\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"parameter NUM_BITS = 4;\nwire [NUM_BITS - 1 : 0] gated_d, din;\nwire bypass;\n\nand #(1, 2) u0and [NUM_BITS - 1: 0] (gated_d, din, bypass);\n"})}),"\n",(0,r.jsx)(n.h2,{id:"self-defined",children:"Self-Defined"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u53ef\u4ee5\u6709\u4e00\u4e2a/\u591a\u4e2a\u8f93\u5165"}),"\n",(0,r.jsx)(n.li,{children:"\u53ea\u80fd\u6709\u4e00\u4e2a\u8f93\u51fa"}),"\n",(0,r.jsx)(n.li,{children:"\u7b2c\u4e00\u4e2a\u7aef\u53e3\u5fc5\u987b\u662f\u8f93\u51fa\u7aef\u53e3"}),"\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"-"}),' \u8868\u793a \u503c"\u65e0\u53d8\u5316"']}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"primitive XOR2 (D_OUT, X1, X2);\n    input X1, X2;\n    output D_OUT;\n\n    table // X1 X2 : D_OUT\n        0 0 : 0;\n        0 1 : 1;\n        1 0 : 1;\n        1 1 : 0;\n    endtable\nendprimitive\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u7ed3\u6784\u5efa\u6a21",children:"\u7ed3\u6784\u5efa\u6a21"}),"\n",(0,r.jsx)(n.h3,{id:"generate",children:"Generate"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"generate\n    for (gv_i = 0; gv_i < SIZE; gv_i = gv_i + 1)\n        begin: blk\n            xor uxor (y[gv_i], a[gv_i], b[gv_i]);\n        end\nendgenerate\n// =>\n// module.blk[0].uxor\n// module.blk[1].uxor\n// module.blk[2].uxor\n// ...\n"})})]})}function g(e={}){const{wrapper:n}={...(0,a.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(c,{...e})}):c(e)}},86145:(e,n,l)=>{l.d(n,{R:()=>t,x:()=>s});var i=l(57140);const r={},a=i.createContext(r);function t(e){const n=i.useContext(a);return i.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function s(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:t(e.components),i.createElement(a.Provider,{value:n},e.children)}}}]);