// Seed: 1342980872
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  assign id_3[-1'b0] = id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  inout tri1 id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  inout wire id_1;
  assign id_10[-1] = -1;
  assign id_6#(
      .id_11(1),
      .id_11(1),
      .id_6 (-1),
      .id_3 (1'b0)
  ) = 1'd0;
  wire id_12;
  assign id_8[-1] = id_8 == "";
endmodule
