<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/inf.ed.ac.uk/group/teaching/cd/Xilinx132/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 5 -tsi top.tsi -a -s 4 -u 20 -n 5 -xml top.twx top.ncd -o
top.twr top.pcf -ucf constraints.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" dlyHyperLnks="t" ><twItemLimit>5</twItemLimit><twUnconst></twUnconst><twUnconstLimit>20</twUnconstLimit><twEndptLimit>5</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;CLK_50MHz_IBUFG&quot; </twConstName><twItemCnt>6832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>639</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.173</twMinPer></twConstHead><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_6 (SLICE_X46Y54.G1), 278 paths
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.173</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>9.869</twDel><twSUTime>1.285</twSUTime><twTotPathDel>11.154</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.250</twLogDel><twRouteDel>4.904</twRouteDel><twTotDel>11.154</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.102</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>9.798</twDel><twSUTime>1.285</twSUTime><twTotPathDel>11.083</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;5&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y49.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_vga/row_sub0001&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y49.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.292</twLogDel><twRouteDel>4.791</twRouteDel><twTotDel>11.083</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.080</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>9.776</twDel><twSUTime>1.285</twSUTime><twTotPathDel>11.061</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.364</twLogDel><twRouteDel>4.697</twRouteDel><twTotDel>11.061</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.077</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>9.779</twDel><twSUTime>1.285</twSUTime><twTotPathDel>11.064</twTotPathDel><twClkSkew dest = "0.090" src = "0.103">0.013</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.250</twLogDel><twRouteDel>4.814</twRouteDel><twTotDel>11.064</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.060</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_6</twDest><twDel>9.756</twDel><twSUTime>1.285</twSUTime><twTotPathDel>11.041</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;6&gt;</twComp><twBEL>u_vga/row_mux0000&lt;1&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;1&gt;</twBEL><twBEL>u_vga/row_6</twBEL></twPathDel><twLogDel>6.137</twLogDel><twRouteDel>4.904</twRouteDel><twTotDel>11.041</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="201" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_5 (SLICE_X44Y57.F1), 201 paths
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.000</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_5</twDest><twDel>9.700</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.985</twTotPathDel><twClkSkew dest = "0.027" src = "0.042">0.015</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/N3</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_vga/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row&lt;0&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;5&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_G</twBEL><twBEL>u_vga/row_mux0000&lt;2&gt;</twBEL><twBEL>u_vga/row_5</twBEL></twPathDel><twLogDel>6.407</twLogDel><twRouteDel>4.578</twRouteDel><twTotDel>10.985</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.929</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_5</twDest><twDel>9.629</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.914</twTotPathDel><twClkSkew dest = "0.027" src = "0.042">0.015</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;5&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y49.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_vga/row_sub0001&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y49.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/N3</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_vga/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row&lt;0&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;5&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_G</twBEL><twBEL>u_vga/row_mux0000&lt;2&gt;</twBEL><twBEL>u_vga/row_5</twBEL></twPathDel><twLogDel>6.449</twLogDel><twRouteDel>4.465</twRouteDel><twTotDel>10.914</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.907</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_5</twDest><twDel>9.607</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.892</twTotPathDel><twClkSkew dest = "0.027" src = "0.042">0.015</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/N3</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_vga/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row&lt;0&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;5&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_G</twBEL><twBEL>u_vga/row_mux0000&lt;2&gt;</twBEL><twBEL>u_vga/row_5</twBEL></twPathDel><twLogDel>6.521</twLogDel><twRouteDel>4.371</twRouteDel><twTotDel>10.892</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.904</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_5</twDest><twDel>9.610</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.895</twTotPathDel><twClkSkew dest = "0.094" src = "0.103">0.009</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/N3</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_vga/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row&lt;0&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;5&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_G</twBEL><twBEL>u_vga/row_mux0000&lt;2&gt;</twBEL><twBEL>u_vga/row_5</twBEL></twPathDel><twLogDel>6.407</twLogDel><twRouteDel>4.488</twRouteDel><twTotDel>10.895</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.887</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_5</twDest><twDel>9.587</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.872</twTotPathDel><twClkSkew dest = "0.027" src = "0.042">0.015</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y57.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/N3</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_vga/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row&lt;0&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>N43</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;5&gt;</twComp><twBEL>u_vga/row_mux0000&lt;2&gt;_G</twBEL><twBEL>u_vga/row_mux0000&lt;2&gt;</twBEL><twBEL>u_vga/row_5</twBEL></twPathDel><twLogDel>6.294</twLogDel><twRouteDel>4.578</twRouteDel><twTotDel>10.872</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/in1_reg_4 (SLICE_X58Y88.G1), 16 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.838</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.553</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;2</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.577</twLogDel><twRouteDel>4.261</twRouteDel><twTotDel>10.838</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.793</twTotDel><twSrc BELType="FF">columns_4</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.508</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_4</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;5&gt;</twComp><twBEL>columns_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>columns&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;2</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.577</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>10.793</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.790</twTotDel><twSrc BELType="FF">columns_6</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.505</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.790</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_6</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>columns&lt;7&gt;</twComp><twBEL>columns_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>columns&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;2</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.642</twLogDel><twRouteDel>4.148</twRouteDel><twTotDel>10.790</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.751</twTotDel><twSrc BELType="FF">columns_5</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.466</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_5</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;5&gt;</twComp><twBEL>columns_5</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>columns&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;2</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.581</twLogDel><twRouteDel>4.170</twRouteDel><twTotDel>10.751</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.729</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.444</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.874</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;2</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.581</twLogDel><twRouteDel>4.148</twRouteDel><twTotDel>10.729</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/in1_reg_4 (SLICE_X58Y88.F1), 16 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.833</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.548</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;1</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.577</twLogDel><twRouteDel>4.256</twRouteDel><twTotDel>10.833</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.788</twTotDel><twSrc BELType="FF">columns_4</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.503</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_4</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;5&gt;</twComp><twBEL>columns_4</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.342</twDelInfo><twComp>columns&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;1</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.577</twLogDel><twRouteDel>4.211</twRouteDel><twTotDel>10.788</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.785</twTotDel><twSrc BELType="FF">columns_6</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.500</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.785</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_6</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>columns&lt;7&gt;</twComp><twBEL>columns_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>columns&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;1</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.642</twLogDel><twRouteDel>4.143</twRouteDel><twTotDel>10.785</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.746</twTotDel><twSrc BELType="FF">columns_5</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.461</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_5</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;5&gt;</twComp><twBEL>columns_5</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>columns&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;1</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.581</twLogDel><twRouteDel>4.165</twRouteDel><twTotDel>10.746</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.724</twTotDel><twSrc BELType="FF">columns_1</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in1_reg_4</twDest><twDel>9.439</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>columns_1</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in1_reg_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>columns&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y7.P12</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.705</twDelInfo><twComp>u_vga/u_daddr/Mmult__mult0000</twComp><twBEL>u_vga/u_daddr/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.869</twDelInfo><twComp>u_vga/u_daddr/_mult0000&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/u_daddr/blio/in1_reg&lt;4&gt;</twComp><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;1</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_mux0000&lt;4&gt;_f5</twBEL><twBEL>u_vga/u_daddr/blio/in1_reg_4</twBEL></twPathDel><twLogDel>6.581</twLogDel><twRouteDel>4.143</twRouteDel><twTotDel>10.724</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="278" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/row_7 (SLICE_X46Y55.G3), 278 paths
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.795</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>9.491</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.776</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.250</twLogDel><twRouteDel>4.526</twRouteDel><twTotDel>10.776</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.724</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>9.420</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.705</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;5&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y49.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>u_vga/row_sub0001&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y49.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.292</twLogDel><twRouteDel>4.413</twRouteDel><twTotDel>10.705</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.702</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>9.398</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.683</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;6&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;6&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.364</twLogDel><twRouteDel>4.319</twRouteDel><twTotDel>10.683</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.699</twTotDel><twSrc BELType="FF">columns_0</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>9.401</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.686</twTotPathDel><twClkSkew dest = "0.090" src = "0.103">0.013</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_0</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X45Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X45Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;1&gt;</twComp><twBEL>columns_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>columns&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_lut&lt;7&gt;</twBEL><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.250</twLogDel><twRouteDel>4.436</twRouteDel><twTotDel>10.686</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.682</twTotDel><twSrc BELType="FF">columns_2</twSrc><twDest BELType="FF">u_vga/row_7</twDest><twDel>9.378</twDel><twSUTime>1.285</twSUTime><twTotPathDel>10.663</twTotPathDel><twClkSkew dest = "0.023" src = "0.042">0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>columns_2</twSrc><twDest BELType='FF'>u_vga/row_7</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_50MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>columns&lt;3&gt;</twComp><twBEL>columns_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>columns&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/row_sub0001&lt;6&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;3&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_vga/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp><twBEL>u_vga/Msub_row_sub0001_xor&lt;7&gt;1_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>u_vga/row_sub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y50.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>N45</twComp><twBEL>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>u_vga/Mcompar_row_cmp_gt0001_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N61</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/row&lt;4&gt;</twComp><twBEL>u_vga/row_mux0000&lt;3&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>u_vga/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>u_vga/row&lt;7&gt;</twComp><twBEL>u_vga/row_mux0000&lt;0&gt;_F</twBEL><twBEL>u_vga/row_mux0000&lt;0&gt;</twBEL><twBEL>u_vga/row_7</twBEL></twPathDel><twLogDel>6.137</twLogDel><twRouteDel>4.526</twRouteDel><twTotDel>10.663</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="58" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;CLK_50MHz_IBUFG&quot; </twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.672</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/U_retime0 (U8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstOffIn anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>4.672</twOff><twSrc BELType="PAD">UART_RX</twSrc><twDest BELType="FF">u_rx_line/U_retime0</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>UART_RX</twSrc><twDest BELType='FF'>u_rx_line/U_retime0</twDest><twLogLvls>0</twLogLvls><twSrcSite>U8.PAD</twSrcSite><twPathDel><twSite>U8.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">7.490</twDelInfo><twComp>UART_RX</twComp><twBEL>UART_RX</twBEL><twBEL>UART_RX_IBUF</twBEL><twBEL>UART_RX.IFD_DELAY</twBEL><twBEL>u_rx_line/U_retime0</twBEL></twPathDel><twLogDel>7.490</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>7.490</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/U_retime0</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>U8.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>2.632</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>2.818</twTotDel><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_rx_line/writeen (SLICE_X37Y45.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstOffIn anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>1.983</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_rx_line/writeen</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_rx_line/writeen</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.CE</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling">2.511</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y45.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.555</twDelInfo><twComp>u_rx_line/writeen</twComp><twBEL>u_rx_line/writeen</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>2.511</twRouteDel><twTotDel>4.792</twTotDel><twDestClk twEdge ="twRising">CLK_50MHz_IBUFG</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_rx_line/writeen</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.037</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>2.632</twLogDel><twRouteDel>0.177</twRouteDel><twTotDel>2.809</twTotDel><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="63" twConstType="PATH2SETUP" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;CLK_108MHz&quot; </twConstName><twItemCnt>1426</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>444</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.241</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/blio/in1_reg_6 (SLICE_X65Y51.F2), 17 paths
</twPathRptBanner><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.241</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_2</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twDel>8.404</twDel><twSUTime>0.837</twSUTime><twTotPathDel>9.241</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_2</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp><twBEL>u_vga/columns_pxclk_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>u_vga/columns_pxclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P6</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twBEL></twPathDel><twLogDel>6.214</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>9.241</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.151</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_0</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twDel>8.314</twDel><twSUTime>0.837</twSUTime><twTotPathDel>9.151</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_0</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u_vga/columns_pxclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P6</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twBEL></twPathDel><twLogDel>6.279</twLogDel><twRouteDel>2.872</twRouteDel><twTotDel>9.151</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.062</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_1</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twDel>8.225</twDel><twSUTime>0.837</twSUTime><twTotPathDel>9.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_1</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P6</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twBEL></twPathDel><twLogDel>6.219</twLogDel><twRouteDel>2.843</twRouteDel><twTotDel>9.062</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.041</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_6</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twDel>8.204</twDel><twSUTime>0.837</twSUTime><twTotPathDel>9.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_6</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P6</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twBEL></twPathDel><twLogDel>6.279</twLogDel><twRouteDel>2.762</twRouteDel><twTotDel>9.041</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.005</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twDel>8.168</twDel><twSUTime>0.837</twSUTime><twTotPathDel>9.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P6</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.086</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;6&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;6&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_6</twBEL></twPathDel><twLogDel>6.219</twLogDel><twRouteDel>2.786</twRouteDel><twTotDel>9.005</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/blio/in1_reg_7 (SLICE_X64Y52.F2), 19 paths
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.202</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_2</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.310</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_2</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp><twBEL>u_vga/columns_pxclk_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>u_vga/columns_pxclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N96</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.582</twLogDel><twRouteDel>2.620</twRouteDel><twTotDel>9.202</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.113</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_0</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.220</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.112</twTotPathDel><twClkSkew dest = "0.136" src = "0.137">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_0</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u_vga/columns_pxclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N96</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.647</twLogDel><twRouteDel>2.465</twRouteDel><twTotDel>9.112</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.024</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_1</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.131</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.023</twTotPathDel><twClkSkew dest = "0.136" src = "0.137">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_1</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N96</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.587</twLogDel><twRouteDel>2.436</twRouteDel><twTotDel>9.023</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.002</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_6</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.110</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.002</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_6</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N96</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.647</twLogDel><twRouteDel>2.355</twRouteDel><twTotDel>9.002</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.966</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.074</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.966</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N96</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.587</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>8.966</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.5</twPctLog><twPctRoute>26.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/blio/in1_reg_7 (SLICE_X64Y52.F4), 19 paths
</twPathRptBanner><twPathRpt anchorID="84"><twUnconstPath anchorID="85" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.158</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_2</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.266</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_2</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp><twBEL>u_vga/columns_pxclk_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>u_vga/columns_pxclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.582</twLogDel><twRouteDel>2.576</twRouteDel><twTotDel>9.158</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="86"><twUnconstPath anchorID="87" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.069</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_0</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.176</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.068</twTotPathDel><twClkSkew dest = "0.136" src = "0.137">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_0</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u_vga/columns_pxclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.647</twLogDel><twRouteDel>2.421</twRouteDel><twTotDel>9.068</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.3</twPctLog><twPctRoute>26.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="88"><twUnconstPath anchorID="89" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.980</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_1</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.087</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.979</twTotPathDel><twClkSkew dest = "0.136" src = "0.137">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_1</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.587</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>8.979</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.958</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_6</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.066</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_6</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.647</twLogDel><twRouteDel>2.311</twRouteDel><twTotDel>8.958</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.922</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twDel>8.030</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.922</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P7</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.344</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y52.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;7&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;7&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_7</twBEL></twPathDel><twLogDel>6.587</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>8.922</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/blio/in1_reg_5 (SLICE_X66Y54.F3), 16 paths
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.148</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_2</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twDel>8.256</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_vga/columns_pxclk_2</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp><twBEL>u_vga/columns_pxclk_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>u_vga/columns_pxclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P13</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;5&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twBEL></twPathDel><twLogDel>6.236</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>9.148</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.059</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_0</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twDel>8.166</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.058</twTotPathDel><twClkSkew dest = "0.136" src = "0.137">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_vga/columns_pxclk_0</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u_vga/columns_pxclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P13</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;5&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twBEL></twPathDel><twLogDel>6.301</twLogDel><twRouteDel>2.757</twRouteDel><twTotDel>9.058</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.970</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_1</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twDel>8.077</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.969</twTotPathDel><twClkSkew dest = "0.136" src = "0.137">0.001</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_vga/columns_pxclk_1</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P13</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;5&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twBEL></twPathDel><twLogDel>6.241</twLogDel><twRouteDel>2.728</twRouteDel><twTotDel>8.969</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.948</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_6</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twDel>8.056</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_6</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P13</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;5&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twBEL></twPathDel><twLogDel>6.301</twLogDel><twRouteDel>2.647</twRouteDel><twTotDel>8.948</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.912</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_7</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twDel>8.020</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.912</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_7</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_7</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P13</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;5&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;5&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_5</twBEL></twPathDel><twLogDel>6.241</twLogDel><twRouteDel>2.671</twRouteDel><twTotDel>8.912</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_dotaddr/u_mult/blio/in1_reg_3 (SLICE_X64Y50.F2), 11 paths
</twPathRptBanner><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.135</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_2</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twDel>8.243</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.135</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_2</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp><twBEL>u_vga/columns_pxclk_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.912</twDelInfo><twComp>u_vga/columns_pxclk&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P3</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/result&lt;11&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;3&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twBEL></twPathDel><twLogDel>5.840</twLogDel><twRouteDel>3.295</twRouteDel><twTotDel>9.135</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.045</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_0</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twDel>8.153</twDel><twSUTime>0.892</twSUTime><twTotPathDel>9.045</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_0</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_0</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.757</twDelInfo><twComp>u_vga/columns_pxclk&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P3</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/result&lt;11&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;3&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twBEL></twPathDel><twLogDel>5.905</twLogDel><twRouteDel>3.140</twRouteDel><twTotDel>9.045</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>65.3</twPctLog><twPctRoute>34.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="108"><twUnconstPath anchorID="109" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.956</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_1</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twDel>8.064</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.956</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_1</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X64Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp><twBEL>u_vga/columns_pxclk_1</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_vga/columns_pxclk&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P3</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/result&lt;11&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;3&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twBEL></twPathDel><twLogDel>5.845</twLogDel><twRouteDel>3.111</twRouteDel><twTotDel>8.956</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>65.3</twPctLog><twPctRoute>34.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.935</twTotDel><twSrc BELType="FF">u_vga/u_dotclock/vctr_6</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twDel>8.043</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/u_dotclock/vctr_6</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;7&gt;</twComp><twBEL>u_vga/u_dotclock/vctr_6</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>u_vga/u_dotclock/vctr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P3</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/result&lt;11&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;3&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twBEL></twPathDel><twLogDel>5.905</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>8.935</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.809</twTotDel><twSrc BELType="FF">u_vga/columns_pxclk_3</twSrc><twDest BELType="FF">u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twDel>7.917</twDel><twSUTime>0.892</twSUTime><twTotPathDel>8.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_vga/columns_pxclk_3</twSrc><twDest BELType='FF'>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X55Y39.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp><twBEL>u_vga/columns_pxclk_3</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>u_vga/columns_pxclk&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y6.P3</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">3.657</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twComp><twBEL>u_vga/u_dotaddr/u_mult/Mmult__mult0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/_mult0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/result&lt;11&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y50.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>N84</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>u_vga/u_dotaddr/u_mult/blio/in1_reg&lt;3&gt;</twComp><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_mux0000&lt;3&gt;</twBEL><twBEL>u_vga/u_dotaddr/u_mult/blio/in1_reg_3</twBEL></twPathDel><twLogDel>5.844</twLogDel><twRouteDel>2.965</twRouteDel><twTotDel>8.809</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="114" twConstType="OFFSETINCLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;CLK_108MHz&quot; </twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.662</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.SSRA), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twUnconstOffIn anchorID="116" twDataPathType="twDataPathMaxDelay"><twOff>5.662</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">2.682</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.759</twDelInfo><twComp>u_vga/u_charmap/N0</twComp><twBEL>u_vga/u_charmap/N01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.SSRA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.663</twDelInfo><twComp>u_vga/u_charmap/N0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tbrck</twDelType><twDelInfo twEdge="twFalling">0.705</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>3.190</twLogDel><twRouteDel>4.345</twRouteDel><twTotDel>7.535</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.701</twRouteDel><twTotDel>1.873</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_charmap/Mrom__varindex0000.A (RAMB16_X1Y7.ENA), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twUnconstOffIn anchorID="118" twDataPathType="twDataPathMaxDelay"><twOff>3.585</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="RAM">u_vga/u_charmap/Mrom__varindex0000.A</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.ENA</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling">2.962</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>u_vga/u_charmap/Mrom__varindex0000</twComp><twBEL>u_vga/u_charmap/Mrom__varindex0000.A</twBEL></twPathDel><twLogDel>2.496</twLogDel><twRouteDel>2.962</twRouteDel><twTotDel>5.458</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='RAM'>u_vga/u_charmap/Mrom__varindex0000.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y7.CLKA</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.701</twRouteDel><twTotDel>1.873</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/VGA_BLUE (SLICE_X64Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twUnconstOffIn anchorID="120" twDataPathType="twDataPathMaxDelay"><twOff>3.012</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_vga/VGA_BLUE</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling">2.267</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.910</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>2.267</twRouteDel><twTotDel>4.903</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.719</twRouteDel><twTotDel>1.891</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/VGA_VSYNC (F14.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twUnconstOffIn anchorID="122" twDataPathType="twDataPathMaxDelay"><twOff>1.641</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_vga/VGA_VSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_vga/VGA_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>F14.SR</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling">0.875</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>F14.OTCLK1</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twFalling">0.952</twDelInfo><twComp>VGA_VSYNC</twComp><twBEL>u_vga/VGA_VSYNC</twBEL></twPathDel><twLogDel>2.678</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_VSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F14.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.740</twRouteDel><twTotDel>1.912</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/VGA_HSYNC (F15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twUnconstOffIn anchorID="124" twDataPathType="twDataPathMaxDelay"><twOff>1.634</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">u_vga/VGA_HSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>u_vga/VGA_HSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>D18.PAD</twSrcSite><twPathDel><twSite>D18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.726</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>F15.SR</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling">0.868</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>F15.OTCLK1</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twFalling">0.952</twDelInfo><twComp>VGA_HSYNC</twComp><twBEL>u_vga/VGA_HSYNC</twBEL></twPathDel><twLogDel>2.678</twLogDel><twRouteDel>0.868</twRouteDel><twTotDel>3.546</twTotDel><twDestClk twEdge ="twRising">CLK_108MHz</twDestClk><twPctLog>75.5</twPctLog><twPctRoute>24.5</twPctRoute></twDataPath><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_HSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.014</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.446</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F15.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.828</twLogDel><twRouteDel>3.740</twRouteDel><twTotDel>1.912</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="125" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;CLK_108MHz&quot; </twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>8.178</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_BLUE (G15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twUnconstOffOut anchorID="127" twDataPathType="twDataPathMaxDelay"><twOff>8.178</twOff><twSrc BELType="FF">u_vga/VGA_BLUE</twSrc><twDest BELType="PAD">VGA_BLUE</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>3.356</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_vga/VGA_BLUE</twSrc><twDest BELType='PAD'>VGA_BLUE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twPathDel><twSite>G15.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_vga/VGA_BLUE</twComp></twPathDel><twPathDel><twSite>G15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>VGA_BLUE</twComp><twBEL>VGA_BLUE_OBUF</twBEL><twBEL>VGA_BLUE</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>4.822</twTotDel><twPctLog>81.4</twPctLog><twPctRoute>18.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_GREEN (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twUnconstOffOut anchorID="129" twDataPathType="twDataPathMaxDelay"><twOff>8.175</twOff><twSrc BELType="FF">u_vga/VGA_BLUE</twSrc><twDest BELType="PAD">VGA_GREEN</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>3.356</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_vga/VGA_BLUE</twSrc><twDest BELType='PAD'>VGA_GREEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twPathDel><twSite>H15.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>u_vga/VGA_BLUE</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>VGA_GREEN</twComp><twBEL>VGA_GREEN_OBUF</twBEL><twBEL>VGA_GREEN</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>0.895</twRouteDel><twTotDel>4.819</twTotDel><twPctLog>81.4</twPctLog><twPctRoute>18.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_RED (H14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twUnconstOffOut anchorID="131" twDataPathType="twDataPathMaxDelay"><twOff>7.932</twOff><twSrc BELType="FF">u_vga/VGA_BLUE</twSrc><twDest BELType="PAD">VGA_RED</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_BLUE</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>3.356</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>u_vga/VGA_BLUE</twSrc><twDest BELType='PAD'>VGA_RED</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>SLICE_X64Y63.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/VGA_BLUE</twComp><twBEL>u_vga/VGA_BLUE</twBEL></twPathDel><twPathDel><twSite>H14.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_vga/VGA_BLUE</twComp></twPathDel><twPathDel><twSite>H14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.272</twDelInfo><twComp>VGA_RED</twComp><twBEL>VGA_RED_OBUF</twBEL><twBEL>VGA_RED</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>0.652</twRouteDel><twTotDel>4.576</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_HSYNC (F15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twUnconstOffOut anchorID="133" twDataPathType="twDataPathMaxDelay"><twOff>6.581</twOff><twSrc BELType="FF">u_vga/VGA_HSYNC</twSrc><twDest BELType="PAD">VGA_HSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_HSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F15.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.664</twRouteDel><twTotDel>3.381</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>u_vga/VGA_HSYNC</twSrc><twDest BELType='PAD'>VGA_HSYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>F15.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>F15.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>VGA_HSYNC</twComp><twBEL>u_vga/VGA_HSYNC</twBEL><twBEL>VGA_HSYNC_OBUF</twBEL><twBEL>VGA_HSYNC</twBEL></twPathDel><twLogDel>3.200</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.200</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_VSYNC (F14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twUnconstOffOut anchorID="135" twDataPathType="twDataPathMaxDelay"><twOff>6.581</twOff><twSrc BELType="FF">u_vga/VGA_VSYNC</twSrc><twDest BELType="PAD">VGA_VSYNC</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="15"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/VGA_VSYNC</twDest><twLogLvls>4</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.659</twDelInfo><twComp>u_clockgen/DCM_SP_inst_0</twComp><twBEL>u_clockgen/DCM_SP_inst_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.293</twDelInfo><twComp>u_clockgen/CLK_180MHz</twComp></twPathDel><twPathDel><twSite>DCM_X0Y0.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.807</twDelInfo><twComp>u_clockgen/DCM_SP_inst_1</twComp><twBEL>u_clockgen/DCM_SP_inst_1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>CLK_108MHz1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_108MHz_BUFG</twComp><twBEL>CLK_108MHz_BUFG.GCLKMUX</twBEL><twBEL>CLK_108MHz_BUFG</twBEL></twPathDel><twPathDel><twSite>F14.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>CLK_108MHz</twComp></twPathDel><twLogDel>-1.283</twLogDel><twRouteDel>4.664</twRouteDel><twTotDel>3.381</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>u_vga/VGA_VSYNC</twSrc><twDest BELType='PAD'>VGA_VSYNC</twDest><twLogLvls>0</twLogLvls><twSrcSite>F14.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising">CLK_108MHz</twSrcClk><twPathDel><twSite>F14.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">3.200</twDelInfo><twComp>VGA_VSYNC</twComp><twBEL>u_vga/VGA_VSYNC</twBEL><twBEL>VGA_VSYNC_OBUF</twBEL><twBEL>VGA_VSYNC</twBEL></twPathDel><twLogDel>3.200</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.200</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="136" twConstType="DEFPATH" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">Default path analysis </twConstName><twItemCnt>322</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>322</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.424</twMaxDel><twMinPer>1.953</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/dummie (SLICE_X64Y85.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.424</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/dummie</twDest><twTotPathDel>3.424</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/dummie</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/in2_reg_7 (SLICE_X65Y85.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.424</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in2_reg_7</twDest><twTotPathDel>3.424</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in2_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/in2_reg_6 (SLICE_X65Y85.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twUnconstPath anchorID="142" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.424</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/in2_reg_6</twDest><twTotPathDel>3.424</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/in2_reg_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/result_6 (SLICE_X64Y84.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twUnconstPath anchorID="144" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.424</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/result_6</twDest><twTotPathDel>3.424</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/result_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_vga/u_daddr/blio/result_7 (SLICE_X65Y84.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twUnconstPath anchorID="146" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.424</twTotDel><twSrc BELType="PAD">CLK_50MHz</twSrc><twDest BELType="FF">u_vga/u_daddr/blio/result_7</twDest><twTotPathDel>3.424</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>CLK_50MHz</twSrc><twDest BELType='FF'>u_vga/u_daddr/blio/result_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>C9.PAD</twSrcSite><twPathDel><twSite>C9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>CLK_50MHz</twComp><twBEL>CLK_50MHz</twBEL><twBEL>CLK_50MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>CLK_50MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CLK_50MHz_IBUFG_BUFG</twComp><twBEL>CLK_50MHz_IBUFG_BUFG.GCLKMUX</twBEL><twBEL>CLK_50MHz_IBUFG_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>109</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>CLK_50MHz_IBUFG</twComp></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>3.424</twTotDel><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="147">0</twUnmetConstCnt><twDataSheet anchorID="148" twNameLen="15"><twSUH2ClkList anchorID="149" twDestWidth="7" twPhaseWidth="15"><twDest>CLK_50MHz</twDest><twSUH2Clk ><twSrc>UART_RX</twSrc><twSUHTime twInternalClk ="CLK_50MHz_IBUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.672</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="CLK_108MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="CLK_50MHz_IBUFG" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.983</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.150</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="150" twDestWidth="9" twPhaseWidth="10"><twSrc>CLK_50MHz</twSrc><twClk2Out  twOutPad = "VGA_BLUE" twMinTime = "5.890" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_GREEN" twMinTime = "5.887" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "8.175" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_HSYNC" twMinTime = "4.612" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_RED" twMinTime = "5.693" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "7.932" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "VGA_VSYNC" twMinTime = "4.612" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_108MHz" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="151" twDestWidth="9"><twDest>CLK_50MHz</twDest><twClk2SU><twSrc>CLK_50MHz</twSrc><twRiseRise>11.173</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="152"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8592</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2004</twConnCnt></twConstCov><twStats anchorID="153"><twMinPer>11.173</twMinPer><twFootnote number="1" /><twMaxFreq>89.501</twMaxFreq><twMaxCombDel>3.424</twMaxCombDel><twMinInBeforeClk>5.662</twMinInBeforeClk><twMaxOutBeforeClk>8.178</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 20 14:59:02 2012 </twTimestamp></twFoot><twClientInfo anchorID="154"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 278 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
