{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699849711223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699849711224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 23:28:31 2023 " "Processing started: Sun Nov 12 23:28:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699849711224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849711224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849711224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699849712607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699849712607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "qsys/RX/synthesis/RX.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849725977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849725977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849725991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849725991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849725999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849725999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/decision_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/decision_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decision_maker " "Found entity 1: decision_maker" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFE " "Found entity 1: DFE" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "qsys/channel/synthesis/channel.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/channel_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel " "Found entity 1: ISI_channel" {  } { { "qsys/channel/synthesis/submodules/channel_model.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/channel_model.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs.v(13) " "Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699849726092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31 " "Found entity 1: prbs31" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_onchip_memory2_0 " "Found entity 1: TX_onchip_memory2_0" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/gray_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_encode " "Found entity 1: grey_encode" {  } { { "qsys/TX/synthesis/submodules/gray_encoder.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/pam_4_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_encode " "Found entity 1: pam_4_encode" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_sys.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerDes_Sys " "Found entity 1: SerDes_Sys" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ips/pll.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "rtl/Tx_sim/hexDisplay.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/Tx_sim/hexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerDes_Sys " "Elaborating entity \"SerDes_Sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699849726210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:G100MHz " "Elaborating entity \"pll\" for hierarchy \"pll:G100MHz\"" {  } { { "rtl/SerDes_Sys.sv" "G100MHz" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:G100MHz\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\"" {  } { { "ips/pll.v" "pll_inst" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "altera_pll_i" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726277 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1699849726286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726300 ""}  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699849726300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:transmitter " "Elaborating entity \"TX\" for hierarchy \"TX:transmitter\"" {  } { { "rtl/SerDes_Sys.sv" "transmitter" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_encode TX:transmitter\|pam_4_encode:pam_encoder_0 " "Elaborating entity \"pam_4_encode\" for hierarchy \"TX:transmitter\|pam_4_encode:pam_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "pam_encoder_0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(17) " "Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726309 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(18) " "Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726309 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_encode TX:transmitter\|grey_encode:gray_encoder_0 " "Elaborating entity \"grey_encode\" for hierarchy \"TX:transmitter\|grey_encode:gray_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "gray_encoder_0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_onchip_memory2_0 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TX_onchip_memory2_0\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/TX/synthesis/TX.v" "onchip_memory2_0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TX_onchip_memory2_0.hex " "Parameter \"init_file\" = \"TX_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699849726419 ""}  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699849726419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rm1 " "Found entity 1: altsyncram_2rm1" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849726471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849726471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rm1 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated " "Elaborating entity \"altsyncram_2rm1\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs31 TX:transmitter\|prbs31:prbs_0 " "Elaborating entity \"prbs31\" for hierarchy \"TX:transmitter\|prbs31:prbs_0\"" {  } { { "qsys/TX/synthesis/TX.v" "prbs_0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(8) " "Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726541 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(15) " "Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726542 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TX:transmitter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\"" {  } { { "qsys/TX/synthesis/TX.v" "rst_controller" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:channel_model " "Elaborating entity \"channel\" for hierarchy \"channel:channel_model\"" {  } { { "rtl/SerDes_Sys.sv" "channel_model" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISI_channel channel:channel_model\|ISI_channel:channel_module_0 " "Elaborating entity \"ISI_channel\" for hierarchy \"channel:channel_model\|ISI_channel:channel_module_0\"" {  } { { "qsys/channel/synthesis/channel.v" "channel_module_0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller channel:channel_model\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\"" {  } { { "qsys/channel/synthesis/channel.v" "rst_controller" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:receiver " "Elaborating entity \"RX\" for hierarchy \"RX:receiver\"" {  } { { "rtl/SerDes_Sys.sv" "receiver" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFE RX:receiver\|DFE:dfe_0 " "Elaborating entity \"DFE\" for hierarchy \"RX:receiver\|DFE:dfe_0\"" {  } { { "qsys/RX/synthesis/RX.v" "dfe_0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "division dfe.sv(25) " "Verilog HDL or VHDL warning at dfe.sv(25): object \"division\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699849726598 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dfe.sv(51) " "Verilog HDL assignment warning at dfe.sv(51): truncated value with size 16 to match size of target (8)" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726599 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision_maker RX:receiver\|DFE:dfe_0\|decision_maker:DM " "Elaborating entity \"decision_maker\" for hierarchy \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "DM" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_value decision_maker.sv(15) " "Verilog HDL or VHDL warning at decision_maker.sv(15): object \"best_value\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_difference decision_maker.sv(16) " "Verilog HDL or VHDL warning at decision_maker.sv(16): object \"best_difference\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(22) " "Verilog HDL assignment warning at decision_maker.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(23) " "Verilog HDL assignment warning at decision_maker.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(24) " "Verilog HDL assignment warning at decision_maker.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(25) " "Verilog HDL assignment warning at decision_maker.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(28) " "Verilog HDL assignment warning at decision_maker.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699849726606 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RX:receiver\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\"" {  } { { "qsys/RX/synthesis/RX.v" "rst_controller" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:display " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:display\"" {  } { { "rtl/SerDes_Sys.sv" "display" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849726634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_5tp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_5tp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_5tp " "Found entity 1: sld_ela_trigger_5tp" {  } { { "db/sld_ela_trigger_5tp.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_5tp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849727975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849727975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_serdes_sys_channel_rx_verification_1_eef3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_channel_rx_verification_1_eef3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SerDes_Sys_channel_rx_verification_1_eef3 " "Found entity 1: sld_reserved_SerDes_Sys_channel_rx_verification_1_eef3" {  } { { "db/sld_reserved_serdes_sys_channel_rx_verification_1_eef3.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_channel_rx_verification_1_eef3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849728100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849728100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib84 " "Found entity 1: altsyncram_ib84" {  } { { "db/altsyncram_ib84.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_ib84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849728924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849728924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849729582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849729582 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "channel_rx_verification " "Analysis and Synthesis generated Signal Tap or debug node instance \"channel_rx_verification\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699849729916 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699849730087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.12.23:28:52 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl " "2023.11.12.23:28:52 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849732480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849734174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849734251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849736092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849736160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849736224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849736301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849736306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849736306 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699849736997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe3d027/alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849737158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849737210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849737225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849737261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737323 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849737323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699849737362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849737362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[15\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[15\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[15\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[15\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[15\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[15\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[15\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[15\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[15\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[14\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[14\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[14\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[14\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[14\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[14\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[14\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[14\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[14\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[13\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[13\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[13\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[13\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[13\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[13\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[13\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[13\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[13\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[12\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[12\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[12\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[12\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[12\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[12\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[12\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[12\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[12\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[11\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[11\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[11\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[11\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[11\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[11\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[11\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[11\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[11\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[10\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[10\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[10\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[10\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[10\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[10\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[10\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[10\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[10\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[9\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[9\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[9\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[9\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[9\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[9\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[9\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[9\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[9\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[8\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[8\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[8\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[8\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[8\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[8\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[8\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[8\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[8\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[7\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[7\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[7\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[7\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[7\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[7\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[7\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[7\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[7\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[6\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[6\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[6\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[6\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[6\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[6\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[6\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[6\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[6\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[5\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[5\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[5\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[5\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[5\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[5\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[5\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[5\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[5\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[4\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[4\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[4\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[4\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[4\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[4\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[4\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[4\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[4\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[3\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[3\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[3\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[3\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[3\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[3\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[3\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[3\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[3\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[2\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[2\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[2\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[2\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[2\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[2\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[2\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[2\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[2\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[1\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[1\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[1\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[1\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[1\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[1\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[1\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[1\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[1\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[0\] RX:receiver\|DFE:dfe_0\|ShiftRight0 " "Net \"RX:receiver\|DFE:dfe_0\|feedback_value\[0\]\", which fans out to \"RX:receiver\|DFE:dfe_0\|ShiftRight0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[0\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\|feedback_value\[0\]\"" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "feedback_value\[0\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RX:receiver\|DFE:dfe_0\|feedback_value\[0\] " "Net is fed by \"RX:receiver\|DFE:dfe_0\|feedback_value\[0\]\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[0\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699849737896 ""}  } { { "qsys/RX/synthesis/submodules/dfe.sv" "feedback_value\[0\]" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 38 -1 0 } } { "qsys/RX/synthesis/submodules/dfe.sv" "ShiftRight0" { Text "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699849737896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699849737898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg " "Generated suppressed messages file C:/ECE496_FPGA/FPGA_demo_branch/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849738113 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 48 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 48 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699849739218 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 12 23:28:59 2023 " "Processing ended: Sun Nov 12 23:28:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699849739218 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699849739218 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699849739218 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849739218 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 50 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 50 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699849739936 ""}
