// Seed: 3701699022
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout tri id_1;
  assign module_1.id_3 = 0;
  assign id_1 = id_1 ^ -1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3,
    output wand id_4,
    output tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    output wand id_8,
    input tri id_9,
    output tri0 id_10
);
  parameter id_12 = -1;
  nor primCall (id_5, id_12, id_7, id_9, id_13, id_3);
  logic id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  always @(posedge id_7 == (id_12)) begin : LABEL_0
    id_6 <= id_9;
  end
endmodule
