// Seed: 1490421631
module module_0 (
    input wire id_0,
    input tri  id_1
);
  tri id_3;
  assign id_3 = id_3 == 1'h0;
  always @(negedge 1 < 1) id_3 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    output wire id_3,
    input wire id_4,
    output wor id_5,
    input supply1 module_2
    , id_13,
    output supply0 id_7,
    output tri id_8,
    input wand id_9,
    output tri id_10,
    output uwire id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
