

================================================================
== Vitis HLS Report for 'forward_layer_4_2_Pipeline_ACCUM_O'
================================================================
* Date:           Fri Nov 14 06:16:27 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.372 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       41|       41|  0.205 us|  0.205 us|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ACCUM_O  |       39|       39|        39|          1|          1|     2|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [./components.h:53]   --->   Operation 42 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%b3_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3_3"   --->   Operation 43 'read' 'b3_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_33"   --->   Operation 44 'read' 'tmp_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_34"   --->   Operation 45 'read' 'tmp_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%b2_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2_3"   --->   Operation 46 'read' 'b2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_31"   --->   Operation 47 'read' 'tmp_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_32"   --->   Operation 48 'read' 'tmp_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%b1_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1_3"   --->   Operation 49 'read' 'b1_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_29"   --->   Operation 50 'read' 'tmp_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_30"   --->   Operation 51 'read' 'tmp_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%b0_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0_3"   --->   Operation 52 'read' 'b0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_27"   --->   Operation 53 'read' 'tmp_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_28"   --->   Operation 54 'read' 'tmp_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%b3_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3_2"   --->   Operation 55 'read' 'b3_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_25"   --->   Operation 56 'read' 'tmp_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_26"   --->   Operation 57 'read' 'tmp_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%b2_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2_2"   --->   Operation 58 'read' 'b2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_23"   --->   Operation 59 'read' 'tmp_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_24"   --->   Operation 60 'read' 'tmp_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b1_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1_2"   --->   Operation 61 'read' 'b1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_21"   --->   Operation 62 'read' 'tmp_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_22"   --->   Operation 63 'read' 'tmp_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%b0_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0_2"   --->   Operation 64 'read' 'b0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_19"   --->   Operation 65 'read' 'tmp_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_20"   --->   Operation 66 'read' 'tmp_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%b3_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3_1"   --->   Operation 67 'read' 'b3_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_17"   --->   Operation 68 'read' 'tmp_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_18"   --->   Operation 69 'read' 'tmp_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%b2_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2_1"   --->   Operation 70 'read' 'b2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_15"   --->   Operation 71 'read' 'tmp_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_16"   --->   Operation 72 'read' 'tmp_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%b1_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1_1"   --->   Operation 73 'read' 'b1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_13"   --->   Operation 74 'read' 'tmp_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_14"   --->   Operation 75 'read' 'tmp_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%b0_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0_1"   --->   Operation 76 'read' 'b0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_11"   --->   Operation 77 'read' 'tmp_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_12"   --->   Operation 78 'read' 'tmp_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%b3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3"   --->   Operation 79 'read' 'b3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_7"   --->   Operation 80 'read' 'tmp_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_10"   --->   Operation 81 'read' 'tmp_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%b2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2"   --->   Operation 82 'read' 'b2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_3"   --->   Operation 83 'read' 'tmp_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_5"   --->   Operation 84 'read' 'tmp_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%b1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1"   --->   Operation 85 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_s"   --->   Operation 86 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_1"   --->   Operation 87 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%b0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0"   --->   Operation 88 'read' 'b0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_8"   --->   Operation 89 'read' 'tmp_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_9"   --->   Operation 90 'read' 'tmp_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 91 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_12"   --->   Operation 92 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_11"   --->   Operation 93 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_10"   --->   Operation 94 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%k_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k_3"   --->   Operation 95 'read' 'k_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%k_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k_2"   --->   Operation 96 'read' 'k_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%k_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k_1"   --->   Operation 97 'read' 'k_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 98 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln53 = store i2 0, i2 %o" [./components.h:53]   --->   Operation 99 'store' 'store_ln53' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ACCUM_I"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%o_1 = load i2 %o" [./components.h:53]   --->   Operation 101 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.43ns)   --->   "%icmp_ln53 = icmp_eq  i2 %o_1, i2 2" [./components.h:53]   --->   Operation 102 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.43ns)   --->   "%add_ln53 = add i2 %o_1, i2 1" [./components.h:53]   --->   Operation 103 'add' 'add_ln53' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %ACCUM_I.split, void %for.end92.exitStub" [./components.h:53]   --->   Operation 104 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.43ns)   --->   "%icmp_ln65 = icmp_eq  i2 %o_1, i2 0" [./components.h:65]   --->   Operation 105 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.43ns)   --->   "%icmp_ln75 = icmp_eq  i2 %o_1, i2 1" [./components.h:75]   --->   Operation 106 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln53)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.22ns)   --->   "%select_ln75 = select i1 %icmp_ln75, i32 %tmp_9_read, i32 %tmp_8_read" [./components.h:75]   --->   Operation 107 'select' 'select_ln75' <Predicate = (!icmp_ln53)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [4/4] (2.32ns)   --->   "%mul = fmul i32 %select_ln75, i32 %b0_read" [./components.h:75]   --->   Operation 108 'fmul' 'mul' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.22ns)   --->   "%select_ln75_1 = select i1 %icmp_ln75, i32 %tmp_1_read, i32 %tmp_read" [./components.h:75]   --->   Operation 109 'select' 'select_ln75_1' <Predicate = (!icmp_ln53)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %select_ln75_1, i32 %b1_read" [./components.h:75]   --->   Operation 110 'fmul' 'mul1' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %arrayidx894.case.1, void %arrayidx894.case.0" [./components.h:65]   --->   Operation 111 'br' 'br_ln65' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0" [./components.h:65]   --->   Operation 112 'store' 'store_ln65' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_1_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1" [./components.h:65]   --->   Operation 113 'store' 'store_ln65' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_2_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2" [./components.h:65]   --->   Operation 114 'store' 'store_ln65' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_3_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3" [./components.h:65]   --->   Operation 115 'store' 'store_ln65' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp_6, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0" [./components.h:66]   --->   Operation 116 'store' 'store_ln66' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp_4, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1" [./components.h:66]   --->   Operation 117 'store' 'store_ln66' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2" [./components.h:66]   --->   Operation 118 'store' 'store_ln66' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3" [./components.h:66]   --->   Operation 119 'store' 'store_ln66' <Predicate = (!icmp_ln53 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0" [./components.h:65]   --->   Operation 120 'store' 'store_ln65' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_1_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1" [./components.h:65]   --->   Operation 121 'store' 'store_ln65' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_2_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2" [./components.h:65]   --->   Operation 122 'store' 'store_ln65' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k_3_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3" [./components.h:65]   --->   Operation 123 'store' 'store_ln65' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp_6, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0" [./components.h:66]   --->   Operation 124 'store' 'store_ln66' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp_4, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1" [./components.h:66]   --->   Operation 125 'store' 'store_ln66' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2" [./components.h:66]   --->   Operation 126 'store' 'store_ln66' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %tmp, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3" [./components.h:66]   --->   Operation 127 'store' 'store_ln66' <Predicate = (!icmp_ln53 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln53 = store i2 %add_ln53, i2 %o" [./components.h:53]   --->   Operation 128 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln53 = br void %ACCUM_I" [./components.h:53]   --->   Operation 129 'br' 'br_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 130 [3/4] (2.32ns)   --->   "%mul = fmul i32 %select_ln75, i32 %b0_read" [./components.h:75]   --->   Operation 130 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %select_ln75_1, i32 %b1_read" [./components.h:75]   --->   Operation 131 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 132 [2/4] (2.32ns)   --->   "%mul = fmul i32 %select_ln75, i32 %b0_read" [./components.h:75]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %select_ln75_1, i32 %b1_read" [./components.h:75]   --->   Operation 133 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 134 [1/4] (2.32ns)   --->   "%mul = fmul i32 %select_ln75, i32 %b0_read" [./components.h:75]   --->   Operation 134 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %select_ln75_1, i32 %b1_read" [./components.h:75]   --->   Operation 135 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 136 [5/5] (2.97ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [./components.h:75]   --->   Operation 136 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 137 [4/5] (2.97ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [./components.h:75]   --->   Operation 137 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.22ns)   --->   "%select_ln75_2 = select i1 %icmp_ln75, i32 %tmp_5_read, i32 %tmp_3_read" [./components.h:75]   --->   Operation 138 'select' 'select_ln75_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %select_ln75_2, i32 %b2_read" [./components.h:75]   --->   Operation 139 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.22ns)   --->   "%select_ln75_4 = select i1 %icmp_ln75, i32 %tmp_12_read, i32 %tmp_11_read" [./components.h:75]   --->   Operation 140 'select' 'select_ln75_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [4/4] (2.32ns)   --->   "%mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read" [./components.h:75]   --->   Operation 141 'fmul' 'mul41_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.22ns)   --->   "%select_ln75_5 = select i1 %icmp_ln75, i32 %tmp_14_read, i32 %tmp_13_read" [./components.h:75]   --->   Operation 142 'select' 'select_ln75_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [4/4] (2.32ns)   --->   "%mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read" [./components.h:75]   --->   Operation 143 'fmul' 'mul50_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 144 [3/5] (2.97ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [./components.h:75]   --->   Operation 144 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %select_ln75_2, i32 %b2_read" [./components.h:75]   --->   Operation 145 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [3/4] (2.32ns)   --->   "%mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read" [./components.h:75]   --->   Operation 146 'fmul' 'mul41_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [3/4] (2.32ns)   --->   "%mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read" [./components.h:75]   --->   Operation 147 'fmul' 'mul50_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 148 [2/5] (2.97ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [./components.h:75]   --->   Operation 148 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %select_ln75_2, i32 %b2_read" [./components.h:75]   --->   Operation 149 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [2/4] (2.32ns)   --->   "%mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read" [./components.h:75]   --->   Operation 150 'fmul' 'mul41_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [2/4] (2.32ns)   --->   "%mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read" [./components.h:75]   --->   Operation 151 'fmul' 'mul50_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 152 [1/5] (2.97ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [./components.h:75]   --->   Operation 152 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %select_ln75_2, i32 %b2_read" [./components.h:75]   --->   Operation 153 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/4] (2.32ns)   --->   "%mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read" [./components.h:75]   --->   Operation 154 'fmul' 'mul41_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/4] (2.32ns)   --->   "%mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read" [./components.h:75]   --->   Operation 155 'fmul' 'mul50_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 156 [5/5] (2.97ns)   --->   "%add1 = fadd i32 %add, i32 %mul2" [./components.h:75]   --->   Operation 156 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [5/5] (2.97ns)   --->   "%add51_1 = fadd i32 %mul41_1, i32 %mul50_1" [./components.h:75]   --->   Operation 157 'fadd' 'add51_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 158 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %add, i32 %mul2" [./components.h:75]   --->   Operation 158 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.22ns)   --->   "%select_ln75_3 = select i1 %icmp_ln75, i32 %tmp_10_read, i32 %tmp_7_read" [./components.h:75]   --->   Operation 159 'select' 'select_ln75_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 160 [4/4] (2.32ns)   --->   "%mul3 = fmul i32 %select_ln75_3, i32 %b3_read" [./components.h:75]   --->   Operation 160 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [4/5] (2.97ns)   --->   "%add51_1 = fadd i32 %mul41_1, i32 %mul50_1" [./components.h:75]   --->   Operation 161 'fadd' 'add51_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.22ns)   --->   "%select_ln75_6 = select i1 %icmp_ln75, i32 %tmp_16_read, i32 %tmp_15_read" [./components.h:75]   --->   Operation 162 'select' 'select_ln75_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 163 [4/4] (2.32ns)   --->   "%mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read" [./components.h:75]   --->   Operation 163 'fmul' 'mul60_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.22ns)   --->   "%select_ln75_8 = select i1 %icmp_ln75, i32 %tmp_20_read, i32 %tmp_19_read" [./components.h:75]   --->   Operation 164 'select' 'select_ln75_8' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 165 [4/4] (2.32ns)   --->   "%mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read" [./components.h:75]   --->   Operation 165 'fmul' 'mul41_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.22ns)   --->   "%select_ln75_9 = select i1 %icmp_ln75, i32 %tmp_22_read, i32 %tmp_21_read" [./components.h:75]   --->   Operation 166 'select' 'select_ln75_9' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [4/4] (2.32ns)   --->   "%mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read" [./components.h:75]   --->   Operation 167 'fmul' 'mul50_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 168 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %add, i32 %mul2" [./components.h:75]   --->   Operation 168 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [3/4] (2.32ns)   --->   "%mul3 = fmul i32 %select_ln75_3, i32 %b3_read" [./components.h:75]   --->   Operation 169 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [3/5] (2.97ns)   --->   "%add51_1 = fadd i32 %mul41_1, i32 %mul50_1" [./components.h:75]   --->   Operation 170 'fadd' 'add51_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [3/4] (2.32ns)   --->   "%mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read" [./components.h:75]   --->   Operation 171 'fmul' 'mul60_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [3/4] (2.32ns)   --->   "%mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read" [./components.h:75]   --->   Operation 172 'fmul' 'mul41_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [3/4] (2.32ns)   --->   "%mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read" [./components.h:75]   --->   Operation 173 'fmul' 'mul50_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 174 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %add, i32 %mul2" [./components.h:75]   --->   Operation 174 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [2/4] (2.32ns)   --->   "%mul3 = fmul i32 %select_ln75_3, i32 %b3_read" [./components.h:75]   --->   Operation 175 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [2/5] (2.97ns)   --->   "%add51_1 = fadd i32 %mul41_1, i32 %mul50_1" [./components.h:75]   --->   Operation 176 'fadd' 'add51_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [2/4] (2.32ns)   --->   "%mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read" [./components.h:75]   --->   Operation 177 'fmul' 'mul60_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [2/4] (2.32ns)   --->   "%mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read" [./components.h:75]   --->   Operation 178 'fmul' 'mul41_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [2/4] (2.32ns)   --->   "%mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read" [./components.h:75]   --->   Operation 179 'fmul' 'mul50_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 180 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %add, i32 %mul2" [./components.h:75]   --->   Operation 180 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/4] (2.32ns)   --->   "%mul3 = fmul i32 %select_ln75_3, i32 %b3_read" [./components.h:75]   --->   Operation 181 'fmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/5] (2.97ns)   --->   "%add51_1 = fadd i32 %mul41_1, i32 %mul50_1" [./components.h:75]   --->   Operation 182 'fadd' 'add51_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/4] (2.32ns)   --->   "%mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read" [./components.h:75]   --->   Operation 183 'fmul' 'mul60_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/4] (2.32ns)   --->   "%mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read" [./components.h:75]   --->   Operation 184 'fmul' 'mul41_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/4] (2.32ns)   --->   "%mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read" [./components.h:75]   --->   Operation 185 'fmul' 'mul50_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 186 [5/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul3" [./components.h:75]   --->   Operation 186 'fadd' 'add2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [5/5] (2.97ns)   --->   "%add61_1 = fadd i32 %add51_1, i32 %mul60_1" [./components.h:75]   --->   Operation 187 'fadd' 'add61_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [5/5] (2.97ns)   --->   "%add51_2 = fadd i32 %mul41_2, i32 %mul50_2" [./components.h:75]   --->   Operation 188 'fadd' 'add51_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 189 [4/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul3" [./components.h:75]   --->   Operation 189 'fadd' 'add2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [4/5] (2.97ns)   --->   "%add61_1 = fadd i32 %add51_1, i32 %mul60_1" [./components.h:75]   --->   Operation 190 'fadd' 'add61_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.22ns)   --->   "%select_ln75_7 = select i1 %icmp_ln75, i32 %tmp_18_read, i32 %tmp_17_read" [./components.h:75]   --->   Operation 191 'select' 'select_ln75_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 192 [4/4] (2.32ns)   --->   "%mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read" [./components.h:75]   --->   Operation 192 'fmul' 'mul70_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [4/5] (2.97ns)   --->   "%add51_2 = fadd i32 %mul41_2, i32 %mul50_2" [./components.h:75]   --->   Operation 193 'fadd' 'add51_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (0.22ns)   --->   "%select_ln75_10 = select i1 %icmp_ln75, i32 %tmp_24_read, i32 %tmp_23_read" [./components.h:75]   --->   Operation 194 'select' 'select_ln75_10' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 195 [4/4] (2.32ns)   --->   "%mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read" [./components.h:75]   --->   Operation 195 'fmul' 'mul60_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.22ns)   --->   "%select_ln75_12 = select i1 %icmp_ln75, i32 %tmp_28_read, i32 %tmp_27_read" [./components.h:75]   --->   Operation 196 'select' 'select_ln75_12' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 197 [4/4] (2.32ns)   --->   "%mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read" [./components.h:75]   --->   Operation 197 'fmul' 'mul41_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.22ns)   --->   "%select_ln75_13 = select i1 %icmp_ln75, i32 %tmp_30_read, i32 %tmp_29_read" [./components.h:75]   --->   Operation 198 'select' 'select_ln75_13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 199 [4/4] (2.32ns)   --->   "%mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read" [./components.h:75]   --->   Operation 199 'fmul' 'mul50_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 200 [3/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul3" [./components.h:75]   --->   Operation 200 'fadd' 'add2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [3/5] (2.97ns)   --->   "%add61_1 = fadd i32 %add51_1, i32 %mul60_1" [./components.h:75]   --->   Operation 201 'fadd' 'add61_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [3/4] (2.32ns)   --->   "%mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read" [./components.h:75]   --->   Operation 202 'fmul' 'mul70_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [3/5] (2.97ns)   --->   "%add51_2 = fadd i32 %mul41_2, i32 %mul50_2" [./components.h:75]   --->   Operation 203 'fadd' 'add51_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [3/4] (2.32ns)   --->   "%mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read" [./components.h:75]   --->   Operation 204 'fmul' 'mul60_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [3/4] (2.32ns)   --->   "%mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read" [./components.h:75]   --->   Operation 205 'fmul' 'mul41_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [3/4] (2.32ns)   --->   "%mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read" [./components.h:75]   --->   Operation 206 'fmul' 'mul50_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 207 [2/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul3" [./components.h:75]   --->   Operation 207 'fadd' 'add2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [2/5] (2.97ns)   --->   "%add61_1 = fadd i32 %add51_1, i32 %mul60_1" [./components.h:75]   --->   Operation 208 'fadd' 'add61_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [2/4] (2.32ns)   --->   "%mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read" [./components.h:75]   --->   Operation 209 'fmul' 'mul70_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [2/5] (2.97ns)   --->   "%add51_2 = fadd i32 %mul41_2, i32 %mul50_2" [./components.h:75]   --->   Operation 210 'fadd' 'add51_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [2/4] (2.32ns)   --->   "%mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read" [./components.h:75]   --->   Operation 211 'fmul' 'mul60_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [2/4] (2.32ns)   --->   "%mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read" [./components.h:75]   --->   Operation 212 'fmul' 'mul41_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [2/4] (2.32ns)   --->   "%mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read" [./components.h:75]   --->   Operation 213 'fmul' 'mul50_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 214 [1/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul3" [./components.h:75]   --->   Operation 214 'fadd' 'add2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/5] (2.97ns)   --->   "%add61_1 = fadd i32 %add51_1, i32 %mul60_1" [./components.h:75]   --->   Operation 215 'fadd' 'add61_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/4] (2.32ns)   --->   "%mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read" [./components.h:75]   --->   Operation 216 'fmul' 'mul70_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [1/5] (2.97ns)   --->   "%add51_2 = fadd i32 %mul41_2, i32 %mul50_2" [./components.h:75]   --->   Operation 217 'fadd' 'add51_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [1/4] (2.32ns)   --->   "%mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read" [./components.h:75]   --->   Operation 218 'fmul' 'mul60_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [1/4] (2.32ns)   --->   "%mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read" [./components.h:75]   --->   Operation 219 'fmul' 'mul41_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/4] (2.32ns)   --->   "%mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read" [./components.h:75]   --->   Operation 220 'fmul' 'mul50_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 221 [5/5] (2.97ns)   --->   "%add71_1 = fadd i32 %add61_1, i32 %mul70_1" [./components.h:75]   --->   Operation 221 'fadd' 'add71_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [5/5] (2.97ns)   --->   "%add61_2 = fadd i32 %add51_2, i32 %mul60_2" [./components.h:75]   --->   Operation 222 'fadd' 'add61_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [5/5] (2.97ns)   --->   "%add51_3 = fadd i32 %mul41_3, i32 %mul50_3" [./components.h:75]   --->   Operation 223 'fadd' 'add51_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [5/5] (2.97ns)   --->   "%o_sum = fadd i32 %add2, i32 0" [./components.h:81]   --->   Operation 224 'fadd' 'o_sum' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 225 [4/5] (2.97ns)   --->   "%add71_1 = fadd i32 %add61_1, i32 %mul70_1" [./components.h:75]   --->   Operation 225 'fadd' 'add71_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [4/5] (2.97ns)   --->   "%add61_2 = fadd i32 %add51_2, i32 %mul60_2" [./components.h:75]   --->   Operation 226 'fadd' 'add61_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [1/1] (0.22ns)   --->   "%select_ln75_11 = select i1 %icmp_ln75, i32 %tmp_26_read, i32 %tmp_25_read" [./components.h:75]   --->   Operation 227 'select' 'select_ln75_11' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 228 [4/4] (2.32ns)   --->   "%mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read" [./components.h:75]   --->   Operation 228 'fmul' 'mul70_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [4/5] (2.97ns)   --->   "%add51_3 = fadd i32 %mul41_3, i32 %mul50_3" [./components.h:75]   --->   Operation 229 'fadd' 'add51_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.22ns)   --->   "%select_ln75_14 = select i1 %icmp_ln75, i32 %tmp_32_read, i32 %tmp_31_read" [./components.h:75]   --->   Operation 230 'select' 'select_ln75_14' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 231 [4/4] (2.32ns)   --->   "%mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read" [./components.h:75]   --->   Operation 231 'fmul' 'mul60_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [4/5] (2.97ns)   --->   "%o_sum = fadd i32 %add2, i32 0" [./components.h:81]   --->   Operation 232 'fadd' 'o_sum' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 233 [3/5] (2.97ns)   --->   "%add71_1 = fadd i32 %add61_1, i32 %mul70_1" [./components.h:75]   --->   Operation 233 'fadd' 'add71_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [3/5] (2.97ns)   --->   "%add61_2 = fadd i32 %add51_2, i32 %mul60_2" [./components.h:75]   --->   Operation 234 'fadd' 'add61_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [3/4] (2.32ns)   --->   "%mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read" [./components.h:75]   --->   Operation 235 'fmul' 'mul70_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 236 [3/5] (2.97ns)   --->   "%add51_3 = fadd i32 %mul41_3, i32 %mul50_3" [./components.h:75]   --->   Operation 236 'fadd' 'add51_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [3/4] (2.32ns)   --->   "%mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read" [./components.h:75]   --->   Operation 237 'fmul' 'mul60_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [3/5] (2.97ns)   --->   "%o_sum = fadd i32 %add2, i32 0" [./components.h:81]   --->   Operation 238 'fadd' 'o_sum' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 239 [2/5] (2.97ns)   --->   "%add71_1 = fadd i32 %add61_1, i32 %mul70_1" [./components.h:75]   --->   Operation 239 'fadd' 'add71_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [2/5] (2.97ns)   --->   "%add61_2 = fadd i32 %add51_2, i32 %mul60_2" [./components.h:75]   --->   Operation 240 'fadd' 'add61_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [2/4] (2.32ns)   --->   "%mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read" [./components.h:75]   --->   Operation 241 'fmul' 'mul70_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [2/5] (2.97ns)   --->   "%add51_3 = fadd i32 %mul41_3, i32 %mul50_3" [./components.h:75]   --->   Operation 242 'fadd' 'add51_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [2/4] (2.32ns)   --->   "%mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read" [./components.h:75]   --->   Operation 243 'fmul' 'mul60_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [2/5] (2.97ns)   --->   "%o_sum = fadd i32 %add2, i32 0" [./components.h:81]   --->   Operation 244 'fadd' 'o_sum' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 245 [1/5] (2.97ns)   --->   "%add71_1 = fadd i32 %add61_1, i32 %mul70_1" [./components.h:75]   --->   Operation 245 'fadd' 'add71_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/5] (2.97ns)   --->   "%add61_2 = fadd i32 %add51_2, i32 %mul60_2" [./components.h:75]   --->   Operation 246 'fadd' 'add61_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [1/4] (2.32ns)   --->   "%mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read" [./components.h:75]   --->   Operation 247 'fmul' 'mul70_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/5] (2.97ns)   --->   "%add51_3 = fadd i32 %mul41_3, i32 %mul50_3" [./components.h:75]   --->   Operation 248 'fadd' 'add51_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/4] (2.32ns)   --->   "%mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read" [./components.h:75]   --->   Operation 249 'fmul' 'mul60_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 250 [1/5] (2.97ns)   --->   "%o_sum = fadd i32 %add2, i32 0" [./components.h:81]   --->   Operation 250 'fadd' 'o_sum' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 251 [5/5] (2.97ns)   --->   "%add71_2 = fadd i32 %add61_2, i32 %mul70_2" [./components.h:75]   --->   Operation 251 'fadd' 'add71_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [5/5] (2.97ns)   --->   "%add61_3 = fadd i32 %add51_3, i32 %mul60_3" [./components.h:75]   --->   Operation 252 'fadd' 'add61_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 253 [5/5] (2.97ns)   --->   "%o_sum_1 = fadd i32 %o_sum, i32 %add71_1" [./components.h:81]   --->   Operation 253 'fadd' 'o_sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 254 [4/5] (2.97ns)   --->   "%add71_2 = fadd i32 %add61_2, i32 %mul70_2" [./components.h:75]   --->   Operation 254 'fadd' 'add71_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [4/5] (2.97ns)   --->   "%add61_3 = fadd i32 %add51_3, i32 %mul60_3" [./components.h:75]   --->   Operation 255 'fadd' 'add61_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [1/1] (0.22ns)   --->   "%select_ln75_15 = select i1 %icmp_ln75, i32 %tmp_34_read, i32 %tmp_33_read" [./components.h:75]   --->   Operation 256 'select' 'select_ln75_15' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 257 [4/4] (2.32ns)   --->   "%mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read" [./components.h:75]   --->   Operation 257 'fmul' 'mul70_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 258 [4/5] (2.97ns)   --->   "%o_sum_1 = fadd i32 %o_sum, i32 %add71_1" [./components.h:81]   --->   Operation 258 'fadd' 'o_sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.97>
ST_27 : Operation 259 [3/5] (2.97ns)   --->   "%add71_2 = fadd i32 %add61_2, i32 %mul70_2" [./components.h:75]   --->   Operation 259 'fadd' 'add71_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [3/5] (2.97ns)   --->   "%add61_3 = fadd i32 %add51_3, i32 %mul60_3" [./components.h:75]   --->   Operation 260 'fadd' 'add61_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [3/4] (2.32ns)   --->   "%mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read" [./components.h:75]   --->   Operation 261 'fmul' 'mul70_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 262 [3/5] (2.97ns)   --->   "%o_sum_1 = fadd i32 %o_sum, i32 %add71_1" [./components.h:81]   --->   Operation 262 'fadd' 'o_sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 263 [2/5] (2.97ns)   --->   "%add71_2 = fadd i32 %add61_2, i32 %mul70_2" [./components.h:75]   --->   Operation 263 'fadd' 'add71_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [2/5] (2.97ns)   --->   "%add61_3 = fadd i32 %add51_3, i32 %mul60_3" [./components.h:75]   --->   Operation 264 'fadd' 'add61_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [2/4] (2.32ns)   --->   "%mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read" [./components.h:75]   --->   Operation 265 'fmul' 'mul70_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 266 [2/5] (2.97ns)   --->   "%o_sum_1 = fadd i32 %o_sum, i32 %add71_1" [./components.h:81]   --->   Operation 266 'fadd' 'o_sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.97>
ST_29 : Operation 267 [1/5] (2.97ns)   --->   "%add71_2 = fadd i32 %add61_2, i32 %mul70_2" [./components.h:75]   --->   Operation 267 'fadd' 'add71_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/5] (2.97ns)   --->   "%add61_3 = fadd i32 %add51_3, i32 %mul60_3" [./components.h:75]   --->   Operation 268 'fadd' 'add61_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/4] (2.32ns)   --->   "%mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read" [./components.h:75]   --->   Operation 269 'fmul' 'mul70_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 270 [1/5] (2.97ns)   --->   "%o_sum_1 = fadd i32 %o_sum, i32 %add71_1" [./components.h:81]   --->   Operation 270 'fadd' 'o_sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.97>
ST_30 : Operation 271 [5/5] (2.97ns)   --->   "%add71_3 = fadd i32 %add61_3, i32 %mul70_3" [./components.h:75]   --->   Operation 271 'fadd' 'add71_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 272 [5/5] (2.97ns)   --->   "%o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2" [./components.h:81]   --->   Operation 272 'fadd' 'o_sum_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.97>
ST_31 : Operation 273 [4/5] (2.97ns)   --->   "%add71_3 = fadd i32 %add61_3, i32 %mul70_3" [./components.h:75]   --->   Operation 273 'fadd' 'add71_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 274 [4/5] (2.97ns)   --->   "%o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2" [./components.h:81]   --->   Operation 274 'fadd' 'o_sum_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.97>
ST_32 : Operation 275 [3/5] (2.97ns)   --->   "%add71_3 = fadd i32 %add61_3, i32 %mul70_3" [./components.h:75]   --->   Operation 275 'fadd' 'add71_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [3/5] (2.97ns)   --->   "%o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2" [./components.h:81]   --->   Operation 276 'fadd' 'o_sum_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.97>
ST_33 : Operation 277 [2/5] (2.97ns)   --->   "%add71_3 = fadd i32 %add61_3, i32 %mul70_3" [./components.h:75]   --->   Operation 277 'fadd' 'add71_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [2/5] (2.97ns)   --->   "%o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2" [./components.h:81]   --->   Operation 278 'fadd' 'o_sum_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.97>
ST_34 : Operation 279 [1/5] (2.97ns)   --->   "%add71_3 = fadd i32 %add61_3, i32 %mul70_3" [./components.h:75]   --->   Operation 279 'fadd' 'add71_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 280 [1/5] (2.97ns)   --->   "%o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2" [./components.h:81]   --->   Operation 280 'fadd' 'o_sum_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.97>
ST_35 : Operation 281 [5/5] (2.97ns)   --->   "%o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3" [./components.h:81]   --->   Operation 281 'fadd' 'o_sum_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.97>
ST_36 : Operation 282 [4/5] (2.97ns)   --->   "%o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3" [./components.h:81]   --->   Operation 282 'fadd' 'o_sum_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.97>
ST_37 : Operation 283 [3/5] (2.97ns)   --->   "%o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3" [./components.h:81]   --->   Operation 283 'fadd' 'o_sum_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.97>
ST_38 : Operation 284 [2/5] (2.97ns)   --->   "%o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3" [./components.h:81]   --->   Operation 284 'fadd' 'o_sum_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 294 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 294 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.38>

State 39 <SV = 38> <Delay = 2.97>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:54]   --->   Operation 285 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [./components.h:53]   --->   Operation 286 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./components.h:53]   --->   Operation 287 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 288 [1/5] (2.97ns)   --->   "%o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3" [./components.h:81]   --->   Operation 288 'fadd' 'o_sum_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i32 %o_sum_3" [./components.h:84]   --->   Operation 289 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_1, i32 %bitcast_ln84" [./components.h:84]   --->   Operation 290 'write' 'write_ln84' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx894.exit" [./components.h:84]   --->   Operation 291 'br' 'br_ln84' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_0, i32 %bitcast_ln84" [./components.h:84]   --->   Operation 292 'write' 'write_ln84' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx894.exit" [./components.h:84]   --->   Operation 293 'br' 'br_ln84' <Predicate = (icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.372ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln53', ./components.h:53) of constant 0 on local variable 'o', ./components.h:53 [132]  (0.387 ns)
	'load' operation 2 bit ('o', ./components.h:53) on local variable 'o', ./components.h:53 [135]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ./components.h:75) [144]  (0.436 ns)
	'select' operation 32 bit ('select_ln75', ./components.h:75) [145]  (0.227 ns)
	'fmul' operation 32 bit ('mul', ./components.h:75) [146]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ./components.h:75) [146]  (2.322 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ./components.h:75) [146]  (2.322 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', ./components.h:75) [146]  (2.322 ns)

 <State 5>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ./components.h:75) [149]  (2.976 ns)

 <State 6>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ./components.h:75) [149]  (2.976 ns)

 <State 7>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ./components.h:75) [149]  (2.976 ns)

 <State 8>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ./components.h:75) [149]  (2.976 ns)

 <State 9>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', ./components.h:75) [149]  (2.976 ns)

 <State 10>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', ./components.h:75) [152]  (2.976 ns)

 <State 11>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', ./components.h:75) [152]  (2.976 ns)

 <State 12>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', ./components.h:75) [152]  (2.976 ns)

 <State 13>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', ./components.h:75) [152]  (2.976 ns)

 <State 14>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', ./components.h:75) [152]  (2.976 ns)

 <State 15>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', ./components.h:75) [155]  (2.976 ns)

 <State 16>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', ./components.h:75) [155]  (2.976 ns)

 <State 17>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', ./components.h:75) [155]  (2.976 ns)

 <State 18>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', ./components.h:75) [155]  (2.976 ns)

 <State 19>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', ./components.h:75) [155]  (2.976 ns)

 <State 20>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_1', ./components.h:75) [166]  (2.976 ns)

 <State 21>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_1', ./components.h:75) [166]  (2.976 ns)

 <State 22>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_1', ./components.h:75) [166]  (2.976 ns)

 <State 23>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_1', ./components.h:75) [166]  (2.976 ns)

 <State 24>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_1', ./components.h:75) [166]  (2.976 ns)

 <State 25>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_2', ./components.h:75) [177]  (2.976 ns)

 <State 26>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_2', ./components.h:75) [177]  (2.976 ns)

 <State 27>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_2', ./components.h:75) [177]  (2.976 ns)

 <State 28>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_2', ./components.h:75) [177]  (2.976 ns)

 <State 29>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_2', ./components.h:75) [177]  (2.976 ns)

 <State 30>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_3', ./components.h:75) [188]  (2.976 ns)

 <State 31>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_3', ./components.h:75) [188]  (2.976 ns)

 <State 32>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_3', ./components.h:75) [188]  (2.976 ns)

 <State 33>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_3', ./components.h:75) [188]  (2.976 ns)

 <State 34>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add71_3', ./components.h:75) [188]  (2.976 ns)

 <State 35>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('o_sum', ./components.h:81) [192]  (2.976 ns)

 <State 36>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('o_sum', ./components.h:81) [192]  (2.976 ns)

 <State 37>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('o_sum', ./components.h:81) [192]  (2.976 ns)

 <State 38>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('o_sum', ./components.h:81) [192]  (2.976 ns)

 <State 39>: 2.976ns
The critical path consists of the following:
	'fadd' operation 32 bit ('o_sum', ./components.h:81) [192]  (2.976 ns)
	wire write operation ('write_ln84', ./components.h:84) on port 'output_1' (./components.h:84) [204]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
