// Seed: 1555192552
module module_0 ();
  wire id_2 = id_1;
  module_3(
      id_2, id_2
  );
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    inout wor id_5,
    output supply1 id_6
);
  wire id_8;
  xor (id_2, id_4, id_5, id_8);
  module_0();
endmodule
module module_2;
  assign id_1 = 1'b0;
  assign id_1 = 1'b0;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
