Analysis & Synthesis report for Minilab1
Tue Feb 10 16:08:04 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Minilab1|mem_wrapper:mem_wrapper_inst|state
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component
 16. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 17. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 18. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 19. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 20. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 21. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 22. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 23. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 24. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component
 25. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 26. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 27. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 28. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 29. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 30. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 31. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 32. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 33. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component
 34. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 35. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 36. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 37. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 38. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 39. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 40. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 41. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 42. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component
 43. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 44. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 45. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 46. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 47. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 48. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 49. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 50. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 51. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component
 52. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 53. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 54. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 55. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 56. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 57. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 58. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 59. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 60. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component
 61. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 62. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 63. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 64. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 65. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 66. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 67. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 68. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 69. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component
 70. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 71. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 72. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 73. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 74. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 75. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 76. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 77. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 78. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component
 79. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 80. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 81. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 82. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 83. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 84. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 85. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 86. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 87. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component
 88. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated
 89. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p
 90. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p
 91. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram
 92. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp
 93. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6
 94. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp
 95. Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8
 96. Source assignments for mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
 97. Source assignments for sld_signaltap:auto_signaltap_0
 98. Parameter Settings for User Entity Instance: Top-level Entity: |Minilab1
 99. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst
100. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst
101. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst
102. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst
103. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst
104. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
105. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
106. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst
107. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst
108. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
109. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
110. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst
111. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst
112. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
113. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
114. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst
115. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst
116. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
117. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
118. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst
119. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst
120. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
121. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
122. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst
123. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst
124. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
125. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
126. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst
127. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst
128. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
129. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
130. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst
131. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst
132. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component
133. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component
134. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component
135. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component
136. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component
137. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component
138. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component
139. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component
140. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component
141. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component
142. Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component
143. Parameter Settings for User Entity Instance: mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component
144. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
145. lpm_mult Parameter Settings by Entity Instance
146. dcfifo Parameter Settings by Entity Instance
147. altsyncram Parameter Settings by Entity Instance
148. Port Connectivity Checks: "mem_wrapper:mem_wrapper_inst|rom:memory"
149. Port Connectivity Checks: "mem_wrapper:mem_wrapper_inst"
150. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst"
151. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst"
152. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst"
153. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst"
154. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst"
155. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst"
156. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst"
157. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst"
158. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst"
159. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst"
160. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add"
161. Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst"
162. Signal Tap Logic Analyzer Settings
163. Post-Synthesis Netlist Statistics for Top Partition
164. Elapsed Time Per Partition
165. Connections to In-System Debugging Instance "auto_signaltap_0"
166. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 10 16:08:04 2026           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; Minilab1                                        ;
; Top-level Entity Name           ; Minilab1                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2762                                            ;
; Total pins                      ; 70                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 51,840                                          ;
; Total DSP Blocks                ; 8                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Minilab1           ; Minilab1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; ../1/add_ip.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/arjun/ece554/jdjd/minilab1/1/add_ip.v                                                            ;             ;
; ../1/mac.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arjun/ece554/jdjd/minilab1/1/mac.sv                                                              ;             ;
; mult_ip2.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/arjun/ece554/jdjd/minilab1/2a/mult_ip2.v                                                         ;             ;
; ../1/fifo_ip.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/arjun/ece554/jdjd/minilab1/1/fifo_ip.v                                                           ;             ;
; Minilab1.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v                                                         ;             ;
; memory.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/arjun/ece554/jdjd/minilab1/2a/memory.v                                                           ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/arjun/ece554/jdjd/minilab1/2a/rom.v                                                              ;             ;
; vector_reduce.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/vector_reduce.sv                                                   ;             ;
; mmul.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul.sv                                                            ;             ;
; mmul_fifo.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo.sv                                                       ;             ;
; mmul_fifo_wrapper.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo_wrapper.sv                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                    ;             ;
; aglobal241.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/multcore.inc                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/bypassff.inc                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altshift.inc                                    ;             ;
; db/mult_63p.v                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/mult_63p.v                                                      ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                 ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/addcore.inc                                     ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/look_add.inc                                    ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                         ;             ;
; db/add_sub_uih.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/add_sub_uih.tdf                                                 ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.inc                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_graycounter.inc                               ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_fefifo.inc                                    ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                  ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dffpipe.inc                                     ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_compare.inc                                 ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                             ;             ;
; db/dcfifo_e0q1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf                                                 ;             ;
; db/a_graycounter_au6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/a_graycounter_au6.tdf                                           ;             ;
; db/a_graycounter_6cc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/a_graycounter_6cc.tdf                                           ;             ;
; db/altsyncram_u2d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/altsyncram_u2d1.tdf                                             ;             ;
; db/alt_synch_pipe_088.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/alt_synch_pipe_088.tdf                                          ;             ;
; db/dffpipe_bd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dffpipe_bd9.tdf                                                 ;             ;
; db/alt_synch_pipe_hc8.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/alt_synch_pipe_hc8.tdf                                          ;             ;
; db/cmpr_qu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_qu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/mux_5r7.tdf                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; db/altsyncram_tdg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/altsyncram_tdg1.tdf                                             ;             ;
; input_mem.mif                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/arjun/ece554/jdjd/minilab1/2a/input_mem.mif                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_constant.inc                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dffeea.inc                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_gap_detector.vhd                            ;             ;
; db/altsyncram_8c84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/altsyncram_8c84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.tdf                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/others/maxplus2/memmodes.inc                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_hdffe.inc                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.inc                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/muxlut.inc                                      ;             ;
; db/mux_ilc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/mux_ilc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/declut.inc                                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cmpconst.inc                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;             ;
; db/cntr_f9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_f9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_3vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_3vi.tdf                                                    ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_59i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                     ; altera_sld  ;
; db/ip/sld93d01841/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1532           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1080           ;
;     -- 7 input functions                    ; 37             ;
;     -- 6 input functions                    ; 202            ;
;     -- 5 input functions                    ; 170            ;
;     -- 4 input functions                    ; 158            ;
;     -- <=3 input functions                  ; 513            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2762           ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 51840          ;
;                                             ;                ;
; Total DSP Blocks                            ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1914           ;
; Total fan-out                               ; 15584          ;
; Average fan-out                             ; 3.68           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Minilab1                                                                                                                               ; 1080 (283)          ; 2762 (113)                ; 51840             ; 8          ; 70   ; 0            ; |Minilab1                                                                                                                                                                                                                                                                                                                                                                    ; Minilab1                          ; work         ;
;    |mem_wrapper:mem_wrapper_inst|                                                                                                       ; 11 (11)             ; 76 (76)                   ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:mem_wrapper_inst                                                                                                                                                                                                                                                                                                                                       ; mem_wrapper                       ; work         ;
;       |rom:memory|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:mem_wrapper_inst|rom:memory                                                                                                                                                                                                                                                                                                                            ; rom                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_tdg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |Minilab1|mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_tdg1                   ; work         ;
;    |mmul_fifo_wrapper:mmul_fifo_wrapper_inst|                                                                                           ; 395 (0)             ; 639 (0)                   ; 576               ; 8          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst                                                                                                                                                                                                                                                                                                                           ; mmul_fifo_wrapper                 ; work         ;
;       |mmul_fifo:mull_fifo_inst|                                                                                                        ; 395 (0)             ; 639 (0)                   ; 576               ; 8          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst                                                                                                                                                                                                                                                                                                  ; mmul_fifo                         ; work         ;
;          |fifo_ip:fifo_b_inst|                                                                                                          ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst                                                                                                                                                                                                                                                                              ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                      ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                           ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                               ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                               ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                                  ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                             ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                             ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                            ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                            ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[0].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[1].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[2].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[3].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[4].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[5].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[6].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |fifo_ip:gen_a_fifos[7].inst|                                                                                                  ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst                                                                                                                                                                                                                                                                      ; fifo_ip                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 22 (0)              ; 26 (0)                    ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                              ; dcfifo                            ; work         ;
;                |dcfifo_e0q1:auto_generated|                                                                                             ; 22 (6)              ; 26 (16)                   ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated                                                                                                                                                                                                                   ; dcfifo_e0q1                       ; work         ;
;                   |a_graycounter_6cc:wrptr_g1p|                                                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p                                                                                                                                                                                       ; a_graycounter_6cc                 ; work         ;
;                   |a_graycounter_au6:rdptr_g1p|                                                                                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p                                                                                                                                                                                       ; a_graycounter_au6                 ; work         ;
;                   |altsyncram_u2d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram                                                                                                                                                                                          ; altsyncram_u2d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                     ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                    ; mux_5r7                           ; work         ;
;          |mmul:mmul_inst|                                                                                                               ; 197 (5)             ; 405 (5)                   ; 0                 ; 8          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst                                                                                                                                                                                                                                                                                   ; mmul                              ; work         ;
;             |vector_reduce:gen_vector_reducers[0].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[1].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[2].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[3].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[4].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[5].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[6].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;             |vector_reduce:gen_vector_reducers[7].vector_reduce_inst|                                                                   ; 24 (0)              ; 50 (9)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst                                                                                                                                                                                                                           ; vector_reduce                     ; work         ;
;                |MAC:mac_inst|                                                                                                           ; 24 (0)              ; 41 (25)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst                                                                                                                                                                                                              ; MAC                               ; work         ;
;                   |add_ip:u_add|                                                                                                        ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|add_ip:u_add                                                                                                                                                                                                 ; add_ip                            ; work         ;
;                      |lpm_add_sub:LPM_ADD_SUB_component|                                                                                ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_uih:auto_generated|                                                                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated                                                                                                                                    ; add_sub_uih                       ; work         ;
;                   |mult_ip2:u_mult|                                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult                                                                                                                                                                                              ; mult_ip2                          ; work         ;
;                      |lpm_mult:lpm_mult_component|                                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_63p:auto_generated|                                                                                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated                                                                                                                                          ; mult_63p                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 300 (2)             ; 1844 (99)                 ; 50688             ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 298 (0)             ; 1745 (0)                  ; 50688             ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 298 (67)            ; 1745 (1075)               ; 50688             ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                        ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                         ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                     ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                           ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 50688             ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                |altsyncram_8c84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 50688             ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8c84:auto_generated                                                                                                                                                                         ; altsyncram_8c84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                           ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 62 (62)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                             ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 83 (2)              ; 350 (4)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                            ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                     ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                          ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                      ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                ; sld_sbpmg                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|   ; 79 (0)              ; 325 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                       ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 195 (195)                 ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                            ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 79 (14)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                              ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                      ; lpm_shiftreg                      ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                      ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (12)             ; 159 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                       ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_f9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated                                                                                     ; cntr_f9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                      ; lpm_counter                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                                              ; cntr_3vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                            ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                                                    ; cntr_59i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                       ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                      ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Minilab1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                  ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 9            ; 64           ; --           ; --           ; 576   ; input_mem.mif ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 99           ; 512          ; 99           ; 50688 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 8           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Minilab1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |Minilab1|mem_wrapper:mem_wrapper_inst|state ;
+---------------+------------+---------------+-----------------+
; Name          ; state.IDLE ; state.RESPOND ; state.WAIT      ;
+---------------+------------+---------------+-----------------+
; state.IDLE    ; 0          ; 0             ; 0               ;
; state.WAIT    ; 1          ; 0             ; 1               ;
; state.RESPOND ; 1          ; 1             ; 0               ;
+---------------+------------+---------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2762  ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 222   ;
; Number of registers using Asynchronous Clear ; 828   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 940   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; read                                                                                                                                                                                                                                                                                                                            ; 9       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                          ; 3       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                         ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                  ; 1       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                  ; 1       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p|counter1a0                                                                                                                                                 ; 8       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                         ; 7       ;
; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p|counter3a0                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 48                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Minilab1|mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|N_counter[2] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Minilab1|N_counter[1]                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Minilab1|state[0]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Minilab1|mem_wrapper:mem_wrapper_inst|delay_counter[3]                                                 ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux26                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux24                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux25                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux28                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Minilab1|Mux41                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Minilab1|Mux25                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                  ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                   ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                  ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                   ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity2                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity4                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp|dffpipe_bd9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Minilab1 ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; HEX_0          ; 1000000 ; Unsigned Binary                               ;
; HEX_1          ; 1111001 ; Unsigned Binary                               ;
; HEX_2          ; 0100100 ; Unsigned Binary                               ;
; HEX_3          ; 0110000 ; Unsigned Binary                               ;
; HEX_4          ; 0011001 ; Unsigned Binary                               ;
; HEX_5          ; 0010010 ; Unsigned Binary                               ;
; HEX_6          ; 0000010 ; Unsigned Binary                               ;
; HEX_7          ; 1111000 ; Unsigned Binary                               ;
; HEX_8          ; 0000000 ; Unsigned Binary                               ;
; HEX_9          ; 0011000 ; Unsigned Binary                               ;
; HEX_10         ; 0001000 ; Unsigned Binary                               ;
; HEX_11         ; 0000011 ; Unsigned Binary                               ;
; HEX_12         ; 1000110 ; Unsigned Binary                               ;
; HEX_13         ; 0100001 ; Unsigned Binary                               ;
; HEX_14         ; 0000110 ; Unsigned Binary                               ;
; HEX_15         ; 0001110 ; Unsigned Binary                               ;
; OFF            ; 1111111 ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                               ;
; N              ; 8     ; Signed Integer                                               ;
; M              ; 8     ; Signed Integer                                               ;
; N_WIDTH        ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                        ;
; N              ; 8     ; Signed Integer                                                                        ;
; M              ; 8     ; Signed Integer                                                                        ;
; N_WIDTH        ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; N              ; 8     ; Signed Integer                                                                                       ;
; M              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                              ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_63p  ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_uih ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_e0q1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 64                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; input_mem.mif        ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 98                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 1                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 5                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 222                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 65                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 196                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                                              ; Untyped        ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                                                                                                                                 ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[1].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[2].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[3].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[4].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[5].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[6].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
; Entity Instance                       ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 9                                                                                                                     ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component         ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 64                                                                      ;
;     -- NUMWORDS_A                         ; 9                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_wrapper:mem_wrapper_inst|rom:memory"                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "mem_wrapper:mem_wrapper_inst" ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; waitrequest ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[7].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[6].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[5].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[4].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[3].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[2].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[1].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:gen_a_fifos[0].inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst" ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[7].vector_reduce_inst" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; o_b_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; o_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add" ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[23..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mmul_fifo_wrapper:mmul_fifo_wrapper_inst" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; i_clr    ; Input  ; Info     ; Explicitly unconnected                ;
; o_a_full ; Output ; Info     ; Explicitly unconnected                ;
; o_b_full ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 98               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 828                         ;
;     CLR               ; 96                          ;
;     ENA               ; 159                         ;
;     ENA CLR           ; 288                         ;
;     ENA SCLR          ; 2                           ;
;     plain             ; 283                         ;
; arriav_lcell_comb     ; 690                         ;
;     arith             ; 223                         ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 129                         ;
;     extend            ; 36                          ;
;         7 data inputs ; 36                          ;
;     normal            ; 431                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 120                         ;
;         5 data inputs ; 55                          ;
;         6 data inputs ; 116                         ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 169                         ;
; stratixv_ram_block    ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                          ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; address[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[0]                                 ; N/A     ;
; address[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[10]                                ; N/A     ;
; address[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[11]                                ; N/A     ;
; address[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[12]                                ; N/A     ;
; address[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[13]                                ; N/A     ;
; address[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[14]                                ; N/A     ;
; address[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[15]                                ; N/A     ;
; address[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[16]                                ; N/A     ;
; address[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[17]                                ; N/A     ;
; address[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[18]                                ; N/A     ;
; address[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[19]                                ; N/A     ;
; address[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[1]                                 ; N/A     ;
; address[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[20]                                ; N/A     ;
; address[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[21]                                ; N/A     ;
; address[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[22]                                ; N/A     ;
; address[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[23]                                ; N/A     ;
; address[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[24]                                ; N/A     ;
; address[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[25]                                ; N/A     ;
; address[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[26]                                ; N/A     ;
; address[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[27]                                ; N/A     ;
; address[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[28]                                ; N/A     ;
; address[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[29]                                ; N/A     ;
; address[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[2]                                 ; N/A     ;
; address[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[30]                                ; N/A     ;
; address[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[31]                                ; N/A     ;
; address[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[3]                                 ; N/A     ;
; address[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[4]                                 ; N/A     ;
; address[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[5]                                 ; N/A     ;
; address[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[6]                                 ; N/A     ;
; address[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[7]                                 ; N/A     ;
; address[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[8]                                 ; N/A     ;
; address[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; address[9]                                 ; N/A     ;
; mem_wrapper:mem_wrapper_inst|clk           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read~_wirecell                             ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[0]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[0]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[10]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[10]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[11]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[11]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[12]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[12]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[13]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[13]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[14]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[14]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[15]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[15]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[16]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[16]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[17]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[17]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[18]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[18]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[19]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[19]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[1]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[1]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[20]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[20]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[21]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[21]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[22]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[22]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[23]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[23]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[24]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[24]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[25]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[25]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[26]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[26]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[27]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[27]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[28]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[28]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[29]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[29]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[2]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[2]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[30]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[30]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[31]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[31]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[32]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[32]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[33]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[33]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[34]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[34]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[35]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[35]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[36]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[36]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[37]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[37]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[38]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[38]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[39]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[39]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[3]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[3]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[40]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[40]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[41]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[41]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[42]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[42]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[43]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[43]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[44]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[44]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[45]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[45]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[46]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[46]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[47]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[47]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[48]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[48]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[49]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[49]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[4]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[4]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[50]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[50]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[51]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[51]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[52]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[52]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[53]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[53]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[54]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[54]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[55]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[55]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[56]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[56]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[57]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[57]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[58]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[58]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[59]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[59]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[5]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[5]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[60]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[60]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[61]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[61]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[62]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[62]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[63]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[63]  ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[6]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[6]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[7]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[7]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[8]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[8]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[9]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdata[9]   ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdatavalid ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdatavalid ; N/A     ;
; mem_wrapper:mem_wrapper_inst|readdatavalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_wrapper:mem_wrapper_inst|readdatavalid ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Feb 10 16:07:34 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab1 -c Minilab1
Warning (125092): Tcl Script File mult_ip2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mult_ip2.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/arjun/ece554/jdjd/minilab1/1/add_ip.v
    Info (12023): Found entity 1: add_ip File: C:/Users/arjun/ece554/jdjd/minilab1/1/add_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/arjun/ece554/jdjd/minilab1/1/mac.sv
    Info (12023): Found entity 1: MAC File: C:/Users/arjun/ece554/jdjd/minilab1/1/mac.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mult_ip2.v
    Info (12023): Found entity 1: mult_ip2 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mult_ip2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/arjun/ece554/jdjd/minilab1/1/fifo_ip.v
    Info (12023): Found entity 1: fifo_ip File: C:/Users/arjun/ece554/jdjd/minilab1/1/fifo_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/arjun/ece554/jdjd/minilab1/1/mult_ip.v
    Info (12023): Found entity 1: mult_ip File: C:/Users/arjun/ece554/jdjd/minilab1/1/mult_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file minilab1.v
    Info (12023): Found entity 1: Minilab1 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: mem_wrapper File: C:/Users/arjun/ece554/jdjd/minilab1/2a/memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/arjun/ece554/jdjd/minilab1/2a/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vector_reduce.sv
    Info (12023): Found entity 1: vector_reduce File: C:/Users/arjun/ece554/jdjd/minilab1/2a/vector_reduce.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mmul.sv
    Info (12023): Found entity 1: mmul File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mmul_fifo.sv
    Info (12023): Found entity 1: mmul_fifo File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo.sv Line: 3
Warning (10037): Verilog HDL or VHDL warning at Minilab1.v(166): conditional expression evaluates to a constant File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 166
Info (12127): Elaborating entity "Minilab1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Minilab1.v(162): truncated value with size 32 to match size of target (4) File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 162
Warning (12125): Using design file mmul_fifo_wrapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mmul_fifo_wrapper File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo_wrapper.sv Line: 3
Info (12128): Elaborating entity "mmul_fifo_wrapper" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 103
Info (12128): Elaborating entity "mmul_fifo" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo_wrapper.sv Line: 62
Info (12128): Elaborating entity "mmul" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo.sv Line: 48
Info (12128): Elaborating entity "vector_reduce" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul.sv Line: 75
Info (12128): Elaborating entity "MAC" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/vector_reduce.sv Line: 38
Info (12128): Elaborating entity "mult_ip2" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult" File: C:/Users/arjun/ece554/jdjd/minilab1/1/mac.sv Line: 52
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mult_ip2.v Line: 62
Info (12130): Elaborated megafunction instantiation "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mult_ip2.v Line: 62
Info (12133): Instantiated megafunction "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mult_ip2.v Line: 62
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_63p.v
    Info (12023): Found entity 1: mult_63p File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/mult_63p.v Line: 29
Info (12128): Elaborating entity "mult_63p" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|mult_ip2:u_mult|lpm_mult:lpm_mult_component|mult_63p:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "add_ip" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add" File: C:/Users/arjun/ece554/jdjd/minilab1/1/mac.sv Line: 60
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/arjun/ece554/jdjd/minilab1/1/add_ip.v Line: 66
Info (12130): Elaborated megafunction instantiation "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/arjun/ece554/jdjd/minilab1/1/add_ip.v Line: 66
Info (12133): Instantiated megafunction "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/arjun/ece554/jdjd/minilab1/1/add_ip.v Line: 66
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf
    Info (12023): Found entity 1: add_sub_uih File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/add_sub_uih.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uih" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|mmul:mmul_inst|vector_reduce:gen_vector_reducers[0].vector_reduce_inst|MAC:mac_inst|add_ip:u_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_uih:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "fifo_ip" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/mmul_fifo.sv Line: 60
Info (12128): Elaborating entity "dcfifo" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component" File: C:/Users/arjun/ece554/jdjd/minilab1/1/fifo_ip.v Line: 89
Info (12130): Elaborated megafunction instantiation "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component" File: C:/Users/arjun/ece554/jdjd/minilab1/1/fifo_ip.v Line: 89
Info (12133): Instantiated megafunction "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/arjun/ece554/jdjd/minilab1/1/fifo_ip.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e0q1.tdf
    Info (12023): Found entity 1: dcfifo_e0q1 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_e0q1" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf
    Info (12023): Found entity 1: a_graycounter_au6 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/a_graycounter_au6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_au6" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_au6:rdptr_g1p" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf
    Info (12023): Found entity 1: a_graycounter_6cc File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/a_graycounter_6cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6cc" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|a_graycounter_6cc:wrptr_g1p" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf
    Info (12023): Found entity 1: altsyncram_u2d1 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/altsyncram_u2d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u2d1" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|altsyncram_u2d1:fifo_ram" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_088.tdf
    Info (12023): Found entity 1: alt_synch_pipe_088 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/alt_synch_pipe_088.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_088" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dffpipe_bd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_088:rs_dgwp|dffpipe_bd9:dffpipe6" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/alt_synch_pipe_088.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hc8 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/alt_synch_pipe_hc8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hc8" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|alt_synch_pipe_hc8:ws_dgrp" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|cmpr_qu5:rdempty_eq_comp1_lsb" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "mmul_fifo_wrapper:mmul_fifo_wrapper_inst|mmul_fifo:mull_fifo_inst|fifo_ip:fifo_b_inst|dcfifo:dcfifo_component|dcfifo_e0q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/dcfifo_e0q1.tdf Line: 81
Info (12128): Elaborating entity "mem_wrapper" for hierarchy "mem_wrapper:mem_wrapper_inst" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 114
Warning (10230): Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5) File: C:/Users/arjun/ece554/jdjd/minilab1/2a/memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4) File: C:/Users/arjun/ece554/jdjd/minilab1/2a/memory.v Line: 52
Info (12128): Elaborating entity "rom" for hierarchy "mem_wrapper:mem_wrapper_inst|rom:memory" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/memory.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/rom.v Line: 82
Info (12133): Instantiated megafunction "mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/arjun/ece554/jdjd/minilab1/2a/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "input_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/altsyncram_tdg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "mem_wrapper:mem_wrapper_inst|rom:memory|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8c84.tdf
    Info (12023): Found entity 1: altsyncram_8c84 File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/altsyncram_8c84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf
    Info (12023): Found entity 1: cntr_f9i File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_f9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.02.10.16:07:51 Progress: Loading sld93d01841/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/arjun/ece554/jdjd/minilab1/2a/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 197 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 26
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/arjun/ece554/jdjd/minilab1/2a/Minilab1.v Line: 30
Info (21057): Implemented 3521 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3203 logic cells
    Info (21064): Implemented 235 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 5068 megabytes
    Info: Processing ended: Tue Feb 10 16:08:04 2026
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:55


