

================================================================
== Vivado HLS Report for 'right_r'
================================================================
* Date:           Thu May 15 10:44:47 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     14.73|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   20|    2|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    0|    0|         1|          -|          -|     0|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+------+----------+
|       Name      | BRAM_18K|  FF |  LUT | MULT18x18|
+-----------------+---------+-----+------+----------+
|Expression       |        -|    0|   318|         -|
|FIFO             |        -|    -|     -|         -|
|Instance         |        -|  220|   260|         -|
|Memory           |        -|    -|     -|         -|
|Multiplexer      |        -|    -|   118|         -|
|Register         |        -|  255|     -|         -|
|ShiftMemory      |        -|    -|     -|         -|
+-----------------+---------+-----+------+----------+
|Total            |        0|  475|   696|         0|
+-----------------+---------+-----+------+----------+
|Available        |       20|    -|  9312|        20|
+-----------------+---------+-----+------+----------+
|Utilization (%)  |        0|    -|     7|         0|
+-----------------+---------+-----+------+----------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |toplevel_sdiv_9s_9ns_9_12_U11  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    |toplevel_sdiv_9s_9ns_9_12_U12  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    +-------------------------------+---------------------------+---------+-------+-----+-----+
    |Total                          |                           |        0|      0|  220|  260|
    +-------------------------------+---------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_184_p2              |     +    |      0|  0|   2|           2|           1|
    |left_V_fu_236_p2           |     +    |      0|  0|   8|           8|           2|
    |t_V_fu_365_p2              |     +    |      0|  0|   8|           8|           1|
    |up_V_fu_306_p2             |     -    |      0|  0|   8|           8|           8|
    |agg_result_V_i1_fu_349_p3  |  Select  |      0|  0|  36|           1|           2|
    |ap_sig_bdd_157             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_390             |    and   |      0|  0|   1|           1|           1|
    |r_V_2_fu_392_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp1_fu_360_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp2_fu_387_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp_6_fu_409_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp_3_fu_372_p2            |   icmp   |      0|  0|   5|           8|           8|
    |tmp_5_fu_397_p2            |   icmp   |      0|  0|  19|          36|           1|
    |tmp_i_24_fu_277_p2         |   icmp   |      0|  0|   5|           8|           8|
    |tmp_i_fu_241_p2            |   icmp   |      0|  0|   5|           8|           1|
    |tmp_s_fu_204_p2            |   icmp   |      0|  0|   1|           2|           2|
    |possible_V_fu_224_p2       |    or    |      0|  0|  36|          36|          36|
    |p_s_fu_403_p2              |    xor   |      0|  0|  36|          36|           2|
    |r_V_7_fu_325_p2            |    xor   |      0|  0|   3|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 318|         309|         221|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |agg_result_V_i_reg_145  |  36|          2|   36|         72|
    |avail_V_o               |  36|          3|   36|        108|
    |colours_V_address0      |   4|          3|    4|         12|
    |p_058_0_in_reg_159      |   8|          2|    8|         16|
    |pp_rot_V_address0       |  12|          5|    6|         30|
    |pp_rot_V_d0             |   2|          3|    2|          6|
    |pp_tile_V_address0      |  12|          5|    6|         30|
    |tiles_V_address0        |   8|          3|    8|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 118|         26|  106|        298|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |agg_result_V_i1_reg_537  |  36|   36|          0|
    |agg_result_V_i_reg_145   |  36|   36|          0|
    |ap_CS_fsm                |   5|    5|          0|
    |ap_return_preg           |   1|    1|          0|
    |left_V_reg_458           |   8|    8|          0|
    |p_058_0_in_reg_159       |   8|    8|          0|
    |p_0_reg_168              |   1|    1|          0|
    |possible_V_reg_452       |  36|   36|          0|
    |pp_rot_V_addr_reg_433    |   6|    6|          0|
    |pp_tile_V_addr_reg_442   |   6|    6|          0|
    |pp_tile_V_load_reg_447   |   8|    8|          0|
    |tmp1_reg_547             |  36|   36|          0|
    |tmp_26_reg_512           |   1|    1|          0|
    |tmp_i_24_reg_483         |   1|    1|          0|
    |tmp_i_reg_463            |   1|    1|          0|
    |tmp_reg_428              |  64|   64|          0|
    |tmp_s_reg_438            |   1|    1|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 255|  255|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     right    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     right    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     right    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     right    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     right    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     right    | return value |
|ap_return           | out |    1| ap_ctrl_hs |     right    | return value |
|cp_V                |  in |    8|   ap_none  |     cp_V     |    pointer   |
|pp_rot_V_address0   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_we0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_d0         | out |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q0         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_tile_V_address0  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_we0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_d0        | out |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q0        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|avail_V_i           |  in |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o           | out |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o_ap_vld    | out |    1|   ap_ovld  |    avail_V   |    pointer   |
|side_V              |  in |    8|   ap_none  |    side_V    |    pointer   |
|tiles_V_address0    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce0         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q0          |  in |    4|  ap_memory |    tiles_V   |     array    |
|colours_V_address0  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce0       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q0        |  in |   36|  ap_memory |   colours_V  |     array    |
|ntiles_V            |  in |    8|   ap_none  |   ntiles_V   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
	21  / (!tmp_s)
3 --> 
	4  / (!tmp_i)
	17  / (tmp_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (tmp_i_24)
	17  / (!tmp_i_24)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	21  / (tmp_s & tmp_3 & tmp_5)
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: cp_V_load [1/1] 0.00ns
:0  %cp_V_load = load i8* @cp_V, align 1

ST_1: tmp [1/1] 0.00ns
:1  %tmp = sext i8 %cp_V_load to i64

ST_1: pp_rot_V_addr [1/1] 0.00ns
:2  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp

ST_1: pp_rot_V_load [2/2] 2.39ns
:3  %pp_rot_V_load = load i2* %pp_rot_V_addr, align 1


 <State 2>: 6.06ns
ST_2: pp_rot_V_load [1/2] 2.39ns
:3  %pp_rot_V_load = load i2* %pp_rot_V_addr, align 1

ST_2: tmp_s [1/1] 2.35ns
:4  %tmp_s = icmp eq i2 %pp_rot_V_load, -1

ST_2: stg_28 [1/1] 0.00ns
:5  br i1 %tmp_s, label %2, label %1

ST_2: tmp_2 [1/1] 1.28ns
:0  %tmp_2 = add i2 %pp_rot_V_load, 1

ST_2: stg_30 [1/1] 2.39ns
:1  store i2 %tmp_2, i2* %pp_rot_V_addr, align 1

ST_2: stg_31 [1/1] 2.15ns
:2  br label %.loopexit

ST_2: pp_tile_V_addr [1/1] 0.00ns
:0  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp

ST_2: pp_tile_V_load [2/2] 2.39ns
:1  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2


 <State 3>: 11.04ns
ST_3: pp_tile_V_load [1/2] 2.39ns
:1  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

ST_3: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = zext i8 %pp_tile_V_load to i36

ST_3: r_V [1/1] 3.24ns
:3  %r_V = shl i36 1, %tmp_1

ST_3: avail_V_load [1/1] 0.00ns
:4  %avail_V_load = load i36* @avail_V, align 8

ST_3: possible_V [1/1] 2.00ns
:5  %possible_V = or i36 %avail_V_load, %r_V

ST_3: stg_39 [1/1] 2.67ns
:6  store i36 %possible_V, i36* @avail_V, align 8

ST_3: left_V [1/1] 3.50ns
:7  %left_V = add i8 %cp_V_load, -1

ST_3: tmp_i [1/1] 3.40ns
:8  %tmp_i = icmp eq i8 %cp_V_load, 0

ST_3: stg_42 [1/1] 2.67ns
:9  br i1 %tmp_i, label %left_possible_mask.exit_ifconv, label %3

ST_3: side_V_load [1/1] 0.00ns
:0  %side_V_load = load i8* @side_V, align 1

ST_3: tmp_tr_i [1/1] 0.00ns
:1  %tmp_tr_i = sext i8 %left_V to i9

ST_3: tmp_40_tr_i [1/1] 0.00ns
:2  %tmp_40_tr_i = zext i8 %side_V_load to i9

ST_3: tmp_1_i [12/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_3: tmp_42_tr_i [1/1] 0.00ns
:5  %tmp_42_tr_i = sext i8 %cp_V_load to i9

ST_3: tmp_2_i [12/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 4>: 7.54ns
ST_4: tmp_1_i [11/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_4: tmp_2_i [11/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 5>: 7.54ns
ST_5: tmp_1_i [10/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_5: tmp_2_i [10/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 6>: 7.54ns
ST_6: tmp_1_i [9/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_6: tmp_2_i [9/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 7>: 7.54ns
ST_7: tmp_1_i [8/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_7: tmp_2_i [8/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 8>: 7.54ns
ST_8: tmp_1_i [7/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_8: tmp_2_i [7/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 9>: 7.54ns
ST_9: tmp_1_i [6/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_9: tmp_2_i [6/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 10>: 7.54ns
ST_10: tmp_1_i [5/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_10: tmp_2_i [5/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 11>: 7.54ns
ST_11: tmp_1_i [4/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_11: tmp_2_i [4/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 12>: 7.54ns
ST_12: tmp_1_i [3/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_12: tmp_2_i [3/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 13>: 7.54ns
ST_13: tmp_1_i [2/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_13: tmp_2_i [2/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 14>: 13.60ns
ST_14: tmp_1_i [1/12] 7.54ns
:3  %tmp_1_i = sdiv i9 %tmp_tr_i, %tmp_40_tr_i

ST_14: r_V_5 [1/1] 0.00ns
:4  %r_V_5 = trunc i9 %tmp_1_i to i8

ST_14: tmp_2_i [1/12] 7.54ns
:6  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

ST_14: r_V_8 [1/1] 0.00ns
:7  %r_V_8 = trunc i9 %tmp_2_i to i8

ST_14: tmp_i_24 [1/1] 3.40ns
:8  %tmp_i_24 = icmp eq i8 %r_V_5, %r_V_8

ST_14: stg_74 [1/1] 2.67ns
:9  br i1 %tmp_i_24, label %4, label %left_possible_mask.exit_ifconv

ST_14: tmp_i_i [1/1] 0.00ns
:0  %tmp_i_i = zext i8 %left_V to i64

ST_14: pp_tile_V_addr_3 [1/1] 0.00ns
:1  %pp_tile_V_addr_3 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

ST_14: tile_V [2/2] 2.39ns
:2  %tile_V = load i8* %pp_tile_V_addr_3, align 2

ST_14: pp_rot_V_addr_2 [1/1] 0.00ns
:3  %pp_rot_V_addr_2 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

ST_14: rot_V [2/2] 2.39ns
:4  %rot_V = load i2* %pp_rot_V_addr_2, align 1


 <State 15>: 6.06ns
ST_15: tile_V [1/2] 2.39ns
:2  %tile_V = load i8* %pp_tile_V_addr_3, align 2

ST_15: rot_V [1/2] 2.39ns
:4  %rot_V = load i2* %pp_rot_V_addr_2, align 1

ST_15: r_V_6 [1/1] 1.28ns
:5  %r_V_6 = add i2 %rot_V, 1

ST_15: tmp_19 [1/1] 0.00ns
:6  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_6)

ST_15: tmp_20 [1/1] 0.00ns
:7  %tmp_20 = zext i10 %tmp_19 to i64

ST_15: tiles_V_addr [1/1] 0.00ns
:8  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_20

ST_15: tiles_V_load [2/2] 2.39ns
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1


 <State 16>: 4.78ns
ST_16: tiles_V_load [1/2] 2.39ns
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1

ST_16: tmp_30_i [1/1] 0.00ns
:10  %tmp_30_i = zext i4 %tiles_V_load to i64

ST_16: colours_V_addr [1/1] 0.00ns
:11  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_30_i

ST_16: colours_V_load [2/2] 2.39ns
:12  %colours_V_load = load i36* %colours_V_addr, align 8


 <State 17>: 5.89ns
ST_17: colours_V_load [1/2] 2.39ns
:12  %colours_V_load = load i36* %colours_V_addr, align 8

ST_17: stg_92 [1/1] 2.67ns
:13  br label %left_possible_mask.exit_ifconv

ST_17: side_V_load_1 [1/1] 0.00ns
left_possible_mask.exit_ifconv:1  %side_V_load_1 = load i8* @side_V, align 1

ST_17: up_V [1/1] 3.50ns
left_possible_mask.exit_ifconv:2  %up_V = sub i8 %cp_V_load, %side_V_load_1

ST_17: tmp_26 [1/1] 0.00ns
left_possible_mask.exit_ifconv:3  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

ST_17: tmp_i_i2 [1/1] 0.00ns
left_possible_mask.exit_ifconv:4  %tmp_i_i2 = zext i8 %up_V to i64

ST_17: pp_tile_V_addr_4 [1/1] 0.00ns
left_possible_mask.exit_ifconv:5  %pp_tile_V_addr_4 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i2

ST_17: tile_V_4 [2/2] 2.39ns
left_possible_mask.exit_ifconv:6  %tile_V_4 = load i8* %pp_tile_V_addr_4, align 2

ST_17: pp_rot_V_addr_3 [1/1] 0.00ns
left_possible_mask.exit_ifconv:7  %pp_rot_V_addr_3 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i2

ST_17: rot_V_4 [2/2] 2.39ns
left_possible_mask.exit_ifconv:8  %rot_V_4 = load i2* %pp_rot_V_addr_3, align 1


 <State 18>: 6.78ns
ST_18: tile_V_4 [1/2] 2.39ns
left_possible_mask.exit_ifconv:6  %tile_V_4 = load i8* %pp_tile_V_addr_4, align 2

ST_18: rot_V_4 [1/2] 2.39ns
left_possible_mask.exit_ifconv:8  %rot_V_4 = load i2* %pp_rot_V_addr_3, align 1

ST_18: r_V_7 [1/1] 2.00ns
left_possible_mask.exit_ifconv:9  %r_V_7 = xor i2 %rot_V_4, -2

ST_18: tmp_21 [1/1] 0.00ns
left_possible_mask.exit_ifconv:10  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_4, i2 %r_V_7)

ST_18: tmp_22 [1/1] 0.00ns
left_possible_mask.exit_ifconv:11  %tmp_22 = zext i10 %tmp_21 to i64

ST_18: tiles_V_addr_3 [1/1] 0.00ns
left_possible_mask.exit_ifconv:12  %tiles_V_addr_3 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_22

ST_18: tiles_V_load_2 [2/2] 2.39ns
left_possible_mask.exit_ifconv:13  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1


 <State 19>: 4.78ns
ST_19: tiles_V_load_2 [1/2] 2.39ns
left_possible_mask.exit_ifconv:13  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

ST_19: tmp_i5 [1/1] 0.00ns
left_possible_mask.exit_ifconv:14  %tmp_i5 = zext i4 %tiles_V_load_2 to i64

ST_19: colours_V_addr_2 [1/1] 0.00ns
left_possible_mask.exit_ifconv:15  %colours_V_addr_2 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_i5

ST_19: colours_V_load_1 [2/2] 2.39ns
left_possible_mask.exit_ifconv:16  %colours_V_load_1 = load i36* %colours_V_addr_2, align 8


 <State 20>: 4.39ns
ST_20: agg_result_V_i [1/1] 0.00ns
left_possible_mask.exit_ifconv:0  %agg_result_V_i = phi i36 [ %colours_V_load, %4 ], [ -1, %2 ], [ -1, %3 ]

ST_20: colours_V_load_1 [1/2] 2.39ns
left_possible_mask.exit_ifconv:16  %colours_V_load_1 = load i36* %colours_V_addr_2, align 8

ST_20: agg_result_V_i1 [1/1] 2.00ns
left_possible_mask.exit_ifconv:17  %agg_result_V_i1 = select i1 %tmp_26, i36 -1, i36 %colours_V_load_1

ST_20: ntiles_V_load [1/1] 0.00ns
left_possible_mask.exit_ifconv:18  %ntiles_V_load = load i8* @ntiles_V, align 1

ST_20: tmp1 [1/1] 2.00ns
left_possible_mask.exit_ifconv:19  %tmp1 = and i36 %agg_result_V_i, %possible_V

ST_20: stg_117 [1/1] 2.10ns
left_possible_mask.exit_ifconv:20  br label %._crit_edge


 <State 21>: 14.73ns
ST_21: p_058_0_in [1/1] 0.00ns
._crit_edge:0  %p_058_0_in = phi i8 [ %pp_tile_V_load, %left_possible_mask.exit_ifconv ], [ %t_V, %5 ]

ST_21: t_V [1/1] 3.50ns
._crit_edge:1  %t_V = add i8 %p_058_0_in, 1

ST_21: tmp_3 [1/1] 3.40ns
._crit_edge:2  %tmp_3 = icmp ult i8 %t_V, %ntiles_V_load

ST_21: stg_121 [1/1] 2.15ns
._crit_edge:3  br i1 %tmp_3, label %5, label %.loopexit

ST_21: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = zext i8 %t_V to i36

ST_21: r_V_10 [1/1] 3.24ns
:1  %r_V_10 = shl i36 1, %tmp_4

ST_21: tmp2 [1/1] 2.00ns
:2  %tmp2 = and i36 %agg_result_V_i1, %r_V_10

ST_21: r_V_2 [1/1] 2.00ns
:3  %r_V_2 = and i36 %tmp2, %tmp1

ST_21: tmp_5 [1/1] 3.99ns
:4  %tmp_5 = icmp eq i36 %r_V_2, 0

ST_21: stg_127 [1/1] 0.00ns
:5  br i1 %tmp_5, label %._crit_edge, label %6

ST_21: stg_128 [1/1] 2.39ns
:0  store i8 %t_V, i8* %pp_tile_V_addr, align 2

ST_21: stg_129 [1/1] 2.39ns
:1  store i2 0, i2* %pp_rot_V_addr, align 1

ST_21: p_s [1/1] 2.00ns
:2  %p_s = xor i36 %r_V_10, -1

ST_21: tmp_6 [1/1] 2.00ns
:3  %tmp_6 = and i36 %possible_V, %p_s

ST_21: stg_132 [1/1] 2.67ns
:4  store i36 %tmp_6, i36* @avail_V, align 8

ST_21: stg_133 [1/1] 2.15ns
:5  br label %.loopexit

ST_21: p_0 [1/1] 0.00ns
.loopexit:0  %p_0 = phi i1 [ true, %1 ], [ true, %6 ], [ false, %._crit_edge ]

ST_21: stg_135 [1/1] 0.00ns
.loopexit:1  ret i1 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; mode=0x45b0c20; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ pp_rot_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x47cf9f0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pp_tile_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4539da0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ avail_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x453b670; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ side_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; mode=0x4713c30; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ tiles_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4025000; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ colours_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x3baf0a0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ntiles_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; mode=0x4b07b90; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cp_V_load        (load          ) [ 0011111111111111110000]
tmp              (sext          ) [ 0010000000000000000000]
pp_rot_V_addr    (getelementptr ) [ 0011111111111111111111]
pp_rot_V_load    (load          ) [ 0000000000000000000000]
tmp_s            (icmp          ) [ 0011111111111111111111]
stg_28           (br            ) [ 0000000000000000000000]
tmp_2            (add           ) [ 0000000000000000000000]
stg_30           (store         ) [ 0000000000000000000000]
stg_31           (br            ) [ 0011111111111111111111]
pp_tile_V_addr   (getelementptr ) [ 0001111111111111111111]
pp_tile_V_load   (load          ) [ 0000111111111111111111]
tmp_1            (zext          ) [ 0000000000000000000000]
r_V              (shl           ) [ 0000000000000000000000]
avail_V_load     (load          ) [ 0000000000000000000000]
possible_V       (or            ) [ 0000111111111111111111]
stg_39           (store         ) [ 0000000000000000000000]
left_V           (add           ) [ 0000111111111110000000]
tmp_i            (icmp          ) [ 0001111111111111110000]
stg_42           (br            ) [ 0001111111111111111110]
side_V_load      (load          ) [ 0000000000000000000000]
tmp_tr_i         (sext          ) [ 0000111111111110000000]
tmp_40_tr_i      (zext          ) [ 0000111111111110000000]
tmp_42_tr_i      (sext          ) [ 0000111111111110000000]
tmp_1_i          (sdiv          ) [ 0000000000000000000000]
r_V_5            (trunc         ) [ 0000000000000000000000]
tmp_2_i          (sdiv          ) [ 0000000000000000000000]
r_V_8            (trunc         ) [ 0000000000000000000000]
tmp_i_24         (icmp          ) [ 0000000000000011110000]
stg_74           (br            ) [ 0001000000000011111110]
tmp_i_i          (zext          ) [ 0000000000000000000000]
pp_tile_V_addr_3 (getelementptr ) [ 0000000000000001000000]
pp_rot_V_addr_2  (getelementptr ) [ 0000000000000001000000]
tile_V           (load          ) [ 0000000000000000000000]
rot_V            (load          ) [ 0000000000000000000000]
r_V_6            (add           ) [ 0000000000000000000000]
tmp_19           (bitconcatenate) [ 0000000000000000000000]
tmp_20           (zext          ) [ 0000000000000000000000]
tiles_V_addr     (getelementptr ) [ 0000000000000000100000]
tiles_V_load     (load          ) [ 0000000000000000000000]
tmp_30_i         (zext          ) [ 0000000000000000000000]
colours_V_addr   (getelementptr ) [ 0000000000000000010000]
colours_V_load   (load          ) [ 0001000000000010011110]
stg_92           (br            ) [ 0001000000000010011110]
side_V_load_1    (load          ) [ 0000000000000000000000]
up_V             (sub           ) [ 0000000000000000000000]
tmp_26           (bitselect     ) [ 0000000000000000001110]
tmp_i_i2         (zext          ) [ 0000000000000000000000]
pp_tile_V_addr_4 (getelementptr ) [ 0000000000000000001000]
pp_rot_V_addr_3  (getelementptr ) [ 0000000000000000001000]
tile_V_4         (load          ) [ 0000000000000000000000]
rot_V_4          (load          ) [ 0000000000000000000000]
r_V_7            (xor           ) [ 0000000000000000000000]
tmp_21           (bitconcatenate) [ 0000000000000000000000]
tmp_22           (zext          ) [ 0000000000000000000000]
tiles_V_addr_3   (getelementptr ) [ 0000000000000000000100]
tiles_V_load_2   (load          ) [ 0000000000000000000000]
tmp_i5           (zext          ) [ 0000000000000000000000]
colours_V_addr_2 (getelementptr ) [ 0000000000000000000010]
agg_result_V_i   (phi           ) [ 0000000000000000000010]
colours_V_load_1 (load          ) [ 0000000000000000000000]
agg_result_V_i1  (select        ) [ 0000000000000000000001]
ntiles_V_load    (load          ) [ 0000000000000000000001]
tmp1             (and           ) [ 0000000000000000000001]
stg_117          (br            ) [ 0000000000000000000011]
p_058_0_in       (phi           ) [ 0000000000000000000001]
t_V              (add           ) [ 0000000000000000000011]
tmp_3            (icmp          ) [ 0000000000000000000001]
stg_121          (br            ) [ 0000000000000000000000]
tmp_4            (zext          ) [ 0000000000000000000000]
r_V_10           (shl           ) [ 0000000000000000000000]
tmp2             (and           ) [ 0000000000000000000000]
r_V_2            (and           ) [ 0000000000000000000000]
tmp_5            (icmp          ) [ 0000000000000000000001]
stg_127          (br            ) [ 0000000000000000000011]
stg_128          (store         ) [ 0000000000000000000000]
stg_129          (store         ) [ 0000000000000000000000]
p_s              (xor           ) [ 0000000000000000000000]
tmp_6            (and           ) [ 0000000000000000000000]
stg_132          (store         ) [ 0000000000000000000000]
stg_133          (br            ) [ 0000000000000000000000]
p_0              (phi           ) [ 0000000000000000000001]
stg_135          (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pp_rot_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pp_tile_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="avail_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avail_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="side_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="side_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tiles_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiles_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="colours_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colours_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ntiles_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ntiles_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="pp_rot_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="2" slack="0"/>
<pin id="58" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pp_rot_V_load/1 stg_30/2 rot_V/14 rot_V_4/17 stg_129/21 "/>
</bind>
</comp>

<comp id="60" class="1004" name="pp_tile_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="1"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pp_tile_V_load/2 tile_V/14 tile_V_4/17 stg_128/21 "/>
</bind>
</comp>

<comp id="72" class="1004" name="pp_tile_V_addr_3_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_3/14 "/>
</bind>
</comp>

<comp id="80" class="1004" name="pp_rot_V_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_2/14 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tiles_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr/15 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tiles_V_load/15 tiles_V_load_2/18 "/>
</bind>
</comp>

<comp id="100" class="1004" name="colours_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="36" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr/16 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="36" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="colours_V_load/16 colours_V_load_1/19 "/>
</bind>
</comp>

<comp id="112" class="1004" name="pp_tile_V_addr_4_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_4/17 "/>
</bind>
</comp>

<comp id="120" class="1004" name="pp_rot_V_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_3/17 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tiles_V_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="10" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr_3/18 "/>
</bind>
</comp>

<comp id="136" class="1004" name="colours_V_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="36" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr_2/19 "/>
</bind>
</comp>

<comp id="145" class="1005" name="agg_result_V_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="36" slack="6"/>
<pin id="147" dir="1" index="1" bw="36" slack="6"/>
</pin_list>
<bind>
<opset="agg_result_V_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="agg_result_V_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="36" slack="3"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="17"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="1" slack="6"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_i/20 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_058_0_in_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_058_0_in (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_058_0_in_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="18"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_058_0_in/21 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="19"/>
<pin id="170" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="19"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/21 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 r_V_6/15 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="side_V_load/3 side_V_load_1/17 "/>
</bind>
</comp>

<comp id="195" class="1004" name="cp_V_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cp_V_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="avail_V_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="36" slack="0"/>
<pin id="222" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avail_V_load/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="possible_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="36" slack="0"/>
<pin id="226" dir="0" index="1" bw="36" slack="0"/>
<pin id="227" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="possible_V/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="stg_39_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="36" slack="0"/>
<pin id="232" dir="0" index="1" bw="36" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_39/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="left_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left_V/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="2"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_tr_i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_tr_i/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_40_tr_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_tr_i/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_42_tr_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="2"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_tr_i/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="r_V_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_5/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="r_V_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_8/14 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_i_24_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_24/14 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_i_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="11"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/14 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_19_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_20_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_30_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="up_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="16"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="up_V/17 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/17 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_i_i2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i2/17 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_7/18 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_21_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="0" index="2" bw="2" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/18 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_22_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/18 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_i5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5/19 "/>
</bind>
</comp>

<comp id="349" class="1004" name="agg_result_V_i1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="3"/>
<pin id="351" dir="0" index="1" bw="36" slack="0"/>
<pin id="352" dir="0" index="2" bw="36" slack="0"/>
<pin id="353" dir="1" index="3" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_i1/20 "/>
</bind>
</comp>

<comp id="356" class="1004" name="ntiles_V_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ntiles_V_load/20 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="36" slack="0"/>
<pin id="362" dir="0" index="1" bw="36" slack="17"/>
<pin id="363" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/20 "/>
</bind>
</comp>

<comp id="365" class="1004" name="t_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_V/21 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/21 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="381" class="1004" name="r_V_10_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_10/21 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="36" slack="1"/>
<pin id="389" dir="0" index="1" bw="36" slack="0"/>
<pin id="390" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/21 "/>
</bind>
</comp>

<comp id="392" class="1004" name="r_V_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="36" slack="0"/>
<pin id="394" dir="0" index="1" bw="36" slack="1"/>
<pin id="395" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V_2/21 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="36" slack="0"/>
<pin id="399" dir="0" index="1" bw="36" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="36" slack="0"/>
<pin id="405" dir="0" index="1" bw="36" slack="0"/>
<pin id="406" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_s/21 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="36" slack="18"/>
<pin id="411" dir="0" index="1" bw="36" slack="0"/>
<pin id="412" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="414" class="1004" name="stg_132_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="36" slack="0"/>
<pin id="416" dir="0" index="1" bw="36" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_132/21 "/>
</bind>
</comp>

<comp id="420" class="1005" name="cp_V_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="2"/>
<pin id="422" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="cp_V_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="433" class="1005" name="pp_rot_V_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="1"/>
<pin id="435" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_s_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="19"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="442" class="1005" name="pp_tile_V_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="1"/>
<pin id="444" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="pp_tile_V_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="18"/>
<pin id="449" dir="1" index="1" bw="8" slack="18"/>
</pin_list>
<bind>
<opset="pp_tile_V_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="possible_V_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="36" slack="17"/>
<pin id="454" dir="1" index="1" bw="36" slack="17"/>
</pin_list>
<bind>
<opset="possible_V "/>
</bind>
</comp>

<comp id="458" class="1005" name="left_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="11"/>
<pin id="460" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="left_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="14"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_tr_i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="1"/>
<pin id="469" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tr_i "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_40_tr_i_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="1"/>
<pin id="474" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_tr_i "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_42_tr_i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="1"/>
<pin id="480" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_tr_i "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_i_24_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="3"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_24 "/>
</bind>
</comp>

<comp id="487" class="1005" name="pp_tile_V_addr_3_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="1"/>
<pin id="489" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_3 "/>
</bind>
</comp>

<comp id="492" class="1005" name="pp_rot_V_addr_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="1"/>
<pin id="494" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tiles_V_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="colours_V_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="colours_V_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="36" slack="3"/>
<pin id="509" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="colours_V_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_26_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="517" class="1005" name="pp_tile_V_addr_4_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="1"/>
<pin id="519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_4 "/>
</bind>
</comp>

<comp id="522" class="1005" name="pp_rot_V_addr_3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tiles_V_addr_3_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr_3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="colours_V_addr_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="1"/>
<pin id="534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="agg_result_V_i1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="36" slack="1"/>
<pin id="539" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="ntiles_V_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ntiles_V_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="36" slack="1"/>
<pin id="549" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="t_V_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="188"><net_src comp="55" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="208"><net_src comp="55" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="67" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="191" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="250" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="254" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="67" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="184" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="304"><net_src comp="95" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="310"><net_src comp="191" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="306" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="329"><net_src comp="55" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="67" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="347"><net_src comp="95" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="107" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="149" pin="6"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="162" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="365" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="381" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="6" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="195" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="431"><net_src comp="199" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="436"><net_src comp="48" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="441"><net_src comp="204" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="60" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="450"><net_src comp="67" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="455"><net_src comp="224" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="461"><net_src comp="236" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="466"><net_src comp="241" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="246" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="475"><net_src comp="250" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="481"><net_src comp="260" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="486"><net_src comp="277" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="72" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="495"><net_src comp="80" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="500"><net_src comp="88" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="505"><net_src comp="100" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="510"><net_src comp="107" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="515"><net_src comp="311" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="520"><net_src comp="112" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="525"><net_src comp="120" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="530"><net_src comp="128" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="535"><net_src comp="136" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="540"><net_src comp="349" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="545"><net_src comp="356" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="550"><net_src comp="360" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="555"><net_src comp="365" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cp_V | {}
	Port: pp_rot_V | {}
	Port: pp_tile_V | {}
	Port: avail_V | {}
	Port: side_V | {}
	Port: tiles_V | {}
	Port: colours_V | {}
	Port: ntiles_V | {}
  - Chain level:
	State 1
		tmp : 1
		pp_rot_V_addr : 2
		pp_rot_V_load : 3
	State 2
		tmp_s : 1
		stg_28 : 2
		tmp_2 : 1
		stg_30 : 2
		pp_tile_V_load : 1
	State 3
		tmp_1 : 1
		r_V : 2
		possible_V : 3
		stg_39 : 3
		stg_42 : 1
		tmp_tr_i : 1
		tmp_40_tr_i : 1
		tmp_1_i : 2
		tmp_2_i : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		r_V_5 : 1
		r_V_8 : 1
		tmp_i_24 : 2
		stg_74 : 3
		pp_tile_V_addr_3 : 1
		tile_V : 2
		pp_rot_V_addr_2 : 1
		rot_V : 2
	State 15
		r_V_6 : 1
		tmp_19 : 2
		tmp_20 : 3
		tiles_V_addr : 4
		tiles_V_load : 5
	State 16
		tmp_30_i : 1
		colours_V_addr : 2
		colours_V_load : 3
	State 17
		up_V : 1
		tmp_26 : 2
		tmp_i_i2 : 2
		pp_tile_V_addr_4 : 3
		tile_V_4 : 4
		pp_rot_V_addr_3 : 3
		rot_V_4 : 4
	State 18
		r_V_7 : 1
		tmp_21 : 1
		tmp_22 : 2
		tiles_V_addr_3 : 3
		tiles_V_load_2 : 4
	State 19
		tmp_i5 : 1
		colours_V_addr_2 : 2
		colours_V_load_1 : 3
	State 20
		agg_result_V_i1 : 1
		tmp1 : 1
	State 21
		t_V : 1
		tmp_3 : 2
		stg_121 : 3
		tmp_4 : 2
		r_V_10 : 3
		tmp2 : 4
		r_V_2 : 4
		tmp_5 : 4
		stg_127 : 5
		stg_128 : 2
		p_s : 4
		tmp_6 : 4
		stg_132 : 4
		p_0 : 4
		stg_135 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   sdiv   |       grp_fu_254       |   110   |   130   |
|          |       grp_fu_263       |   110   |   130   |
|----------|------------------------|---------|---------|
|          |       tmp1_fu_360      |    0    |    36   |
|    and   |       tmp2_fu_387      |    0    |    36   |
|          |      r_V_2_fu_392      |    0    |    36   |
|          |      tmp_6_fu_409      |    0    |    36   |
|----------|------------------------|---------|---------|
|    shl   |       r_V_fu_214       |    0    |    20   |
|          |      r_V_10_fu_381     |    0    |    20   |
|----------|------------------------|---------|---------|
|    xor   |      r_V_7_fu_325      |    0    |    2    |
|          |       p_s_fu_403       |    0    |    36   |
|----------|------------------------|---------|---------|
|    or    |    possible_V_fu_224   |    0    |    36   |
|----------|------------------------|---------|---------|
|  select  | agg_result_V_i1_fu_349 |    0    |    36   |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_204      |    0    |    1    |
|          |      tmp_i_fu_241      |    0    |    5    |
|   icmp   |     tmp_i_24_fu_277    |    0    |    5    |
|          |      tmp_3_fu_372      |    0    |    5    |
|          |      tmp_5_fu_397      |    0    |    19   |
|----------|------------------------|---------|---------|
|          |       grp_fu_184       |    0    |    2    |
|    add   |      left_V_fu_236     |    0    |    8    |
|          |       t_V_fu_365       |    0    |    8    |
|----------|------------------------|---------|---------|
|    sub   |       up_V_fu_306      |    0    |    8    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_199       |    0    |    0    |
|   sext   |     tmp_tr_i_fu_246    |    0    |    0    |
|          |   tmp_42_tr_i_fu_260   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_1_fu_210      |    0    |    0    |
|          |   tmp_40_tr_i_fu_250   |    0    |    0    |
|          |     tmp_i_i_fu_283     |    0    |    0    |
|          |      tmp_20_fu_296     |    0    |    0    |
|   zext   |     tmp_30_i_fu_301    |    0    |    0    |
|          |     tmp_i_i2_fu_319    |    0    |    0    |
|          |      tmp_22_fu_339     |    0    |    0    |
|          |      tmp_i5_fu_344     |    0    |    0    |
|          |      tmp_4_fu_377      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      r_V_5_fu_269      |    0    |    0    |
|          |      r_V_8_fu_273      |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_19_fu_288     |    0    |    0    |
|          |      tmp_21_fu_331     |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_26_fu_311     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   220   |   615   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| agg_result_V_i1_reg_537|   36   |
| agg_result_V_i_reg_145 |   36   |
|colours_V_addr_2_reg_532|    4   |
| colours_V_addr_reg_502 |    4   |
| colours_V_load_reg_507 |   36   |
|    cp_V_load_reg_420   |    8   |
|     left_V_reg_458     |    8   |
|  ntiles_V_load_reg_542 |    8   |
|   p_058_0_in_reg_159   |    8   |
|       p_0_reg_168      |    1   |
|   possible_V_reg_452   |   36   |
| pp_rot_V_addr_2_reg_492|    6   |
| pp_rot_V_addr_3_reg_522|    6   |
|  pp_rot_V_addr_reg_433 |    6   |
|pp_tile_V_addr_3_reg_487|    6   |
|pp_tile_V_addr_4_reg_517|    6   |
| pp_tile_V_addr_reg_442 |    6   |
| pp_tile_V_load_reg_447 |    8   |
|       t_V_reg_552      |    8   |
| tiles_V_addr_3_reg_527 |    8   |
|  tiles_V_addr_reg_497  |    8   |
|      tmp1_reg_547      |   36   |
|     tmp_26_reg_512     |    1   |
|   tmp_40_tr_i_reg_472  |    9   |
|   tmp_42_tr_i_reg_478  |    9   |
|    tmp_i_24_reg_483    |    1   |
|      tmp_i_reg_463     |    1   |
|       tmp_reg_428      |   64   |
|      tmp_s_reg_438     |    1   |
|    tmp_tr_i_reg_467    |    9   |
+------------------------+--------+
|          Total         |   384  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   6  |   6  |   36   ||    18   |
|  grp_access_fu_55 |  p1  |   2  |   2  |    4   ||    2    |
|  grp_access_fu_67 |  p0  |   6  |   6  |   36   ||    18   |
|  grp_access_fu_95 |  p0  |   4  |   8  |   32   ||    16   |
| grp_access_fu_107 |  p0  |   4  |   4  |   16   ||    8    |
|     grp_fu_254    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_254    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_263    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_263    |  p1  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  || 21.7455 ||    94   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   220  |   615  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   21   |    -   |   94   |
|  Register |    -   |   384  |    -   |
+-----------+--------+--------+--------+
|   Total   |   21   |   604  |   709  |
+-----------+--------+--------+--------+
