// Seed: 43384139
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  assign id_1 = id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1
);
  assign id_3 = id_1;
  wire id_4;
  always @(posedge 1 ^ id_1) begin
    assert (id_0);
  end
  wire id_5;
  wire id_6;
  assign id_5 = 1'd0;
  module_0(
      id_3, id_3
  );
endmodule
module module_2;
  always @(id_1 or posedge 1'b0) begin
    if (id_1) begin
      fork
        for (id_1 = 1'h0; 1; id_1 = 1) #1;
        $display;
      join
    end
  end
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2[1'b0 : 1] ? 1 : 1'd0;
  module_2();
endmodule
