Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Documents/07-stopwatch/stopwatch/testbench_isim_beh.exe -prj /home/ise/Documents/07-stopwatch/stopwatch/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Documents/07-stopwatch/stopwatch/stopwatch.vhd" into library work
Parsing VHDL file "/home/ise/Documents/07-stopwatch/stopwatch/hex_to_7seg.vhd" into library work
Parsing VHDL file "/home/ise/Documents/07-stopwatch/stopwatch/clock_enable.vhd" into library work
Parsing VHDL file "/home/ise/Documents/07-stopwatch/stopwatch/design.vhd" into library work
Parsing VHDL file "/home/ise/Documents/07-stopwatch/stopwatch/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96828 KB
Fuse CPU Usage: 2360 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity clock_enable [\clock_enable(('0','0','0','0','...]
Compiling architecture behavioral of entity hex_to_7seg [hex_to_7seg_default]
Compiling architecture behavioral of entity Stopwatch [stopwatch_default]
Compiling architecture behavioral of entity driver_7seg [driver_7seg_default]
Compiling architecture tb of entity testbench
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/ise/Documents/07-stopwatch/stopwatch/testbench_isim_beh.exe
Fuse Memory Usage: 111632 KB
Fuse CPU Usage: 2690 ms
GCC CPU Usage: 4770 ms
