In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMOption.a_clang_-Os:

Arg.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>:
   0:	ldrb	w8, [x0, #44]
   4:	adrp	x10, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
   8:	ldr	d0, [x10]
   c:	add	x9, x0, #0x40
  10:	and	w8, w8, #0xfc
  14:	stp	x1, x2, [x0]
  18:	stp	x6, x3, [x0, #16]
  1c:	str	x4, [x0, #32]
  20:	str	w5, [x0, #40]
  24:	str	x9, [x0, #48]
  28:	strb	w8, [x0, #44]
  2c:	str	d0, [x0, #56]
  30:	str	xzr, [x0, #80]
  34:	ret

0000000000000038 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>:
  38:	sub	sp, sp, #0x20
  3c:	stp	x29, x30, [sp, #16]
  40:	add	x29, sp, #0x10
  44:	str	x6, [sp, #8]
  48:	ldrb	w9, [x0, #44]
  4c:	adrp	x11, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  50:	ldr	d0, [x11]
  54:	add	x10, x0, #0x40
  58:	mov	x8, x0
  5c:	and	w9, w9, #0xfc
  60:	stp	x1, x2, [x0]
  64:	stp	x7, x3, [x0, #16]
  68:	str	x4, [x0, #32]
  6c:	str	w5, [x0, #40]
  70:	strb	w9, [x0, #44]
  74:	str	x10, [x8, #48]!
  78:	str	d0, [x0, #56]
  7c:	str	xzr, [x0, #80]
  80:	add	x1, sp, #0x8
  84:	mov	x0, x8
  88:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  8c:	ldp	x29, x30, [sp, #16]
  90:	add	sp, sp, #0x20
  94:	ret

0000000000000098 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>:
  98:	sub	sp, sp, #0x30
  9c:	stp	x29, x30, [sp, #16]
  a0:	str	x19, [sp, #32]
  a4:	add	x29, sp, #0x10
  a8:	str	x6, [x29, #24]
  ac:	str	x7, [sp, #8]
  b0:	ldr	x8, [x29, #32]
  b4:	ldrb	w11, [x0, #44]
  b8:	adrp	x10, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  bc:	ldr	d0, [x10]
  c0:	add	x9, x0, #0x40
  c4:	mov	x19, x0
  c8:	str	x8, [x0, #16]
  cc:	and	w8, w11, #0xfc
  d0:	stp	x1, x2, [x0]
  d4:	stp	x3, x4, [x0, #24]
  d8:	str	w5, [x0, #40]
  dc:	strb	w8, [x0, #44]
  e0:	str	x9, [x19, #48]!
  e4:	str	d0, [x0, #56]
  e8:	str	xzr, [x0, #80]
  ec:	add	x1, x29, #0x18
  f0:	mov	x0, x19
  f4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  f8:	add	x1, sp, #0x8
  fc:	mov	x0, x19
 100:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 104:	ldr	x19, [sp, #32]
 108:	ldp	x29, x30, [sp, #16]
 10c:	add	sp, sp, #0x30
 110:	ret

0000000000000114 <_ZN4llvm3opt3ArgD1Ev>:
 114:	stp	x29, x30, [sp, #-48]!
 118:	str	x21, [sp, #16]
 11c:	stp	x20, x19, [sp, #32]
 120:	mov	x29, sp
 124:	ldrb	w8, [x0, #44]
 128:	mov	x19, x0
 12c:	tbz	w8, #1, 188 <_ZN4llvm3opt3ArgD1Ev+0x74>
 130:	ldr	w8, [x19, #56]
 134:	cbz	w8, 188 <_ZN4llvm3opt3ArgD1Ev+0x74>
 138:	mov	x20, xzr
 13c:	sub	x21, x8, #0x1
 140:	ldr	x8, [x19, #48]
 144:	ldr	x0, [x8, x20, lsl #3]
 148:	cbz	x0, 150 <_ZN4llvm3opt3ArgD1Ev+0x3c>
 14c:	bl	0 <_ZdaPv>
 150:	cmp	x21, x20
 154:	b.eq	188 <_ZN4llvm3opt3ArgD1Ev+0x74>  // b.none
 158:	ldr	w8, [x19, #56]
 15c:	add	x20, x20, #0x1
 160:	cmp	x20, x8
 164:	b.cc	140 <_ZN4llvm3opt3ArgD1Ev+0x2c>  // b.lo, b.ul, b.last
 168:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 16c:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 170:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0x95                  	// #149
 184:	bl	0 <__assert_fail>
 188:	ldr	x20, [x19, #80]
 18c:	cbz	x20, 1a0 <_ZN4llvm3opt3ArgD1Ev+0x8c>
 190:	mov	x0, x20
 194:	bl	114 <_ZN4llvm3opt3ArgD1Ev>
 198:	mov	x0, x20
 19c:	bl	0 <_ZdlPv>
 1a0:	ldr	x0, [x19, #48]
 1a4:	add	x8, x19, #0x40
 1a8:	str	xzr, [x19, #80]
 1ac:	cmp	x0, x8
 1b0:	b.eq	1c4 <_ZN4llvm3opt3ArgD1Ev+0xb0>  // b.none
 1b4:	ldp	x20, x19, [sp, #32]
 1b8:	ldr	x21, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	b	0 <free>
 1c4:	ldp	x20, x19, [sp, #32]
 1c8:	ldr	x21, [sp, #16]
 1cc:	ldp	x29, x30, [sp], #48
 1d0:	ret

00000000000001d4 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>:
 1d4:	stp	x29, x30, [sp, #-64]!
 1d8:	stp	x24, x23, [sp, #16]
 1dc:	stp	x22, x21, [sp, #32]
 1e0:	stp	x20, x19, [sp, #48]
 1e4:	mov	x29, sp
 1e8:	mov	x19, x1
 1ec:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1f0:	mov	x20, x0
 1f4:	add	x1, x1, #0x0
 1f8:	mov	w2, #0x1                   	// #1
 1fc:	mov	x0, x19
 200:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 204:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 208:	add	x1, x1, #0x0
 20c:	mov	w2, #0x5                   	// #5
 210:	mov	x0, x19
 214:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 218:	mov	x0, x20
 21c:	mov	x1, x19
 220:	bl	0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 224:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 228:	add	x1, x1, #0x0
 22c:	mov	w2, #0x7                   	// #7
 230:	mov	x0, x19
 234:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 238:	ldr	w1, [x20, #40]
 23c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 240:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 244:	add	x1, x1, #0x0
 248:	mov	w2, #0xa                   	// #10
 24c:	mov	x0, x19
 250:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 254:	ldr	w23, [x20, #56]
 258:	cbz	w23, 2c4 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xf0>
 25c:	adrp	x21, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 260:	adrp	x22, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 264:	mov	x24, xzr
 268:	add	x21, x21, #0x0
 26c:	add	x22, x22, #0x0
 270:	cbz	x24, 284 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xb0>
 274:	mov	w2, #0x2                   	// #2
 278:	mov	x0, x19
 27c:	mov	x1, x22
 280:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 284:	mov	w2, #0x1                   	// #1
 288:	mov	x0, x19
 28c:	mov	x1, x21
 290:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 294:	ldr	w8, [x20, #56]
 298:	cmp	x24, x8
 29c:	b.cs	2e8 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x114>  // b.hs, b.nlast
 2a0:	ldr	x8, [x20, #48]
 2a4:	ldr	x1, [x8, x24, lsl #3]
 2a8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2ac:	mov	w2, #0x1                   	// #1
 2b0:	mov	x1, x21
 2b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2b8:	add	x24, x24, #0x1
 2bc:	cmp	x23, x24
 2c0:	b.ne	270 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x9c>  // b.any
 2c4:	mov	x0, x19
 2c8:	ldp	x20, x19, [sp, #48]
 2cc:	ldp	x22, x21, [sp, #32]
 2d0:	ldp	x24, x23, [sp, #16]
 2d4:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2d8:	add	x1, x1, #0x0
 2dc:	mov	w2, #0x3                   	// #3
 2e0:	ldp	x29, x30, [sp], #64
 2e4:	b	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2e8:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2ec:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2f0:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2f4:	add	x0, x0, #0x0
 2f8:	add	x1, x1, #0x0
 2fc:	add	x3, x3, #0x0
 300:	mov	w2, #0x99                  	// #153
 304:	bl	0 <__assert_fail>

0000000000000308 <_ZNK4llvm3opt3Arg4dumpEv>:
 308:	stp	x29, x30, [sp, #-32]!
 30c:	str	x19, [sp, #16]
 310:	mov	x29, sp
 314:	mov	x19, x0
 318:	bl	0 <_ZN4llvm4dbgsEv>
 31c:	mov	x1, x0
 320:	mov	x0, x19
 324:	ldr	x19, [sp, #16]
 328:	ldp	x29, x30, [sp], #32
 32c:	b	1d4 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>

0000000000000330 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>:
 330:	stp	x29, x30, [sp, #-64]!
 334:	str	x28, [sp, #16]
 338:	stp	x22, x21, [sp, #32]
 33c:	stp	x20, x19, [sp, #48]
 340:	mov	x29, sp
 344:	sub	sp, sp, #0x1d0
 348:	mov	x21, x0
 34c:	ldr	x0, [x0, #80]
 350:	mov	x20, x1
 354:	mov	x19, x8
 358:	cbz	x0, 37c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x4c>
 35c:	mov	x8, x19
 360:	mov	x1, x20
 364:	add	sp, sp, #0x1d0
 368:	ldp	x20, x19, [sp, #48]
 36c:	ldp	x22, x21, [sp, #32]
 370:	ldr	x28, [sp, #16]
 374:	ldp	x29, x30, [sp], #64
 378:	b	330 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
 37c:	stp	xzr, xzr, [sp, #160]
 380:	adrp	x11, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 384:	adrp	x9, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 388:	ldr	x11, [x11]
 38c:	ldr	d0, [x9]
 390:	add	x8, sp, #0xc0
 394:	mov	w10, #0x1                   	// #1
 398:	add	x12, x8, #0x10
 39c:	add	x9, x11, #0x10
 3a0:	add	x0, sp, #0x90
 3a4:	str	w10, [sp, #176]
 3a8:	stp	x8, x12, [sp, #184]
 3ac:	stp	x9, xzr, [sp, #144]
 3b0:	str	d0, [sp, #200]
 3b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3b8:	adrp	x8, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3bc:	ldr	d0, [x8]
 3c0:	mov	x8, sp
 3c4:	add	x8, x8, #0x10
 3c8:	mov	x2, sp
 3cc:	mov	x0, x21
 3d0:	mov	x1, x20
 3d4:	str	x8, [sp]
 3d8:	str	d0, [sp, #8]
 3dc:	bl	4c8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 3e0:	ldr	w9, [sp, #8]
 3e4:	cbz	w9, 448 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x118>
 3e8:	ldr	x8, [sp]
 3ec:	lsl	x9, x9, #3
 3f0:	sub	x20, x9, #0x8
 3f4:	mov	w21, #0x20                  	// #32
 3f8:	mov	x22, x8
 3fc:	cmp	x22, x8
 400:	b.eq	42c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xfc>  // b.none
 404:	ldp	x9, x8, [sp, #160]
 408:	cmp	x8, x9
 40c:	b.cs	420 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xf0>  // b.hs, b.nlast
 410:	add	x9, x8, #0x1
 414:	str	x9, [sp, #168]
 418:	strb	w21, [x8]
 41c:	b	42c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xfc>
 420:	add	x0, sp, #0x90
 424:	mov	w1, #0x20                  	// #32
 428:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 42c:	ldr	x1, [x22], #8
 430:	add	x0, sp, #0x90
 434:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 438:	cbz	x20, 448 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x118>
 43c:	ldr	x8, [sp]
 440:	sub	x20, x20, #0x8
 444:	b	3fc <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xcc>
 448:	ldr	x8, [sp, #184]
 44c:	add	x9, x19, #0x10
 450:	ldr	x1, [x8]
 454:	ldr	w8, [x8, #8]
 458:	str	x9, [x19]
 45c:	cbz	x1, 470 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x140>
 460:	add	x2, x1, x8
 464:	mov	x0, x19
 468:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 46c:	b	478 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x148>
 470:	str	xzr, [x19, #8]
 474:	strb	wzr, [x19, #16]
 478:	ldr	x0, [sp]
 47c:	mov	x8, sp
 480:	add	x8, x8, #0x10
 484:	cmp	x0, x8
 488:	b.eq	490 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x160>  // b.none
 48c:	bl	0 <free>
 490:	add	x0, sp, #0x90
 494:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 498:	ldr	x0, [sp, #192]
 49c:	add	x8, sp, #0xc0
 4a0:	add	x8, x8, #0x10
 4a4:	cmp	x0, x8
 4a8:	b.eq	4b0 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x180>  // b.none
 4ac:	bl	0 <free>
 4b0:	add	sp, sp, #0x1d0
 4b4:	ldp	x20, x19, [sp, #48]
 4b8:	ldp	x22, x21, [sp, #32]
 4bc:	ldr	x28, [sp, #16]
 4c0:	ldp	x29, x30, [sp], #64
 4c4:	ret

00000000000004c8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 4c8:	sub	sp, sp, #0x1c0
 4cc:	stp	x29, x30, [sp, #368]
 4d0:	stp	x28, x25, [sp, #384]
 4d4:	stp	x24, x23, [sp, #400]
 4d8:	stp	x22, x21, [sp, #416]
 4dc:	stp	x20, x19, [sp, #432]
 4e0:	add	x29, sp, #0x170
 4e4:	mov	x19, x2
 4e8:	mov	x21, x1
 4ec:	mov	x20, x0
 4f0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4f4:	cmp	w0, #0x3
 4f8:	b.hi	6f4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x22c>  // b.pmore
 4fc:	adrp	x9, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 500:	mov	w8, w0
 504:	add	x9, x9, #0x0
 508:	adr	x10, 518 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x50>
 50c:	ldrb	w11, [x9, x8]
 510:	add	x10, x10, x11, lsl #2
 514:	br	x10
 518:	stp	xzr, xzr, [sp, #64]
 51c:	adrp	x11, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 520:	adrp	x9, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 524:	ldr	x11, [x11]
 528:	ldr	d0, [x9]
 52c:	add	x8, sp, #0x60
 530:	mov	w10, #0x1                   	// #1
 534:	add	x22, x8, #0x10
 538:	add	x9, x11, #0x10
 53c:	add	x0, sp, #0x30
 540:	str	w10, [sp, #80]
 544:	stp	x8, x22, [sp, #88]
 548:	stp	x9, xzr, [sp, #48]
 54c:	str	d0, [sp, #104]
 550:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 554:	ldp	x1, x2, [x20, #24]
 558:	add	x0, sp, #0x30
 55c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 560:	ldr	w23, [x20, #56]
 564:	cbz	w23, 5c4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xfc>
 568:	mov	x24, xzr
 56c:	mov	w25, #0x2c                  	// #44
 570:	cbz	x24, 59c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xd4>
 574:	ldp	x9, x8, [sp, #64]
 578:	cmp	x8, x9
 57c:	b.cs	590 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xc8>  // b.hs, b.nlast
 580:	add	x9, x8, #0x1
 584:	str	x9, [sp, #72]
 588:	strb	w25, [x8]
 58c:	b	59c <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xd4>
 590:	add	x0, sp, #0x30
 594:	mov	w1, #0x2c                  	// #44
 598:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 59c:	ldr	w8, [x20, #56]
 5a0:	cmp	x24, x8
 5a4:	b.cs	710 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x248>  // b.hs, b.nlast
 5a8:	ldr	x8, [x20, #48]
 5ac:	add	x0, sp, #0x30
 5b0:	ldr	x1, [x8, x24, lsl #3]
 5b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5b8:	add	x24, x24, #0x1
 5bc:	cmp	x23, x24
 5c0:	b.ne	570 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xa8>  // b.any
 5c4:	ldr	x8, [sp, #88]
 5c8:	add	x0, sp, #0x10
 5cc:	mov	x1, sp
 5d0:	ldr	x9, [x8]
 5d4:	ldr	w8, [x8, #8]
 5d8:	stp	x9, x8, [sp]
 5dc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5e0:	add	x1, sp, #0x10
 5e4:	mov	x0, x21
 5e8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5ec:	str	x0, [sp, #40]
 5f0:	add	x1, sp, #0x28
 5f4:	mov	x0, x19
 5f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5fc:	add	x0, sp, #0x30
 600:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 604:	ldr	x0, [sp, #96]
 608:	cmp	x0, x22
 60c:	b.eq	6f4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x22c>  // b.none
 610:	bl	0 <free>
 614:	b	6f4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x22c>
 618:	ldur	q0, [x20, #24]
 61c:	add	x0, sp, #0x60
 620:	add	x1, sp, #0x30
 624:	str	q0, [sp, #48]
 628:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 62c:	add	x1, sp, #0x60
 630:	mov	x0, x21
 634:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 638:	str	x0, [sp, #16]
 63c:	add	x1, sp, #0x10
 640:	mov	x0, x19
 644:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 648:	ldr	x1, [x20, #48]
 64c:	ldr	w8, [x20, #56]
 650:	add	x2, x1, x8, lsl #3
 654:	b	6ec <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x224>
 658:	ldr	w8, [x20, #56]
 65c:	cbz	w8, 710 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x248>
 660:	ldr	x8, [x20, #48]
 664:	ldr	w25, [x20, #40]
 668:	ldp	x24, x23, [x20, #24]
 66c:	ldr	x22, [x8]
 670:	cbz	x22, 6b0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x1e8>
 674:	mov	x0, x22
 678:	bl	0 <strlen>
 67c:	mov	x5, x0
 680:	b	6b4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x1ec>
 684:	ldr	x1, [x20, #48]
 688:	ldr	w8, [x20, #56]
 68c:	mov	x0, x19
 690:	ldp	x20, x19, [sp, #432]
 694:	ldp	x22, x21, [sp, #416]
 698:	ldp	x24, x23, [sp, #400]
 69c:	ldp	x28, x25, [sp, #384]
 6a0:	ldp	x29, x30, [sp, #368]
 6a4:	add	x2, x1, x8, lsl #3
 6a8:	add	sp, sp, #0x1c0
 6ac:	b	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6b0:	mov	x5, xzr
 6b4:	mov	x0, x21
 6b8:	mov	w1, w25
 6bc:	mov	x2, x24
 6c0:	mov	x3, x23
 6c4:	mov	x4, x22
 6c8:	bl	0 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>
 6cc:	str	x0, [sp, #96]
 6d0:	add	x1, sp, #0x60
 6d4:	mov	x0, x19
 6d8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6dc:	ldr	x8, [x20, #48]
 6e0:	ldr	w9, [x20, #56]
 6e4:	add	x1, x8, #0x8
 6e8:	add	x2, x8, x9, lsl #3
 6ec:	mov	x0, x19
 6f0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6f4:	ldp	x20, x19, [sp, #432]
 6f8:	ldp	x22, x21, [sp, #416]
 6fc:	ldp	x24, x23, [sp, #400]
 700:	ldp	x28, x25, [sp, #384]
 704:	ldp	x29, x30, [sp, #368]
 708:	add	sp, sp, #0x1c0
 70c:	ret
 710:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 714:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 718:	adrp	x3, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 71c:	add	x0, x0, #0x0
 720:	add	x1, x1, #0x0
 724:	add	x3, x3, #0x0
 728:	mov	w2, #0x99                  	// #153
 72c:	bl	0 <__assert_fail>

0000000000000730 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 730:	ldr	x8, [x0]
 734:	ldrb	w8, [x8, #38]
 738:	tbnz	w8, #1, 740 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x10>
 73c:	b	4c8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 740:	ldr	x1, [x0, #48]
 744:	ldr	w8, [x0, #56]
 748:	mov	x0, x2
 74c:	add	x8, x1, x8, lsl #3
 750:	mov	x2, x8
 754:	b	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	w8, w9, [x0, #8]
  18:	sub	x21, x2, x1
  1c:	asr	x23, x21, #3
  20:	mov	x22, x2
  24:	sub	x9, x9, x8
  28:	mov	x20, x1
  2c:	mov	x19, x0
  30:	cmp	x23, x9
  34:	b.ls	4c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x4c>  // b.plast
  38:	add	x2, x23, x8
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  4c:	cmp	x20, x22
  50:	b.eq	6c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x6c>  // b.none
  54:	ldr	x8, [x19]
  58:	ldr	w9, [x19, #8]
  5c:	mov	x1, x20
  60:	mov	x2, x21
  64:	add	x0, x8, x9, lsl #3
  68:	bl	0 <memcpy>
  6c:	ldp	w8, w9, [x19, #8]
  70:	add	x8, x23, x8
  74:	cmp	x8, x9
  78:	b.hi	94 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x94>  // b.pmore
  7c:	str	w8, [x19, #8]
  80:	ldp	x20, x19, [sp, #48]
  84:	ldp	x22, x21, [sp, #32]
  88:	ldr	x23, [sp, #16]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  9c:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  a0:	add	x0, x0, #0x0
  a4:	add	x1, x1, #0x0
  a8:	add	x3, x3, #0x0
  ac:	mov	w2, #0x43                  	// #67
  b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option14getRenderStyleEv:

0000000000000000 <_ZNK4llvm3opt6Option14getRenderStyleEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldrh	w9, [x8, #38]
  10:	tbnz	w9, #2, 38 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x38>
  14:	tbnz	w9, #3, 40 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x40>
  18:	cbz	x8, 4c <_ZNK4llvm3opt6Option14getRenderStyleEv+0x4c>
  1c:	ldrsb	x8, [x8, #36]
  20:	cmp	x8, #0xd
  24:	b.cs	6c <_ZNK4llvm3opt6Option14getRenderStyleEv+0x6c>  // b.hs, b.nlast
  28:	adrp	x9, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  2c:	add	x9, x9, #0x0
  30:	ldr	w0, [x9, x8, lsl #2]
  34:	b	44 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x44>
  38:	mov	w0, #0x1                   	// #1
  3c:	b	44 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x44>
  40:	mov	w0, #0x2                   	// #2
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  50:	adrp	x1, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  58:	add	x0, x0, #0x0
  5c:	add	x1, x1, #0x0
  60:	add	x3, x3, #0x0
  64:	mov	w2, #0x5d                  	// #93
  68:	bl	0 <__assert_fail>
  6c:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  70:	adrp	x1, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0xa6                  	// #166
  80:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	sub	sp, sp, #0x140
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x20, x19, [sp, #304]
  10:	add	x29, sp, #0x110
  14:	adrp	x9, 0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  18:	ldr	d0, [x9]
  1c:	mov	x8, x1
  20:	mov	x9, sp
  24:	mov	x19, x0
  28:	add	x20, x9, #0x10
  2c:	mov	x1, sp
  30:	mov	x0, x8
  34:	str	x20, [sp]
  38:	str	d0, [sp, #8]
  3c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  40:	ldr	x8, [x19]
  44:	mov	x2, x0
  48:	mov	x3, x1
  4c:	mov	x0, x19
  50:	ldr	x8, [x8, #16]
  54:	mov	x1, x2
  58:	mov	x2, x3
  5c:	blr	x8
  60:	ldr	x8, [sp]
  64:	mov	x19, x0
  68:	cmp	x8, x20
  6c:	b.eq	78 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x78>  // b.none
  70:	mov	x0, x8
  74:	bl	0 <free>
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #304]
  80:	ldr	x28, [sp, #288]
  84:	ldp	x29, x30, [sp, #272]
  88:	add	sp, sp, #0x140
  8c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm11raw_ostream13SetUnbufferedEv+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	mov	x1, xzr
  34:	mov	x2, xzr
  38:	mov	w3, wzr
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #17]
  10:	mov	x19, x1
  14:	cmp	w8, #0x1
  18:	b.ne	3c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x3c>  // b.any
  1c:	ldrb	w8, [x0, #16]
  20:	sub	w9, w8, #0x3
  24:	cmp	w9, #0x4
  28:	b.cc	34 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x34>  // b.lo, b.ul, b.last
  2c:	cmp	w8, #0x1
  30:	b.ne	3c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x3c>  // b.any
  34:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  38:	b	4c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x4c>
  3c:	mov	x1, x19
  40:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  44:	ldr	x0, [x19]
  48:	ldr	w1, [x19, #8]
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #17]
  10:	cmp	w8, #0x1
  14:	b.ne	90 <_ZNK4llvm5Twine18getSingleStringRefEv+0x90>  // b.any
  18:	ldrb	w8, [x0, #16]
  1c:	sub	w8, w8, #0x1
  20:	cmp	w8, #0x5
  24:	b.hi	90 <_ZNK4llvm5Twine18getSingleStringRefEv+0x90>  // b.pmore
  28:	adrp	x9, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  2c:	add	x9, x9, #0x0
  30:	adr	x10, 48 <_ZNK4llvm5Twine18getSingleStringRefEv+0x48>
  34:	ldrb	w11, [x9, x8]
  38:	add	x10, x10, x11, lsl #2
  3c:	mov	x19, xzr
  40:	mov	x1, xzr
  44:	br	x10
  48:	ldr	x8, [x0]
  4c:	ldp	x19, x1, [x8]
  50:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  54:	ldr	x19, [x0]
  58:	cbz	x19, 7c <_ZNK4llvm5Twine18getSingleStringRefEv+0x7c>
  5c:	mov	x0, x19
  60:	bl	0 <strlen>
  64:	mov	x1, x0
  68:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  6c:	ldr	x8, [x0]
  70:	ldr	x19, [x8]
  74:	ldr	w1, [x8, #8]
  78:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  7c:	mov	x1, xzr
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  94:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  98:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x1b8                 	// #440
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

ArgList.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>:
       0:	sub	sp, sp, #0x80
       4:	stp	x29, x30, [sp, #80]
       8:	stp	x22, x21, [sp, #96]
       c:	stp	x20, x19, [sp, #112]
      10:	add	x29, sp, #0x50
      14:	mov	x19, x0
      18:	stur	x1, [x29, #-8]
      1c:	add	x0, x0, #0x8
      20:	sub	x1, x29, #0x8
      24:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      28:	ldur	x0, [x29, #-8]
      2c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      30:	stp	x0, x1, [x29, #-24]
      34:	cbz	x0, b0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0xb0>
      38:	mov	x8, sp
      3c:	add	x20, x19, #0x98
      40:	orr	x21, x8, #0x4
      44:	mov	w22, #0xffffffff            	// #-1
      48:	ldr	w8, [x0, #32]
      4c:	stur	x22, [sp, #20]
      50:	mov	x1, sp
      54:	mov	x0, x20
      58:	str	w8, [sp, #16]
      5c:	ldr	x8, [sp, #16]
      60:	mov	x2, x21
      64:	str	wzr, [sp, #8]
      68:	str	x8, [sp]
      6c:	add	x8, sp, #0x10
      70:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      74:	ldp	x8, x9, [sp, #16]
      78:	ldr	x8, [x8]
      7c:	cmp	x8, x9
      80:	b.ne	c4 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0xc4>  // b.any
      84:	ldr	x8, [sp, #32]
      88:	ldr	w9, [x19, #16]
      8c:	sub	x0, x29, #0x18
      90:	ldr	w10, [x8, #4]
      94:	sub	w11, w9, #0x1
      98:	cmp	w11, w10
      9c:	csel	w10, w11, w10, cc  // cc = lo, ul, last
      a0:	stp	w10, w9, [x8, #4]
      a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      a8:	stp	x0, x1, [x29, #-24]
      ac:	cbnz	x0, 48 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x48>
      b0:	ldp	x20, x19, [sp, #112]
      b4:	ldp	x22, x21, [sp, #96]
      b8:	ldp	x29, x30, [sp, #80]
      bc:	add	sp, sp, #0x80
      c0:	ret
      c4:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      c8:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      cc:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      d0:	add	x0, x0, #0x0
      d4:	add	x1, x1, #0x0
      d8:	add	x3, x3, #0x0
      dc:	mov	w2, #0x4b9                 	// #1209
      e0:	bl	0 <__assert_fail>

00000000000000e4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE>:
      e4:	sub	sp, sp, #0x80
      e8:	stp	x29, x30, [sp, #80]
      ec:	str	x21, [sp, #96]
      f0:	stp	x20, x19, [sp, #112]
      f4:	add	x29, sp, #0x50
      f8:	mov	x19, x1
      fc:	and	x1, x1, #0xffffffff
     100:	add	x8, sp, #0x20
     104:	mov	x20, x0
     108:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     10c:	ldr	q0, [sp, #32]
     110:	ldp	x9, x21, [sp, #48]
     114:	str	q0, [sp]
     118:	ldr	x8, [sp]
     11c:	str	x9, [sp, #16]
     120:	cmp	x8, x21
     124:	b.eq	14c <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x68>  // b.none
     128:	str	xzr, [x8]
     12c:	ldr	x8, [sp]
     130:	mov	x0, sp
     134:	add	x8, x8, #0x8
     138:	str	x8, [sp]
     13c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     140:	ldr	x8, [sp]
     144:	cmp	x8, x21
     148:	b.ne	128 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x44>  // b.any
     14c:	add	x0, x20, #0x98
     150:	add	x1, sp, #0x20
     154:	str	w19, [sp, #32]
     158:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     15c:	ldp	x20, x19, [sp, #112]
     160:	ldr	x21, [sp, #96]
     164:	ldp	x29, x30, [sp, #80]
     168:	add	sp, sp, #0x80
     16c:	ret

0000000000000170 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>:
     170:	sub	sp, sp, #0x80
     174:	stp	x29, x30, [sp, #64]
     178:	stp	x24, x23, [sp, #80]
     17c:	stp	x22, x21, [sp, #96]
     180:	stp	x20, x19, [sp, #112]
     184:	add	x29, sp, #0x40
     188:	cbz	x2, 220 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xb0>
     18c:	mov	x19, x1
     190:	mov	w21, wzr
     194:	add	x20, x0, #0x98
     198:	lsl	x23, x2, #2
     19c:	mov	w22, #0xffffffff            	// #-1
     1a0:	mov	w24, #0xc                   	// #12
     1a4:	ldr	w8, [x19]
     1a8:	mov	x1, sp
     1ac:	mov	x0, x20
     1b0:	str	w8, [sp]
     1b4:	add	x8, sp, #0x20
     1b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1bc:	ldp	x10, x8, [x20]
     1c0:	ldr	w9, [x20, #24]
     1c4:	add	x0, sp, #0x20
     1c8:	mov	x1, sp
     1cc:	stp	x20, x10, [sp]
     1d0:	madd	x8, x9, x24, x8
     1d4:	stp	x8, x8, [sp, #16]
     1d8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1dc:	tbz	w0, #0, 208 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x98>
     1e0:	ldp	x8, x9, [sp, #32]
     1e4:	ldr	x8, [x8]
     1e8:	cmp	x8, x9
     1ec:	b.ne	248 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xd8>  // b.any
     1f0:	ldr	x8, [sp, #48]
     1f4:	ldp	w9, w8, [x8, #4]
     1f8:	cmp	w9, w22
     1fc:	csel	w22, w9, w22, cc  // cc = lo, ul, last
     200:	cmp	w21, w8
     204:	csel	w21, w8, w21, cc  // cc = lo, ul, last
     208:	subs	x23, x23, #0x4
     20c:	add	x19, x19, #0x4
     210:	b.ne	1a4 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x34>  // b.any
     214:	cmn	w22, #0x1
     218:	b.ne	228 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xb8>  // b.any
     21c:	b	224 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xb4>
     220:	mov	w21, wzr
     224:	mov	w22, wzr
     228:	mov	w0, w22
     22c:	bfi	x0, x21, #32, #32
     230:	ldp	x20, x19, [sp, #112]
     234:	ldp	x22, x21, [sp, #96]
     238:	ldp	x24, x23, [sp, #80]
     23c:	ldp	x29, x30, [sp, #64]
     240:	add	sp, sp, #0x80
     244:	ret
     248:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     24c:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     250:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     254:	add	x0, x0, #0x0
     258:	add	x1, x1, #0x0
     25c:	add	x3, x3, #0x0
     260:	mov	w2, #0x4b9                 	// #1209
     264:	bl	0 <__assert_fail>

0000000000000268 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>:
     268:	stp	x29, x30, [sp, #-32]!
     26c:	stp	x20, x19, [sp, #16]
     270:	mov	x29, sp
     274:	and	x20, x1, #0xffffffff
     278:	and	x2, x2, #0xffffffff
     27c:	mov	x1, x20
     280:	mov	w19, w3
     284:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     288:	cbz	x0, 29c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x34>
     28c:	mov	x1, x20
     290:	ldp	x20, x19, [sp, #16]
     294:	ldp	x29, x30, [sp], #32
     298:	b	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     29c:	and	w0, w19, #0x1
     2a0:	ldp	x20, x19, [sp, #16]
     2a4:	ldp	x29, x30, [sp], #32
     2a8:	ret

00000000000002ac <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b>:
     2ac:	stp	x29, x30, [sp, #-48]!
     2b0:	stp	x22, x21, [sp, #16]
     2b4:	stp	x20, x19, [sp, #32]
     2b8:	mov	x29, sp
     2bc:	and	x21, x1, #0xffffffff
     2c0:	and	x20, x2, #0xffffffff
     2c4:	and	x3, x3, #0xffffffff
     2c8:	mov	x1, x21
     2cc:	mov	x2, x20
     2d0:	mov	w19, w4
     2d4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2d8:	cbz	x0, 2f0 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x44>
     2dc:	mov	x1, x21
     2e0:	mov	x22, x0
     2e4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     2e8:	tbz	w0, #0, 304 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x58>
     2ec:	mov	w19, #0x1                   	// #1
     2f0:	and	w0, w19, #0x1
     2f4:	ldp	x20, x19, [sp, #32]
     2f8:	ldp	x22, x21, [sp, #16]
     2fc:	ldp	x29, x30, [sp], #48
     300:	ret
     304:	mov	x0, x22
     308:	mov	x1, x20
     30c:	ldp	x20, x19, [sp, #32]
     310:	ldp	x22, x21, [sp, #16]
     314:	ldp	x29, x30, [sp], #48
     318:	b	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>

000000000000031c <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>:
     31c:	stp	x29, x30, [sp, #-32]!
     320:	stp	x20, x19, [sp, #16]
     324:	mov	x29, sp
     328:	and	x1, x1, #0xffffffff
     32c:	mov	x20, x3
     330:	mov	x19, x2
     334:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     338:	cbz	x0, 364 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x48>
     33c:	ldr	w8, [x0, #56]
     340:	cbz	w8, 378 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x5c>
     344:	ldr	x8, [x0, #48]
     348:	ldr	x19, [x8]
     34c:	cbz	x19, 360 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x44>
     350:	mov	x0, x19
     354:	bl	0 <strlen>
     358:	mov	x20, x0
     35c:	b	364 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x48>
     360:	mov	x20, xzr
     364:	mov	x0, x19
     368:	mov	x1, x20
     36c:	ldp	x20, x19, [sp, #16]
     370:	ldp	x29, x30, [sp], #32
     374:	ret
     378:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     37c:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     380:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     384:	add	x0, x0, #0x0
     388:	add	x1, x1, #0x0
     38c:	add	x3, x3, #0x0
     390:	mov	w2, #0x99                  	// #153
     394:	bl	0 <__assert_fail>

0000000000000398 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE>:
     398:	sub	sp, sp, #0xb0
     39c:	stp	x29, x30, [sp, #144]
     3a0:	stp	x20, x19, [sp, #160]
     3a4:	add	x29, sp, #0x90
     3a8:	mov	x19, x8
     3ac:	adrp	x8, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     3b0:	ldr	d0, [x8]
     3b4:	mov	x8, sp
     3b8:	add	x20, x8, #0x10
     3bc:	and	x2, x1, #0xffffffff
     3c0:	mov	x1, sp
     3c4:	mov	x3, xzr
     3c8:	mov	x4, xzr
     3cc:	str	x20, [sp]
     3d0:	str	d0, [sp, #8]
     3d4:	bl	414 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>
     3d8:	ldr	x1, [sp]
     3dc:	ldr	w8, [sp, #8]
     3e0:	mov	x0, x19
     3e4:	stp	xzr, xzr, [x19]
     3e8:	str	xzr, [x19, #16]
     3ec:	add	x2, x1, x8, lsl #3
     3f0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     3f4:	ldr	x0, [sp]
     3f8:	cmp	x0, x20
     3fc:	b.eq	404 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE+0x6c>  // b.none
     400:	bl	0 <free>
     404:	ldp	x20, x19, [sp, #160]
     408:	ldp	x29, x30, [sp, #144]
     40c:	add	sp, sp, #0xb0
     410:	ret

0000000000000414 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     414:	sub	sp, sp, #0x80
     418:	stp	x29, x30, [sp, #96]
     41c:	stp	x20, x19, [sp, #112]
     420:	add	x29, sp, #0x60
     424:	mov	x19, x1
     428:	and	x1, x2, #0xffffffff
     42c:	and	x2, x3, #0xffffffff
     430:	and	x3, x4, #0xffffffff
     434:	add	x8, sp, #0x20
     438:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     43c:	ldp	q0, q1, [sp, #32]
     440:	ldr	x20, [sp, #64]
     444:	stp	q0, q1, [sp]
     448:	ldr	x8, [sp]
     44c:	cmp	x8, x20
     450:	b.eq	4a4 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x90>  // b.none
     454:	ldr	x8, [x8]
     458:	mov	x0, x19
     45c:	ldr	x9, [x8, #16]
     460:	cmp	x9, #0x0
     464:	csel	x9, x8, x9, eq  // eq = none
     468:	ldrb	w10, [x9, #44]
     46c:	orr	w10, w10, #0x1
     470:	strb	w10, [x9, #44]
     474:	ldr	x1, [x8, #48]
     478:	ldr	w8, [x8, #56]
     47c:	add	x2, x1, x8, lsl #3
     480:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     484:	ldr	x8, [sp]
     488:	mov	x0, sp
     48c:	add	x8, x8, #0x8
     490:	str	x8, [sp]
     494:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     498:	ldr	x8, [sp]
     49c:	cmp	x8, x20
     4a0:	b.ne	454 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x40>  // b.any
     4a4:	ldp	x20, x19, [sp, #112]
     4a8:	ldp	x29, x30, [sp, #96]
     4ac:	add	sp, sp, #0x80
     4b0:	ret

00000000000004b4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>:
     4b4:	sub	sp, sp, #0x80
     4b8:	stp	x29, x30, [sp, #32]
     4bc:	stp	x28, x27, [sp, #48]
     4c0:	stp	x26, x25, [sp, #64]
     4c4:	stp	x24, x23, [sp, #80]
     4c8:	stp	x22, x21, [sp, #96]
     4cc:	stp	x20, x19, [sp, #112]
     4d0:	add	x29, sp, #0x20
     4d4:	ldr	x26, [x0, #8]
     4d8:	ldr	w8, [x0, #16]
     4dc:	mov	x19, x5
     4e0:	mov	x21, x3
     4e4:	mov	x23, x2
     4e8:	mov	x24, x0
     4ec:	add	x27, x26, x8, lsl #3
     4f0:	stur	x4, [x29, #-8]
     4f4:	str	x1, [sp, #8]
     4f8:	cbz	w8, 518 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x64>
     4fc:	lsl	x8, x8, #3
     500:	ldr	x9, [x26]
     504:	cbnz	x9, 518 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x64>
     508:	subs	x8, x8, #0x8
     50c:	add	x26, x26, #0x8
     510:	b.ne	500 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x4c>  // b.any
     514:	mov	x26, x27
     518:	cmp	x26, x27
     51c:	b.eq	5fc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x148>  // b.none
     520:	lsl	x8, x19, #2
     524:	sub	x8, x8, #0x4
     528:	str	x8, [sp, #16]
     52c:	lsl	x8, x21, #2
     530:	str	x8, [sp]
     534:	ldr	x25, [x26]
     538:	cbz	x19, 580 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xcc>
     53c:	ldr	x28, [sp, #16]
     540:	ldur	x20, [x29, #-8]
     544:	mov	w22, wzr
     548:	ldr	w1, [x20], #4
     54c:	mov	x0, x25
     550:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     554:	orr	w22, w22, w0
     558:	tbnz	w0, #0, 56c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xb8>
     55c:	sub	x8, x28, #0x4
     560:	mov	x9, x28
     564:	mov	x28, x8
     568:	cbnz	x9, 548 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x94>
     56c:	cmp	x21, #0x0
     570:	cset	w8, eq  // eq = none
     574:	orr	w8, w22, w8
     578:	tbz	w8, #0, 584 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xd0>
     57c:	b	5d0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x11c>
     580:	cbz	x21, 5d0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x11c>
     584:	ldr	x20, [sp]
     588:	mov	x22, x23
     58c:	ldr	w1, [x22], #4
     590:	mov	x0, x25
     594:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     598:	tbnz	w0, #0, 5a8 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xf4>
     59c:	subs	x20, x20, #0x4
     5a0:	b.ne	58c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xd8>  // b.any
     5a4:	b	5d0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x11c>
     5a8:	ldr	x8, [x25, #16]
     5ac:	ldr	x2, [sp, #8]
     5b0:	mov	x0, x25
     5b4:	mov	x1, x24
     5b8:	cmp	x8, #0x0
     5bc:	csel	x8, x25, x8, eq  // eq = none
     5c0:	ldrb	w9, [x8, #44]
     5c4:	orr	w9, w9, #0x1
     5c8:	strb	w9, [x8, #44]
     5cc:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     5d0:	add	x26, x26, #0x8
     5d4:	cmp	x26, x27
     5d8:	b.eq	5fc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x148>  // b.none
     5dc:	ldr	x8, [x26]
     5e0:	cbnz	x8, 5f4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x140>
     5e4:	add	x26, x26, #0x8
     5e8:	cmp	x27, x26
     5ec:	b.ne	5dc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x128>  // b.any
     5f0:	b	5fc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x148>
     5f4:	cmp	x27, x26
     5f8:	b.ne	534 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x80>  // b.any
     5fc:	ldp	x20, x19, [sp, #112]
     600:	ldp	x22, x21, [sp, #96]
     604:	ldp	x24, x23, [sp, #80]
     608:	ldp	x26, x25, [sp, #64]
     60c:	ldp	x28, x27, [sp, #48]
     610:	ldp	x29, x30, [sp, #32]
     614:	add	sp, sp, #0x80
     618:	ret

000000000000061c <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEE>:
     61c:	mov	x4, xzr
     620:	mov	x5, xzr
     624:	b	4b4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>

0000000000000628 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     628:	sub	sp, sp, #0x90
     62c:	stp	x29, x30, [sp, #96]
     630:	str	x21, [sp, #112]
     634:	stp	x20, x19, [sp, #128]
     638:	add	x29, sp, #0x60
     63c:	mov	x19, x1
     640:	and	x1, x2, #0xffffffff
     644:	and	x2, x3, #0xffffffff
     648:	and	x3, x4, #0xffffffff
     64c:	add	x8, sp, #0x20
     650:	mov	x20, x0
     654:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     658:	ldp	q0, q1, [sp, #32]
     65c:	ldr	x21, [sp, #64]
     660:	stp	q0, q1, [sp]
     664:	ldr	x8, [sp]
     668:	cmp	x8, x21
     66c:	b.eq	6b8 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x90>  // b.none
     670:	ldr	x0, [x8]
     674:	mov	x1, x20
     678:	mov	x2, x19
     67c:	ldr	x8, [x0, #16]
     680:	cmp	x8, #0x0
     684:	csel	x8, x0, x8, eq  // eq = none
     688:	ldrb	w9, [x8, #44]
     68c:	orr	w9, w9, #0x1
     690:	strb	w9, [x8, #44]
     694:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     698:	ldr	x8, [sp]
     69c:	mov	x0, sp
     6a0:	add	x8, x8, #0x8
     6a4:	str	x8, [sp]
     6a8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6ac:	ldr	x8, [sp]
     6b0:	cmp	x8, x21
     6b4:	b.ne	670 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x48>  // b.any
     6b8:	ldp	x20, x19, [sp, #128]
     6bc:	ldr	x21, [sp, #112]
     6c0:	ldp	x29, x30, [sp, #96]
     6c4:	add	sp, sp, #0x90
     6c8:	ret

00000000000006cc <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b>:
     6cc:	sub	sp, sp, #0xc0
     6d0:	stp	x29, x30, [sp, #128]
     6d4:	str	x23, [sp, #144]
     6d8:	stp	x22, x21, [sp, #160]
     6dc:	stp	x20, x19, [sp, #176]
     6e0:	add	x29, sp, #0x80
     6e4:	mov	x20, x1
     6e8:	and	x1, x2, #0xffffffff
     6ec:	sub	x8, x29, #0x30
     6f0:	mov	w19, w4
     6f4:	mov	x21, x0
     6f8:	str	x3, [x29, #24]
     6fc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     700:	ldur	q0, [x29, #-48]
     704:	ldp	x9, x22, [x29, #-32]
     708:	str	q0, [sp, #48]
     70c:	ldr	x8, [sp, #48]
     710:	str	x9, [sp, #64]
     714:	cmp	x8, x22
     718:	b.eq	7d0 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x104>  // b.none
     71c:	ldr	x23, [x8]
     720:	ldr	x8, [x23, #16]
     724:	cmp	x8, #0x0
     728:	csel	x8, x23, x8, eq  // eq = none
     72c:	ldrb	w9, [x8, #44]
     730:	orr	w9, w9, #0x1
     734:	strb	w9, [x8, #44]
     738:	tbz	w19, #0, 784 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xb8>
     73c:	ldr	x0, [x29, #24]
     740:	str	x0, [sp]
     744:	cbz	x0, 74c <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x80>
     748:	bl	0 <strlen>
     74c:	str	x0, [sp, #8]
     750:	ldr	w8, [x23, #56]
     754:	cbz	w8, 7e8 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x11c>
     758:	ldr	x8, [x23, #48]
     75c:	add	x0, sp, #0x10
     760:	mov	x1, sp
     764:	ldr	x2, [x8]
     768:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     76c:	add	x1, sp, #0x10
     770:	mov	x0, x21
     774:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     778:	str	x0, [sp, #40]
     77c:	add	x1, sp, #0x28
     780:	b	7a8 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xdc>
     784:	add	x1, x29, #0x18
     788:	mov	x0, x20
     78c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     790:	ldr	w8, [x23, #56]
     794:	cbz	w8, 7e8 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x11c>
     798:	ldr	x8, [x23, #48]
     79c:	add	x1, sp, #0x10
     7a0:	ldr	x8, [x8]
     7a4:	str	x8, [sp, #16]
     7a8:	mov	x0, x20
     7ac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7b0:	ldr	x8, [sp, #48]
     7b4:	add	x0, sp, #0x30
     7b8:	add	x8, x8, #0x8
     7bc:	str	x8, [sp, #48]
     7c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7c4:	ldr	x8, [sp, #48]
     7c8:	cmp	x8, x22
     7cc:	b.ne	71c <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x50>  // b.any
     7d0:	ldp	x20, x19, [sp, #176]
     7d4:	ldp	x22, x21, [sp, #160]
     7d8:	ldr	x23, [sp, #144]
     7dc:	ldp	x29, x30, [sp, #128]
     7e0:	add	sp, sp, #0xc0
     7e4:	ret
     7e8:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7ec:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7f0:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7f4:	add	x0, x0, #0x0
     7f8:	add	x1, x1, #0x0
     7fc:	add	x3, x3, #0x0
     800:	mov	w2, #0x99                  	// #153
     804:	bl	0 <__assert_fail>

0000000000000808 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE>:
     808:	sub	sp, sp, #0x70
     80c:	stp	x29, x30, [sp, #80]
     810:	str	x19, [sp, #96]
     814:	add	x29, sp, #0x50
     818:	and	x1, x1, #0xffffffff
     81c:	add	x8, sp, #0x20
     820:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     824:	ldr	q0, [sp, #32]
     828:	ldp	x9, x19, [sp, #48]
     82c:	str	q0, [sp]
     830:	ldr	x8, [sp]
     834:	str	x9, [sp, #16]
     838:	cmp	x8, x19
     83c:	b.eq	874 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x6c>  // b.none
     840:	ldr	x9, [x8], #8
     844:	mov	x0, sp
     848:	ldr	x10, [x9, #16]
     84c:	cmp	x10, #0x0
     850:	csel	x9, x9, x10, eq  // eq = none
     854:	ldrb	w10, [x9, #44]
     858:	orr	w10, w10, #0x1
     85c:	strb	w10, [x9, #44]
     860:	str	x8, [sp]
     864:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     868:	ldr	x8, [sp]
     86c:	cmp	x8, x19
     870:	b.ne	840 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x38>  // b.any
     874:	ldr	x19, [sp, #96]
     878:	ldp	x29, x30, [sp, #80]
     87c:	add	sp, sp, #0x70
     880:	ret

0000000000000884 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv>:
     884:	ldr	x8, [x0, #8]
     888:	ldr	w10, [x0, #16]
     88c:	add	x9, x8, x10, lsl #3
     890:	cbz	w10, 8b0 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x2c>
     894:	lsl	x10, x10, #3
     898:	ldr	x11, [x8]
     89c:	cbnz	x11, 8b0 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x2c>
     8a0:	subs	x10, x10, #0x8
     8a4:	add	x8, x8, #0x8
     8a8:	b.ne	898 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x14>  // b.any
     8ac:	mov	x8, x9
     8b0:	cmp	x8, x9
     8b4:	b.eq	904 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x80>  // b.none
     8b8:	ldr	x10, [x8]
     8bc:	ldr	x11, [x10, #16]
     8c0:	cmp	x11, #0x0
     8c4:	csel	x10, x10, x11, eq  // eq = none
     8c8:	ldrb	w11, [x10, #44]
     8cc:	tbnz	w11, #0, 8d8 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x54>
     8d0:	orr	w11, w11, #0x1
     8d4:	strb	w11, [x10, #44]
     8d8:	add	x8, x8, #0x8
     8dc:	cmp	x8, x9
     8e0:	b.eq	904 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x80>  // b.none
     8e4:	ldr	x10, [x8]
     8e8:	cbnz	x10, 8fc <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x78>
     8ec:	add	x8, x8, #0x8
     8f0:	cmp	x9, x8
     8f4:	b.ne	8e4 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x60>  // b.any
     8f8:	b	904 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x80>
     8fc:	cmp	x9, x8
     900:	b.ne	8b8 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x34>  // b.any
     904:	ret

0000000000000908 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>:
     908:	sub	sp, sp, #0xc0
     90c:	stp	x29, x30, [sp, #112]
     910:	str	x25, [sp, #128]
     914:	stp	x24, x23, [sp, #144]
     918:	stp	x22, x21, [sp, #160]
     91c:	stp	x20, x19, [sp, #176]
     920:	add	x29, sp, #0x70
     924:	stp	x2, x3, [x29, #-16]
     928:	stp	x4, x5, [x29, #-32]
     92c:	ldr	x8, [x0]
     930:	mov	x20, x5
     934:	mov	x21, x4
     938:	mov	x23, x3
     93c:	ldr	x8, [x8]
     940:	mov	x24, x2
     944:	mov	x19, x0
     948:	blr	x8
     94c:	mov	x22, x0
     950:	cbz	x0, 964 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x5c>
     954:	mov	x0, x22
     958:	bl	0 <strlen>
     95c:	mov	x25, x0
     960:	b	968 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x60>
     964:	mov	x25, xzr
     968:	add	x8, x20, x23
     96c:	cmp	x25, x8
     970:	b.ne	9b8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xb0>  // b.any
     974:	cmp	x25, x23
     978:	b.cc	9b8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xb0>  // b.lo, b.ul, b.last
     97c:	cbz	x23, 994 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x8c>
     980:	mov	x0, x22
     984:	mov	x1, x24
     988:	mov	x2, x23
     98c:	bl	0 <bcmp>
     990:	cbnz	w0, 9b8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xb0>
     994:	cmp	x25, x20
     998:	b.cc	9b8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xb0>  // b.lo, b.ul, b.last
     99c:	cbz	x20, a6c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x164>
     9a0:	add	x8, x22, x25
     9a4:	sub	x0, x8, x20
     9a8:	mov	x1, x21
     9ac:	mov	x2, x20
     9b0:	bl	0 <bcmp>
     9b4:	cbz	w0, a6c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x164>
     9b8:	add	x0, sp, #0x18
     9bc:	sub	x1, x29, #0x10
     9c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9c4:	mov	x0, sp
     9c8:	sub	x1, x29, #0x20
     9cc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9d0:	ldrb	w8, [sp, #40]
     9d4:	cbz	w8, 9f4 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xec>
     9d8:	ldrb	w9, [sp, #16]
     9dc:	cbz	w9, 9f4 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xec>
     9e0:	cmp	w8, #0x1
     9e4:	b.ne	a04 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xfc>  // b.any
     9e8:	ldr	q0, [sp]
     9ec:	ldr	x8, [sp, #16]
     9f0:	b	a14 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x10c>
     9f4:	mov	w8, #0x100                 	// #256
     9f8:	stp	xzr, xzr, [sp, #48]
     9fc:	strh	w8, [sp, #64]
     a00:	b	a5c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x154>
     a04:	cmp	w9, #0x1
     a08:	b.ne	a20 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x118>  // b.any
     a0c:	ldur	q0, [sp, #24]
     a10:	ldr	x8, [sp, #40]
     a14:	str	q0, [sp, #48]
     a18:	str	x8, [sp, #64]
     a1c:	b	a5c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x154>
     a20:	ldrb	w10, [sp, #41]
     a24:	ldr	x11, [sp, #24]
     a28:	ldrb	w14, [sp, #17]
     a2c:	ldr	x15, [sp]
     a30:	mov	w12, #0x2                   	// #2
     a34:	add	x13, sp, #0x18
     a38:	cmp	w10, #0x1
     a3c:	mov	x16, sp
     a40:	csel	w2, w8, w12, eq  // eq = none
     a44:	csel	x1, x11, x13, eq  // eq = none
     a48:	cmp	w14, #0x1
     a4c:	csel	w4, w9, w12, eq  // eq = none
     a50:	csel	x3, x15, x16, eq  // eq = none
     a54:	add	x0, sp, #0x30
     a58:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a5c:	add	x1, sp, #0x30
     a60:	mov	x0, x19
     a64:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a68:	mov	x22, x0
     a6c:	mov	x0, x22
     a70:	ldp	x20, x19, [sp, #176]
     a74:	ldp	x22, x21, [sp, #160]
     a78:	ldp	x24, x23, [sp, #144]
     a7c:	ldr	x25, [sp, #128]
     a80:	ldp	x29, x30, [sp, #112]
     a84:	add	sp, sp, #0xc0
     a88:	ret

0000000000000a8c <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>:
     a8c:	stp	x29, x30, [sp, #-64]!
     a90:	str	x23, [sp, #16]
     a94:	stp	x22, x21, [sp, #32]
     a98:	stp	x20, x19, [sp, #48]
     a9c:	mov	x29, sp
     aa0:	ldr	x22, [x0, #8]
     aa4:	ldr	w8, [x0, #16]
     aa8:	mov	x19, x1
     aac:	add	x23, x22, x8, lsl #3
     ab0:	cbz	w8, ad0 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x44>
     ab4:	lsl	x8, x8, #3
     ab8:	ldr	x9, [x22]
     abc:	cbnz	x9, ad0 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x44>
     ac0:	subs	x8, x8, #0x8
     ac4:	add	x22, x22, #0x8
     ac8:	b.ne	ab8 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x2c>  // b.any
     acc:	mov	x22, x23
     ad0:	cmp	x22, x23
     ad4:	b.eq	b28 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x9c>  // b.none
     ad8:	adrp	x20, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     adc:	add	x20, x20, #0x0
     ae0:	ldr	x21, [x22], #8
     ae4:	mov	w2, #0x2                   	// #2
     ae8:	mov	x0, x19
     aec:	mov	x1, x20
     af0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     af4:	mov	x0, x21
     af8:	mov	x1, x19
     afc:	bl	0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
     b00:	cmp	x22, x23
     b04:	b.eq	b28 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x9c>  // b.none
     b08:	ldr	x8, [x22]
     b0c:	cbnz	x8, b20 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x94>
     b10:	add	x22, x22, #0x8
     b14:	cmp	x23, x22
     b18:	b.ne	b08 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x7c>  // b.any
     b1c:	b	b28 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x9c>
     b20:	cmp	x23, x22
     b24:	b.ne	ae0 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x54>  // b.any
     b28:	ldp	x20, x19, [sp, #48]
     b2c:	ldp	x22, x21, [sp, #32]
     b30:	ldr	x23, [sp, #16]
     b34:	ldp	x29, x30, [sp], #64
     b38:	ret

0000000000000b3c <_ZNK4llvm3opt7ArgList4dumpEv>:
     b3c:	stp	x29, x30, [sp, #-32]!
     b40:	str	x19, [sp, #16]
     b44:	mov	x29, sp
     b48:	mov	x19, x0
     b4c:	bl	0 <_ZN4llvm4dbgsEv>
     b50:	mov	x1, x0
     b54:	mov	x0, x19
     b58:	ldr	x19, [sp, #16]
     b5c:	ldp	x29, x30, [sp], #32
     b60:	b	a8c <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>

0000000000000b64 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>:
     b64:	stp	x29, x30, [sp, #-48]!
     b68:	str	x21, [sp, #16]
     b6c:	stp	x20, x19, [sp, #32]
     b70:	mov	x29, sp
     b74:	ldr	x20, [x0, #8]
     b78:	ldr	w8, [x0, #16]
     b7c:	add	x21, x20, x8, lsl #3
     b80:	cbz	w8, ba0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x3c>
     b84:	lsl	x8, x8, #3
     b88:	ldr	x9, [x20]
     b8c:	cbnz	x9, ba0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x3c>
     b90:	subs	x8, x8, #0x8
     b94:	add	x20, x20, #0x8
     b98:	b.ne	b88 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x24>  // b.any
     b9c:	mov	x20, x21
     ba0:	cmp	x20, x21
     ba4:	b.eq	bec <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x88>  // b.none
     ba8:	ldr	x19, [x20]
     bac:	cbz	x19, bc0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x5c>
     bb0:	mov	x0, x19
     bb4:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
     bb8:	mov	x0, x19
     bbc:	bl	0 <_ZdlPv>
     bc0:	add	x20, x20, #0x8
     bc4:	cmp	x20, x21
     bc8:	b.eq	bec <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x88>  // b.none
     bcc:	ldr	x8, [x20]
     bd0:	cbnz	x8, be4 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x80>
     bd4:	add	x20, x20, #0x8
     bd8:	cmp	x21, x20
     bdc:	b.ne	bcc <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x68>  // b.any
     be0:	b	bec <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x88>
     be4:	cmp	x21, x20
     be8:	b.ne	ba8 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x44>  // b.any
     bec:	ldp	x20, x19, [sp, #32]
     bf0:	ldr	x21, [sp, #16]
     bf4:	ldp	x29, x30, [sp], #48
     bf8:	ret

0000000000000bfc <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>:
     bfc:	str	d8, [sp, #-48]!
     c00:	stp	x29, x30, [sp, #8]
     c04:	str	x21, [sp, #24]
     c08:	stp	x20, x19, [sp, #32]
     c0c:	mov	x29, sp
     c10:	adrp	x8, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c14:	ldr	x8, [x8]
     c18:	adrp	x10, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c1c:	ldr	d8, [x10]
     c20:	add	x9, x0, #0x18
     c24:	add	x8, x8, #0x10
     c28:	mov	x20, x1
     c2c:	mov	x21, x0
     c30:	stp	x8, x9, [x0]
     c34:	str	d8, [x0, #16]
     c38:	str	xzr, [x0, #152]!
     c3c:	mov	w1, wzr
     c40:	mov	x19, x2
     c44:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c48:	adrp	x8, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c4c:	ldr	x8, [x8]
     c50:	add	x9, x21, #0xc8
     c54:	mov	x0, x21
     c58:	mov	x1, x20
     c5c:	add	x8, x8, #0x10
     c60:	str	x8, [x21]
     c64:	add	x8, x21, #0x148
     c68:	str	x9, [x0, #184]!
     c6c:	stp	x8, x8, [x21, #328]
     c70:	sub	x8, x19, x20
     c74:	lsr	x8, x8, #3
     c78:	str	d8, [x21, #192]
     c7c:	str	xzr, [x21, #344]
     c80:	str	w8, [x21, #352]
     c84:	mov	x2, x19
     c88:	ldp	x20, x19, [sp, #32]
     c8c:	ldr	x21, [sp, #24]
     c90:	ldp	x29, x30, [sp, #8]
     c94:	ldr	d8, [sp], #48
     c98:	b	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>

0000000000000c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>:
     c9c:	sub	sp, sp, #0x50
     ca0:	stp	x29, x30, [sp, #32]
     ca4:	stp	x22, x21, [sp, #48]
     ca8:	stp	x20, x19, [sp, #64]
     cac:	add	x29, sp, #0x20
     cb0:	ldr	w19, [x0, #192]
     cb4:	mov	x8, sp
     cb8:	mov	x20, x0
     cbc:	add	x22, x8, #0x10
     cc0:	str	x22, [sp]
     cc4:	cbz	x1, cd8 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x3c>
     cc8:	add	x2, x1, x2
     ccc:	mov	x0, sp
     cd0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     cd4:	b	ce0 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x44>
     cd8:	str	xzr, [sp, #8]
     cdc:	strb	wzr, [sp, #16]
     ce0:	mov	w0, #0x30                  	// #48
     ce4:	add	x21, x20, #0x148
     ce8:	bl	0 <_Znwm>
     cec:	ldr	x8, [sp]
     cf0:	add	x9, x0, #0x20
     cf4:	str	x9, [x0, #16]
     cf8:	cmp	x8, x22
     cfc:	b.eq	d10 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x74>  // b.none
     d00:	ldr	x9, [sp, #16]
     d04:	str	x8, [x0, #16]
     d08:	str	x9, [x0, #32]
     d0c:	b	d18 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0x7c>
     d10:	ldr	q0, [x22]
     d14:	str	q0, [x9]
     d18:	ldr	x8, [sp, #8]
     d1c:	mov	x1, x21
     d20:	stp	x22, xzr, [sp]
     d24:	strb	wzr, [sp, #16]
     d28:	str	x8, [x0, #24]
     d2c:	bl	0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
     d30:	ldr	x8, [x20, #344]
     d34:	add	x8, x8, #0x1
     d38:	str	x8, [x20, #344]
     d3c:	ldr	x0, [sp]
     d40:	cmp	x0, x22
     d44:	b.eq	d4c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE+0xb0>  // b.none
     d48:	bl	0 <_ZdlPv>
     d4c:	ldr	x8, [x20, #336]
     d50:	add	x0, x20, #0xb8
     d54:	mov	x1, sp
     d58:	ldr	x8, [x8, #16]
     d5c:	str	x8, [sp]
     d60:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d64:	mov	w0, w19
     d68:	ldp	x20, x19, [sp, #64]
     d6c:	ldp	x22, x21, [sp, #48]
     d70:	ldp	x29, x30, [sp, #32]
     d74:	add	sp, sp, #0x50
     d78:	ret

0000000000000d7c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>:
     d7c:	stp	x29, x30, [sp, #-48]!
     d80:	stp	x22, x21, [sp, #16]
     d84:	stp	x20, x19, [sp, #32]
     d88:	mov	x29, sp
     d8c:	mov	x20, x4
     d90:	mov	x21, x3
     d94:	mov	x22, x0
     d98:	bl	c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
     d9c:	mov	w19, w0
     da0:	mov	x0, x22
     da4:	mov	x1, x21
     da8:	mov	x2, x20
     dac:	bl	c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
     db0:	add	w8, w19, #0x1
     db4:	cmp	w8, w0
     db8:	b.ne	dd0 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x54>  // b.any
     dbc:	mov	w0, w19
     dc0:	ldp	x20, x19, [sp, #32]
     dc4:	ldp	x22, x21, [sp, #16]
     dc8:	ldp	x29, x30, [sp], #48
     dcc:	ret
     dd0:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dd4:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dd8:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ddc:	add	x0, x0, #0x0
     de0:	add	x1, x1, #0x0
     de4:	add	x3, x3, #0x0
     de8:	mov	w2, #0xde                  	// #222
     dec:	bl	0 <__assert_fail>

0000000000000df0 <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE>:
     df0:	stp	x29, x30, [sp, #-32]!
     df4:	str	x19, [sp, #16]
     df8:	mov	x29, sp
     dfc:	mov	x19, x0
     e00:	bl	c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
     e04:	ldr	w8, [x19, #192]
     e08:	cmp	w8, w0
     e0c:	b.ls	e24 <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE+0x34>  // b.plast
     e10:	ldr	x8, [x19, #184]
     e14:	ldr	x19, [sp, #16]
     e18:	ldr	x0, [x8, w0, uxtw #3]
     e1c:	ldp	x29, x30, [sp], #32
     e20:	ret
     e24:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e28:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e2c:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e30:	add	x0, x0, #0x0
     e34:	add	x1, x1, #0x0
     e38:	add	x3, x3, #0x0
     e3c:	mov	w2, #0x95                  	// #149
     e40:	bl	0 <__assert_fail>

0000000000000e44 <_ZN4llvm3opt14DerivedArgListC1ERKNS0_12InputArgListE>:
     e44:	str	d8, [sp, #-48]!
     e48:	stp	x29, x30, [sp, #16]
     e4c:	stp	x20, x19, [sp, #32]
     e50:	mov	x29, sp
     e54:	adrp	x8, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e58:	ldr	x8, [x8]
     e5c:	adrp	x10, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e60:	ldr	d8, [x10]
     e64:	add	x9, x0, #0x18
     e68:	add	x8, x8, #0x10
     e6c:	mov	x19, x1
     e70:	mov	x20, x0
     e74:	stp	x8, x9, [x0]
     e78:	str	d8, [x0, #16]
     e7c:	str	xzr, [x0, #152]!
     e80:	mov	w1, wzr
     e84:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e88:	adrp	x8, 28 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x28>
     e8c:	ldr	x8, [x8]
     e90:	add	x9, x20, #0xd0
     e94:	stp	x19, x9, [x20, #184]
     e98:	str	d8, [x20, #200]
     e9c:	add	x8, x8, #0x10
     ea0:	str	x8, [x20]
     ea4:	ldp	x20, x19, [sp, #32]
     ea8:	ldp	x29, x30, [sp, #16]
     eac:	ldr	d8, [sp], #48
     eb0:	ret

0000000000000eb4 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>:
     eb4:	sub	sp, sp, #0x50
     eb8:	stp	x29, x30, [sp, #48]
     ebc:	str	x19, [sp, #64]
     ec0:	add	x29, sp, #0x30
     ec4:	stp	x1, x2, [x29, #-16]
     ec8:	ldr	x19, [x0, #184]
     ecc:	add	x0, sp, #0x8
     ed0:	sub	x1, x29, #0x10
     ed4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ed8:	add	x1, sp, #0x8
     edc:	mov	x0, x19
     ee0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ee4:	ldr	x19, [sp, #64]
     ee8:	ldp	x29, x30, [sp, #48]
     eec:	add	sp, sp, #0x50
     ef0:	ret

0000000000000ef4 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE>:
     ef4:	stp	x29, x30, [sp, #-32]!
     ef8:	str	x19, [sp, #16]
     efc:	mov	x29, sp
     f00:	add	x0, x0, #0xc0
     f04:	str	x1, [x29, #24]
     f08:	add	x1, x29, #0x18
     f0c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f10:	ldr	x19, [x29, #24]
     f14:	cbz	x19, f28 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE+0x34>
     f18:	mov	x0, x19
     f1c:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
     f20:	mov	x0, x19
     f24:	bl	0 <_ZdlPv>
     f28:	ldr	x19, [sp, #16]
     f2c:	ldp	x29, x30, [sp], #32
     f30:	ret

0000000000000f34 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE>:
     f34:	sub	sp, sp, #0xd0
     f38:	stp	x29, x30, [sp, #128]
     f3c:	stp	x26, x25, [sp, #144]
     f40:	stp	x24, x23, [sp, #160]
     f44:	stp	x22, x21, [sp, #176]
     f48:	stp	x20, x19, [sp, #192]
     f4c:	add	x29, sp, #0x80
     f50:	stp	x2, x3, [x29, #-16]
     f54:	ldr	x8, [x2]
     f58:	mov	x20, x1
     f5c:	mov	x19, x0
     f60:	ldr	x21, [x8]
     f64:	cbz	x21, f74 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x40>
     f68:	mov	x0, x21
     f6c:	bl	0 <strlen>
     f70:	b	f78 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x44>
     f74:	mov	x0, xzr
     f78:	stp	x21, x0, [sp, #40]
     f7c:	add	x0, sp, #0x38
     f80:	add	x1, sp, #0x28
     f84:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f88:	sub	x0, x29, #0x10
     f8c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f90:	stp	x0, x1, [sp]
     f94:	add	x0, sp, #0x10
     f98:	mov	x1, sp
     f9c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     fa0:	ldrb	w8, [sp, #72]
     fa4:	cbz	w8, fc4 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x90>
     fa8:	ldrb	w9, [sp, #32]
     fac:	cbz	w9, fc4 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x90>
     fb0:	cmp	w8, #0x1
     fb4:	b.ne	fd4 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xa0>  // b.any
     fb8:	ldr	q0, [sp, #16]
     fbc:	ldr	x8, [sp, #32]
     fc0:	b	fe4 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xb0>
     fc4:	mov	w8, #0x100                 	// #256
     fc8:	stp	xzr, xzr, [x29, #-48]
     fcc:	sturh	w8, [x29, #-32]
     fd0:	b	102c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xf8>
     fd4:	cmp	w9, #0x1
     fd8:	b.ne	ff0 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xbc>  // b.any
     fdc:	ldur	q0, [sp, #56]
     fe0:	ldr	x8, [sp, #72]
     fe4:	stur	q0, [x29, #-48]
     fe8:	stur	x8, [x29, #-32]
     fec:	b	102c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0xf8>
     ff0:	ldrb	w10, [sp, #73]
     ff4:	ldr	x11, [sp, #56]
     ff8:	ldrb	w14, [sp, #33]
     ffc:	ldr	x15, [sp, #16]
    1000:	mov	w12, #0x2                   	// #2
    1004:	add	x13, sp, #0x38
    1008:	cmp	w10, #0x1
    100c:	add	x16, sp, #0x10
    1010:	csel	w2, w8, w12, eq  // eq = none
    1014:	csel	x1, x11, x13, eq  // eq = none
    1018:	cmp	w14, #0x1
    101c:	csel	w4, w9, w12, eq  // eq = none
    1020:	csel	x3, x15, x16, eq  // eq = none
    1024:	sub	x0, x29, #0x30
    1028:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    102c:	sub	x1, x29, #0x30
    1030:	mov	x0, x19
    1034:	add	x21, x19, #0xc0
    1038:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    103c:	ldr	x23, [x19, #184]
    1040:	mov	x22, x0
    1044:	sub	x0, x29, #0x10
    1048:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    104c:	mov	x2, x0
    1050:	mov	x3, x1
    1054:	mov	x0, x23
    1058:	mov	x1, x2
    105c:	mov	x2, x3
    1060:	bl	c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1064:	mov	w23, w0
    1068:	mov	w0, #0x58                  	// #88
    106c:	bl	0 <_Znwm>
    1070:	ldp	x25, x26, [x29, #-16]
    1074:	mov	x24, x0
    1078:	cbz	x22, 108c <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x158>
    107c:	mov	x0, x22
    1080:	bl	0 <strlen>
    1084:	mov	x4, x0
    1088:	b	1090 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x15c>
    108c:	mov	x4, xzr
    1090:	mov	x0, x24
    1094:	mov	x1, x25
    1098:	mov	x2, x26
    109c:	mov	x3, x22
    10a0:	mov	w5, w23
    10a4:	mov	x6, x20
    10a8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    10ac:	sub	x1, x29, #0x18
    10b0:	mov	x0, x21
    10b4:	stur	x24, [x29, #-24]
    10b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10bc:	ldur	x20, [x29, #-24]
    10c0:	cbz	x20, 10d4 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x1a0>
    10c4:	mov	x0, x20
    10c8:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    10cc:	mov	x0, x20
    10d0:	bl	0 <_ZdlPv>
    10d4:	ldr	w8, [x19, #200]
    10d8:	cbz	w8, 1104 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE+0x1d0>
    10dc:	ldr	x9, [x21]
    10e0:	ldp	x20, x19, [sp, #192]
    10e4:	ldp	x22, x21, [sp, #176]
    10e8:	ldp	x24, x23, [sp, #160]
    10ec:	add	x8, x9, x8, lsl #3
    10f0:	ldur	x0, [x8, #-8]
    10f4:	ldp	x26, x25, [sp, #144]
    10f8:	ldp	x29, x30, [sp, #128]
    10fc:	add	sp, sp, #0xd0
    1100:	ret
    1104:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1108:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    110c:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1110:	add	x0, x0, #0x0
    1114:	add	x1, x1, #0x0
    1118:	add	x3, x3, #0x0
    111c:	mov	w2, #0xa7                  	// #167
    1120:	bl	0 <__assert_fail>

0000000000001124 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1124:	sub	sp, sp, #0xe0
    1128:	stp	x29, x30, [sp, #128]
    112c:	str	x27, [sp, #144]
    1130:	stp	x26, x25, [sp, #160]
    1134:	stp	x24, x23, [sp, #176]
    1138:	stp	x22, x21, [sp, #192]
    113c:	stp	x20, x19, [sp, #208]
    1140:	add	x29, sp, #0x80
    1144:	stp	x2, x3, [x29, #-16]
    1148:	mov	x19, x0
    114c:	ldr	x0, [x0, #184]
    1150:	mov	x21, x2
    1154:	mov	x20, x1
    1158:	mov	x1, x4
    115c:	mov	x2, x5
    1160:	bl	c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1164:	ldr	x8, [x21]
    1168:	mov	w21, w0
    116c:	ldr	x22, [x8]
    1170:	cbz	x22, 1180 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x5c>
    1174:	mov	x0, x22
    1178:	bl	0 <strlen>
    117c:	b	1184 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x60>
    1180:	mov	x0, xzr
    1184:	stp	x22, x0, [sp, #40]
    1188:	add	x0, sp, #0x38
    118c:	add	x1, sp, #0x28
    1190:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1194:	sub	x0, x29, #0x10
    1198:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    119c:	stp	x0, x1, [sp]
    11a0:	add	x0, sp, #0x10
    11a4:	mov	x1, sp
    11a8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11ac:	ldrb	w8, [sp, #72]
    11b0:	cbz	w8, 11d0 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xac>
    11b4:	ldrb	w9, [sp, #32]
    11b8:	cbz	w9, 11d0 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xac>
    11bc:	cmp	w8, #0x1
    11c0:	b.ne	11e0 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xbc>  // b.any
    11c4:	ldr	q0, [sp, #16]
    11c8:	ldr	x8, [sp, #32]
    11cc:	b	11f0 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xcc>
    11d0:	mov	w8, #0x100                 	// #256
    11d4:	stp	xzr, xzr, [x29, #-48]
    11d8:	sturh	w8, [x29, #-32]
    11dc:	b	1238 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x114>
    11e0:	cmp	w9, #0x1
    11e4:	b.ne	11fc <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xd8>  // b.any
    11e8:	ldur	q0, [sp, #56]
    11ec:	ldr	x8, [sp, #72]
    11f0:	stur	q0, [x29, #-48]
    11f4:	stur	x8, [x29, #-32]
    11f8:	b	1238 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x114>
    11fc:	ldrb	w10, [sp, #73]
    1200:	ldr	x11, [sp, #56]
    1204:	ldrb	w14, [sp, #33]
    1208:	ldr	x15, [sp, #16]
    120c:	mov	w12, #0x2                   	// #2
    1210:	add	x13, sp, #0x38
    1214:	cmp	w10, #0x1
    1218:	add	x16, sp, #0x10
    121c:	csel	w2, w8, w12, eq  // eq = none
    1220:	csel	x1, x11, x13, eq  // eq = none
    1224:	cmp	w14, #0x1
    1228:	csel	w4, w9, w12, eq  // eq = none
    122c:	csel	x3, x15, x16, eq  // eq = none
    1230:	sub	x0, x29, #0x30
    1234:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1238:	sub	x1, x29, #0x30
    123c:	mov	x0, x19
    1240:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1244:	ldr	x8, [x19, #184]
    1248:	ldr	w9, [x8, #192]
    124c:	cmp	w9, w21
    1250:	b.ls	1308 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1e4>  // b.plast
    1254:	ldr	x8, [x8, #184]
    1258:	mov	x23, x0
    125c:	mov	w0, #0x58                  	// #88
    1260:	add	x22, x19, #0xc0
    1264:	ldr	x24, [x8, w21, uxtw #3]
    1268:	bl	0 <_Znwm>
    126c:	ldp	x26, x27, [x29, #-16]
    1270:	mov	x25, x0
    1274:	cbz	x23, 1288 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x164>
    1278:	mov	x0, x23
    127c:	bl	0 <strlen>
    1280:	mov	x4, x0
    1284:	b	128c <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x168>
    1288:	mov	x4, xzr
    128c:	mov	x0, x25
    1290:	mov	x1, x26
    1294:	mov	x2, x27
    1298:	mov	x3, x23
    129c:	mov	w5, w21
    12a0:	mov	x6, x24
    12a4:	mov	x7, x20
    12a8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    12ac:	add	x1, x29, #0x18
    12b0:	mov	x0, x22
    12b4:	str	x25, [x29, #24]
    12b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    12bc:	ldr	x20, [x29, #24]
    12c0:	cbz	x20, 12d4 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1b0>
    12c4:	mov	x0, x20
    12c8:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    12cc:	mov	x0, x20
    12d0:	bl	0 <_ZdlPv>
    12d4:	ldr	w8, [x19, #200]
    12d8:	cbz	w8, 1328 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x204>
    12dc:	ldr	x9, [x22]
    12e0:	ldp	x20, x19, [sp, #208]
    12e4:	ldp	x22, x21, [sp, #192]
    12e8:	ldp	x24, x23, [sp, #176]
    12ec:	add	x8, x9, x8, lsl #3
    12f0:	ldur	x0, [x8, #-8]
    12f4:	ldp	x26, x25, [sp, #160]
    12f8:	ldr	x27, [sp, #144]
    12fc:	ldp	x29, x30, [sp, #128]
    1300:	add	sp, sp, #0xe0
    1304:	ret
    1308:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    130c:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1310:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1314:	add	x0, x0, #0x0
    1318:	add	x1, x1, #0x0
    131c:	add	x3, x3, #0x0
    1320:	mov	w2, #0x95                  	// #149
    1324:	bl	0 <__assert_fail>
    1328:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    132c:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1330:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1334:	add	x0, x0, #0x0
    1338:	add	x1, x1, #0x0
    133c:	add	x3, x3, #0x0
    1340:	mov	w2, #0xa7                  	// #167
    1344:	bl	0 <__assert_fail>

0000000000001348 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1348:	sub	sp, sp, #0xe0
    134c:	stp	x29, x30, [sp, #128]
    1350:	str	x27, [sp, #144]
    1354:	stp	x26, x25, [sp, #160]
    1358:	stp	x24, x23, [sp, #176]
    135c:	stp	x22, x21, [sp, #192]
    1360:	stp	x20, x19, [sp, #208]
    1364:	add	x29, sp, #0x80
    1368:	stp	x2, x3, [x29, #-16]
    136c:	ldr	x23, [x0, #184]
    1370:	mov	x19, x0
    1374:	sub	x0, x29, #0x10
    1378:	mov	x21, x5
    137c:	mov	x22, x4
    1380:	mov	x20, x1
    1384:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1388:	mov	x2, x0
    138c:	mov	x3, x1
    1390:	mov	x0, x23
    1394:	mov	x1, x2
    1398:	mov	x2, x3
    139c:	mov	x3, x22
    13a0:	mov	x4, x21
    13a4:	bl	d7c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>
    13a8:	ldur	x8, [x29, #-16]
    13ac:	mov	w21, w0
    13b0:	ldr	x8, [x8]
    13b4:	ldr	x22, [x8]
    13b8:	cbz	x22, 13c8 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x80>
    13bc:	mov	x0, x22
    13c0:	bl	0 <strlen>
    13c4:	b	13cc <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x84>
    13c8:	mov	x0, xzr
    13cc:	stp	x22, x0, [sp, #40]
    13d0:	add	x0, sp, #0x38
    13d4:	add	x1, sp, #0x28
    13d8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13dc:	sub	x0, x29, #0x10
    13e0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13e4:	stp	x0, x1, [sp]
    13e8:	add	x0, sp, #0x10
    13ec:	mov	x1, sp
    13f0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13f4:	ldrb	w8, [sp, #72]
    13f8:	cbz	w8, 1418 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xd0>
    13fc:	ldrb	w9, [sp, #32]
    1400:	cbz	w9, 1418 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xd0>
    1404:	cmp	w8, #0x1
    1408:	b.ne	1428 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xe0>  // b.any
    140c:	ldr	q0, [sp, #16]
    1410:	ldr	x8, [sp, #32]
    1414:	b	1438 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xf0>
    1418:	mov	w8, #0x100                 	// #256
    141c:	stp	xzr, xzr, [x29, #-48]
    1420:	sturh	w8, [x29, #-32]
    1424:	b	1480 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x138>
    1428:	cmp	w9, #0x1
    142c:	b.ne	1444 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xfc>  // b.any
    1430:	ldur	q0, [sp, #56]
    1434:	ldr	x8, [sp, #72]
    1438:	stur	q0, [x29, #-48]
    143c:	stur	x8, [x29, #-32]
    1440:	b	1480 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x138>
    1444:	ldrb	w10, [sp, #73]
    1448:	ldr	x11, [sp, #56]
    144c:	ldrb	w14, [sp, #33]
    1450:	ldr	x15, [sp, #16]
    1454:	mov	w12, #0x2                   	// #2
    1458:	add	x13, sp, #0x38
    145c:	cmp	w10, #0x1
    1460:	add	x16, sp, #0x10
    1464:	csel	w2, w8, w12, eq  // eq = none
    1468:	csel	x1, x11, x13, eq  // eq = none
    146c:	cmp	w14, #0x1
    1470:	csel	w4, w9, w12, eq  // eq = none
    1474:	csel	x3, x15, x16, eq  // eq = none
    1478:	sub	x0, x29, #0x30
    147c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1480:	sub	x1, x29, #0x30
    1484:	mov	x0, x19
    1488:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    148c:	ldr	x8, [x19, #184]
    1490:	add	w9, w21, #0x1
    1494:	ldr	w10, [x8, #192]
    1498:	cmp	w10, w9
    149c:	b.ls	1554 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x20c>  // b.plast
    14a0:	ldr	x8, [x8, #184]
    14a4:	mov	x23, x0
    14a8:	mov	w0, #0x58                  	// #88
    14ac:	add	x22, x19, #0xc0
    14b0:	ldr	x24, [x8, w9, uxtw #3]
    14b4:	bl	0 <_Znwm>
    14b8:	ldp	x26, x27, [x29, #-16]
    14bc:	mov	x25, x0
    14c0:	cbz	x23, 14d4 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x18c>
    14c4:	mov	x0, x23
    14c8:	bl	0 <strlen>
    14cc:	mov	x4, x0
    14d0:	b	14d8 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x190>
    14d4:	mov	x4, xzr
    14d8:	mov	x0, x25
    14dc:	mov	x1, x26
    14e0:	mov	x2, x27
    14e4:	mov	x3, x23
    14e8:	mov	w5, w21
    14ec:	mov	x6, x24
    14f0:	mov	x7, x20
    14f4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    14f8:	add	x1, x29, #0x18
    14fc:	mov	x0, x22
    1500:	str	x25, [x29, #24]
    1504:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1508:	ldr	x20, [x29, #24]
    150c:	cbz	x20, 1520 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1d8>
    1510:	mov	x0, x20
    1514:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    1518:	mov	x0, x20
    151c:	bl	0 <_ZdlPv>
    1520:	ldr	w8, [x19, #200]
    1524:	cbz	w8, 1574 <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x22c>
    1528:	ldr	x9, [x22]
    152c:	ldp	x20, x19, [sp, #208]
    1530:	ldp	x22, x21, [sp, #192]
    1534:	ldp	x24, x23, [sp, #176]
    1538:	add	x8, x9, x8, lsl #3
    153c:	ldur	x0, [x8, #-8]
    1540:	ldp	x26, x25, [sp, #160]
    1544:	ldr	x27, [sp, #144]
    1548:	ldp	x29, x30, [sp, #128]
    154c:	add	sp, sp, #0xe0
    1550:	ret
    1554:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1558:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    155c:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1560:	add	x0, x0, #0x0
    1564:	add	x1, x1, #0x0
    1568:	add	x3, x3, #0x0
    156c:	mov	w2, #0x95                  	// #149
    1570:	bl	0 <__assert_fail>
    1574:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1578:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    157c:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1580:	add	x0, x0, #0x0
    1584:	add	x1, x1, #0x0
    1588:	add	x3, x3, #0x0
    158c:	mov	w2, #0xa7                  	// #167
    1590:	bl	0 <__assert_fail>

0000000000001594 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1594:	sub	sp, sp, #0x110
    1598:	stp	x29, x30, [sp, #176]
    159c:	stp	x28, x27, [sp, #192]
    15a0:	stp	x26, x25, [sp, #208]
    15a4:	stp	x24, x23, [sp, #224]
    15a8:	stp	x22, x21, [sp, #240]
    15ac:	stp	x20, x19, [sp, #256]
    15b0:	add	x29, sp, #0xb0
    15b4:	stp	x2, x3, [x29, #-16]
    15b8:	stp	x4, x5, [x29, #-32]
    15bc:	ldr	x21, [x0, #184]
    15c0:	mov	x19, x0
    15c4:	sub	x0, x29, #0x10
    15c8:	mov	x20, x1
    15cc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15d0:	stp	x0, x1, [sp, #40]
    15d4:	add	x0, sp, #0x38
    15d8:	add	x1, sp, #0x28
    15dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15e0:	add	x0, sp, #0x10
    15e4:	sub	x1, x29, #0x20
    15e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15ec:	ldrb	w8, [sp, #72]
    15f0:	cbz	w8, 1610 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x7c>
    15f4:	ldrb	w9, [sp, #32]
    15f8:	cbz	w9, 1610 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x7c>
    15fc:	cmp	w8, #0x1
    1600:	b.ne	1620 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x8c>  // b.any
    1604:	ldr	q0, [sp, #16]
    1608:	ldr	x8, [sp, #32]
    160c:	b	1630 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x9c>
    1610:	mov	w8, #0x100                 	// #256
    1614:	stp	xzr, xzr, [sp, #80]
    1618:	strh	w8, [sp, #96]
    161c:	b	1678 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xe4>
    1620:	cmp	w9, #0x1
    1624:	b.ne	163c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xa8>  // b.any
    1628:	ldur	q0, [sp, #56]
    162c:	ldr	x8, [sp, #72]
    1630:	str	q0, [sp, #80]
    1634:	str	x8, [sp, #96]
    1638:	b	1678 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0xe4>
    163c:	ldrb	w10, [sp, #73]
    1640:	ldr	x11, [sp, #56]
    1644:	ldrb	w14, [sp, #33]
    1648:	ldr	x15, [sp, #16]
    164c:	mov	w12, #0x2                   	// #2
    1650:	add	x13, sp, #0x38
    1654:	cmp	w10, #0x1
    1658:	add	x16, sp, #0x10
    165c:	csel	w2, w8, w12, eq  // eq = none
    1660:	csel	x1, x11, x13, eq  // eq = none
    1664:	cmp	w14, #0x1
    1668:	csel	w4, w9, w12, eq  // eq = none
    166c:	csel	x3, x15, x16, eq  // eq = none
    1670:	add	x0, sp, #0x50
    1674:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1678:	sub	x8, x29, #0x40
    167c:	add	x0, sp, #0x50
    1680:	sub	x22, x29, #0x40
    1684:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1688:	ldp	x1, x2, [x29, #-64]
    168c:	mov	x0, x21
    1690:	bl	c9c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1694:	ldur	x8, [x29, #-64]
    1698:	add	x9, x22, #0x10
    169c:	mov	w21, w0
    16a0:	cmp	x8, x9
    16a4:	b.eq	16b0 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x11c>  // b.none
    16a8:	mov	x0, x8
    16ac:	bl	0 <_ZdlPv>
    16b0:	ldur	x8, [x29, #-16]
    16b4:	ldr	x8, [x8]
    16b8:	ldr	x22, [x8]
    16bc:	cbz	x22, 16cc <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x138>
    16c0:	mov	x0, x22
    16c4:	bl	0 <strlen>
    16c8:	b	16d0 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x13c>
    16cc:	mov	x0, xzr
    16d0:	stp	x22, x0, [sp, #16]
    16d4:	add	x0, sp, #0x50
    16d8:	add	x1, sp, #0x10
    16dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    16e0:	sub	x0, x29, #0x10
    16e4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    16e8:	stp	x0, x1, [sp, #40]
    16ec:	add	x0, sp, #0x38
    16f0:	add	x1, sp, #0x28
    16f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    16f8:	ldrb	w8, [sp, #96]
    16fc:	cbz	w8, 171c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x188>
    1700:	ldrb	w9, [sp, #72]
    1704:	cbz	w9, 171c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x188>
    1708:	cmp	w8, #0x1
    170c:	b.ne	172c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x198>  // b.any
    1710:	ldur	q0, [sp, #56]
    1714:	ldr	x8, [sp, #72]
    1718:	b	173c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1a8>
    171c:	mov	w8, #0x100                 	// #256
    1720:	stp	xzr, xzr, [x29, #-64]
    1724:	sturh	w8, [x29, #-48]
    1728:	b	1784 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1f0>
    172c:	cmp	w9, #0x1
    1730:	b.ne	1748 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1b4>  // b.any
    1734:	ldr	q0, [sp, #80]
    1738:	ldr	x8, [sp, #96]
    173c:	stur	q0, [x29, #-64]
    1740:	stur	x8, [x29, #-48]
    1744:	b	1784 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x1f0>
    1748:	ldrb	w10, [sp, #97]
    174c:	ldr	x11, [sp, #80]
    1750:	ldrb	w14, [sp, #73]
    1754:	ldr	x15, [sp, #56]
    1758:	mov	w12, #0x2                   	// #2
    175c:	add	x13, sp, #0x50
    1760:	cmp	w10, #0x1
    1764:	add	x16, sp, #0x38
    1768:	csel	w2, w8, w12, eq  // eq = none
    176c:	csel	x1, x11, x13, eq  // eq = none
    1770:	cmp	w14, #0x1
    1774:	csel	w4, w9, w12, eq  // eq = none
    1778:	csel	x3, x15, x16, eq  // eq = none
    177c:	sub	x0, x29, #0x40
    1780:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1784:	sub	x1, x29, #0x40
    1788:	mov	x0, x19
    178c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1790:	ldr	x8, [x19, #184]
    1794:	ldr	w9, [x8, #192]
    1798:	cmp	w9, w21
    179c:	b.ls	1860 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x2cc>  // b.plast
    17a0:	ldr	x8, [x8, #184]
    17a4:	mov	x23, x0
    17a8:	sub	x0, x29, #0x10
    17ac:	add	x22, x19, #0xc0
    17b0:	ldr	x24, [x8, w21, uxtw #3]
    17b4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    17b8:	mov	w0, #0x58                  	// #88
    17bc:	add	x24, x24, x1
    17c0:	bl	0 <_Znwm>
    17c4:	ldp	x26, x27, [x29, #-16]
    17c8:	mov	x25, x0
    17cc:	cbz	x23, 17e0 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x24c>
    17d0:	mov	x0, x23
    17d4:	bl	0 <strlen>
    17d8:	mov	x4, x0
    17dc:	b	17e4 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x250>
    17e0:	mov	x4, xzr
    17e4:	mov	x0, x25
    17e8:	mov	x1, x26
    17ec:	mov	x2, x27
    17f0:	mov	x3, x23
    17f4:	mov	w5, w21
    17f8:	mov	x6, x24
    17fc:	mov	x7, x20
    1800:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    1804:	add	x1, sp, #0x8
    1808:	mov	x0, x22
    180c:	str	x25, [sp, #8]
    1810:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1814:	ldr	x20, [sp, #8]
    1818:	cbz	x20, 182c <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x298>
    181c:	mov	x0, x20
    1820:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    1824:	mov	x0, x20
    1828:	bl	0 <_ZdlPv>
    182c:	ldr	w8, [x19, #200]
    1830:	cbz	w8, 1880 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE+0x2ec>
    1834:	ldr	x9, [x22]
    1838:	ldp	x20, x19, [sp, #256]
    183c:	ldp	x22, x21, [sp, #240]
    1840:	ldp	x24, x23, [sp, #224]
    1844:	add	x8, x9, x8, lsl #3
    1848:	ldur	x0, [x8, #-8]
    184c:	ldp	x26, x25, [sp, #208]
    1850:	ldp	x28, x27, [sp, #192]
    1854:	ldp	x29, x30, [sp, #176]
    1858:	add	sp, sp, #0x110
    185c:	ret
    1860:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1864:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1868:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    186c:	add	x0, x0, #0x0
    1870:	add	x1, x1, #0x0
    1874:	add	x3, x3, #0x0
    1878:	mov	w2, #0x95                  	// #149
    187c:	bl	0 <__assert_fail>
    1880:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1884:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1888:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    188c:	add	x0, x0, #0x0
    1890:	add	x1, x1, #0x0
    1894:	add	x3, x3, #0x0
    1898:	mov	w2, #0xa7                  	// #167
    189c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	str	x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  18:	stp	x0, x1, [sp]
  1c:	cbz	x0, 2c <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x2c>
  20:	mov	x0, sp
  24:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  28:	b	30 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x30>
  2c:	ldp	x0, x1, [x19]
  30:	ldr	x19, [sp, #32]
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 24 <_ZNK4llvm3opt6Option8getGroupEv+0x24>
  10:	ldr	x0, [x0, #8]
  14:	cbz	x0, 44 <_ZNK4llvm3opt6Option8getGroupEv+0x44>
  18:	ldrh	w1, [x8, #40]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  24:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  28:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x68                  	// #104
  40:	bl	0 <__assert_fail>
  44:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  4c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x69                  	// #105
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	x19, x1
  18:	add	x1, x29, #0x18
  1c:	mov	w2, #0x1                   	// #1
  20:	mov	x20, x0
  24:	mov	x21, x8
  28:	str	w19, [x29, #24]
  2c:	bl	170 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  30:	ldr	x8, [x20, #8]
  34:	lsr	x9, x0, #29
  38:	and	x9, x9, #0x7fffffff8
  3c:	str	w19, [sp, #40]
  40:	add	x10, x8, w0, uxtw #3
  44:	add	x20, x8, x9
  48:	add	x0, sp, #0x18
  4c:	stp	x10, x20, [sp, #24]
  50:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  54:	mov	x0, sp
  58:	stp	x20, x20, [sp]
  5c:	str	w19, [sp, #16]
  60:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  64:	ldr	x8, [sp, #40]
  68:	ldur	q0, [sp, #24]
  6c:	ldr	x9, [sp, #16]
  70:	ldr	q1, [sp]
  74:	str	x8, [x21, #16]
  78:	str	q0, [x21]
  7c:	str	x9, [x21, #40]
  80:	stur	q1, [x21, #24]
  84:	ldp	x20, x19, [sp, #80]
  88:	ldr	x21, [sp, #64]
  8c:	ldp	x29, x30, [sp, #48]
  90:	add	sp, sp, #0x60
  94:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	add	x2, x29, #0x18
  10:	mov	x19, x0
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  18:	tbz	w0, #0, 44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj+0x44>
  1c:	ldr	x8, [x29, #24]
  20:	mov	w9, #0xfffffffe            	// #-2
  24:	adrp	x10, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  28:	ldr	d0, [x10]
  2c:	str	w9, [x8]
  30:	ldr	d1, [x19, #16]
  34:	mov	w0, #0x1                   	// #1
  38:	add	v0.2s, v1.2s, v0.2s
  3c:	str	d0, [x19, #16]
  40:	b	48 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj+0x48>
  44:	mov	w0, wzr
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	add	x2, sp, #0x8
  14:	mov	x20, x0
  18:	mov	x19, x8
  1c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  20:	tbz	w0, #0, 40 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x40>
  24:	ldr	w9, [x20, #24]
  28:	ldp	x8, x10, [x20]
  2c:	ldr	x11, [sp, #8]
  30:	mov	w12, #0xc                   	// #12
  34:	madd	x9, x9, x12, x10
  38:	str	x11, [x19, #16]
  3c:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x54>
  40:	ldr	w9, [x20, #24]
  44:	ldp	x8, x10, [x20]
  48:	mov	w11, #0xc                   	// #12
  4c:	madd	x9, x9, x11, x10
  50:	str	x9, [x19, #16]
  54:	stp	x20, x8, [x19]
  58:	str	x9, [x19, #24]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #16]
   c:	cbz	x8, 20 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x20>
  10:	ldp	x9, x10, [x0]
  14:	ldr	x9, [x9]
  18:	cmp	x9, x10
  1c:	b.ne	98 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x98>  // b.any
  20:	ldr	x9, [x1, #16]
  24:	cbz	x9, 58 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x58>
  28:	ldp	x10, x11, [x1]
  2c:	ldr	x12, [x10]
  30:	cmp	x12, x11
  34:	b.eq	5c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x5c>  // b.none
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  3c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  40:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x4c8                 	// #1224
  54:	bl	0 <__assert_fail>
  58:	ldr	x10, [x1]
  5c:	ldr	x11, [x0]
  60:	cmp	x11, x10
  64:	b.ne	78 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x78>  // b.any
  68:	cmp	x8, x9
  6c:	cset	w0, ne  // ne = any
  70:	ldp	x29, x30, [sp], #16
  74:	ret
  78:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  7c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  80:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x4ca                 	// #1226
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  9c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  a0:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x4c7                 	// #1223
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x20, x19, [sp, #96]
   c:	add	x29, sp, #0x50
  10:	and	x1, x1, #0xffffffff
  14:	and	x2, x2, #0xffffffff
  18:	add	x8, sp, #0x20
  1c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  20:	ldr	q0, [sp, #32]
  24:	ldp	x9, x20, [sp, #48]
  28:	str	q0, [sp]
  2c:	ldr	x8, [sp]
  30:	str	x9, [sp, #16]
  34:	cmp	x8, x20
  38:	b.eq	74 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0x74>  // b.none
  3c:	ldr	x19, [x8], #8
  40:	mov	x0, sp
  44:	ldr	x9, [x19, #16]
  48:	cmp	x9, #0x0
  4c:	csel	x9, x19, x9, eq  // eq = none
  50:	ldrb	w10, [x9, #44]
  54:	orr	w10, w10, #0x1
  58:	strb	w10, [x9, #44]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  64:	ldr	x8, [sp]
  68:	cmp	x8, x20
  6c:	b.ne	3c <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0x3c>  // b.any
  70:	b	78 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0x78>
  74:	mov	x19, xzr
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #96]
  80:	ldp	x29, x30, [sp, #80]
  84:	add	sp, sp, #0x70
  88:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x20, x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	and	x1, x1, #0xffffffff
  14:	and	x2, x2, #0xffffffff
  18:	and	x3, x3, #0xffffffff
  1c:	add	x8, sp, #0x20
  20:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  24:	ldp	q0, q1, [sp, #32]
  28:	ldr	x20, [sp, #64]
  2c:	stp	q0, q1, [sp]
  30:	ldr	x8, [sp]
  34:	cmp	x8, x20
  38:	b.eq	74 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0x74>  // b.none
  3c:	ldr	x19, [x8], #8
  40:	mov	x0, sp
  44:	ldr	x9, [x19, #16]
  48:	cmp	x9, #0x0
  4c:	csel	x9, x19, x9, eq  // eq = none
  50:	ldrb	w10, [x9, #44]
  54:	orr	w10, w10, #0x1
  58:	strb	w10, [x9, #44]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  64:	ldr	x8, [sp]
  68:	cmp	x8, x20
  6c:	b.ne	3c <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0x3c>  // b.any
  70:	b	78 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0x78>
  74:	mov	x19, xzr
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #112]
  80:	ldp	x29, x30, [sp, #96]
  84:	add	sp, sp, #0x80
  88:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x20, x19, [sp, #96]
   c:	add	x29, sp, #0x50
  10:	and	x1, x1, #0xffffffff
  14:	add	x8, sp, #0x20
  18:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  1c:	ldr	q0, [sp, #32]
  20:	ldp	x9, x20, [sp, #48]
  24:	str	q0, [sp]
  28:	ldr	x8, [sp]
  2c:	str	x9, [sp, #16]
  30:	cmp	x8, x20
  34:	b.eq	70 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0x70>  // b.none
  38:	ldr	x19, [x8], #8
  3c:	mov	x0, sp
  40:	ldr	x9, [x19, #16]
  44:	cmp	x9, #0x0
  48:	csel	x9, x19, x9, eq  // eq = none
  4c:	ldrb	w10, [x9, #44]
  50:	orr	w10, w10, #0x1
  54:	strb	w10, [x9, #44]
  58:	str	x8, [sp]
  5c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  60:	ldr	x8, [sp]
  64:	cmp	x8, x20
  68:	b.ne	38 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0x38>  // b.any
  6c:	b	74 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0x74>
  70:	mov	x19, xzr
  74:	mov	x0, x19
  78:	ldp	x20, x19, [sp, #96]
  7c:	ldp	x29, x30, [sp, #80]
  80:	add	sp, sp, #0x70
  84:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	str	x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	sub	x1, x29, #0x10
  28:	mov	w2, #0x3                   	// #3
  2c:	mov	x22, x0
  30:	mov	x23, x8
  34:	stp	w21, w20, [x29, #-16]
  38:	stur	w19, [x29, #-8]
  3c:	bl	170 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  40:	ldr	x9, [x22, #8]
  44:	stp	w21, w20, [x29, #-16]
  48:	ldur	x10, [x29, #-16]
  4c:	lsr	x8, x0, #29
  50:	and	x8, x8, #0x7fffffff8
  54:	add	x11, x9, w0, uxtw #3
  58:	add	x22, x9, x8
  5c:	add	x0, sp, #0x30
  60:	stur	w19, [x29, #-8]
  64:	str	w19, [sp, #72]
  68:	stp	x11, x22, [sp, #48]
  6c:	str	x10, [sp, #64]
  70:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  74:	stp	w21, w20, [sp]
  78:	ldr	x8, [sp]
  7c:	add	x0, sp, #0x10
  80:	str	w19, [sp, #8]
  84:	stp	x22, x22, [sp, #16]
  88:	str	w19, [sp, #40]
  8c:	str	x8, [sp, #32]
  90:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  94:	ldp	q1, q0, [sp, #48]
  98:	ldp	q3, q2, [sp, #16]
  9c:	ldp	x20, x19, [sp, #144]
  a0:	ldp	x22, x21, [sp, #128]
  a4:	stp	q1, q0, [x23]
  a8:	stp	q3, q2, [x23, #32]
  ac:	ldr	x23, [sp, #112]
  b0:	ldp	x29, x30, [sp, #96]
  b4:	add	sp, sp, #0xa0
  b8:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	w8, w9, [x0, #8]
  18:	sub	x21, x2, x1
  1c:	asr	x23, x21, #3
  20:	mov	x22, x2
  24:	sub	x9, x9, x8
  28:	mov	x20, x1
  2c:	mov	x19, x0
  30:	cmp	x23, x9
  34:	b.ls	4c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x4c>  // b.plast
  38:	add	x2, x23, x8
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  4c:	cmp	x20, x22
  50:	b.eq	6c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x6c>  // b.none
  54:	ldr	x8, [x19]
  58:	ldr	w9, [x19, #8]
  5c:	mov	x1, x20
  60:	mov	x2, x21
  64:	add	x0, x8, x9, lsl #3
  68:	bl	0 <memcpy>
  6c:	ldp	w8, w9, [x19, #8]
  70:	add	x8, x23, x8
  74:	cmp	x8, x9
  78:	b.hi	94 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x94>  // b.pmore
  7c:	str	w8, [x19, #8]
  80:	ldp	x20, x19, [sp, #48]
  84:	ldp	x22, x21, [sp, #32]
  88:	ldr	x23, [sp, #16]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  9c:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  a0:	add	x0, x0, #0x0
  a4:	add	x1, x1, #0x0
  a8:	add	x3, x3, #0x0
  ac:	mov	w2, #0x43                  	// #67
  b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	sub	sp, sp, #0x140
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x20, x19, [sp, #304]
  10:	add	x29, sp, #0x110
  14:	adrp	x9, 0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  18:	ldr	d0, [x9]
  1c:	mov	x8, x1
  20:	mov	x9, sp
  24:	mov	x19, x0
  28:	add	x20, x9, #0x10
  2c:	mov	x1, sp
  30:	mov	x0, x8
  34:	str	x20, [sp]
  38:	str	d0, [sp, #8]
  3c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  40:	ldr	x8, [x19]
  44:	mov	x2, x0
  48:	mov	x3, x1
  4c:	mov	x0, x19
  50:	ldr	x8, [x8, #16]
  54:	mov	x1, x2
  58:	mov	x2, x3
  5c:	blr	x8
  60:	ldr	x8, [sp]
  64:	mov	x19, x0
  68:	cmp	x8, x20
  6c:	b.eq	78 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x78>  // b.none
  70:	mov	x0, x8
  74:	bl	0 <free>
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #304]
  80:	ldr	x28, [sp, #288]
  84:	ldp	x29, x30, [sp, #272]
  88:	add	sp, sp, #0x140
  8c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #192]
   c:	cmp	w8, w1
  10:	b.ls	24 <_ZNK4llvm3opt12InputArgList12getArgStringEj+0x24>  // b.plast
  14:	ldr	x8, [x0, #184]
  18:	ldr	x0, [x8, w1, uxtw #3]
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  28:	adrp	x1, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  2c:	adrp	x3, 0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x95                  	// #149
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x4c>  // b.hs, b.nlast
  20:	ldr	x10, [x19]
  24:	ldr	x11, [x20]
  28:	cmp	w8, w9
  2c:	str	xzr, [x20]
  30:	str	x11, [x10, w8, uxtw #3]
  34:	b.cs	60 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x60>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	mov	x0, x19
  50:	mov	x1, xzr
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  58:	ldp	w8, w9, [x19, #8]
  5c:	b	20 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x20>
  60:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  64:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  68:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  6c:	add	x0, x0, #0x0
  70:	add	x1, x1, #0x0
  74:	add	x3, x3, #0x0
  78:	mov	w2, #0x43                  	// #67
  7c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	cbz	x20, 28 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev+0x28>
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  20:	mov	x0, x20
  24:	bl	0 <_ZdlPv>
  28:	str	xzr, [x19]
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	cbz	x8, 40 <_ZNK4llvm3opt6Option7getNameEv+0x40>
  14:	ldr	x19, [x8, #8]
  18:	cbz	x19, 2c <_ZNK4llvm3opt6Option7getNameEv+0x2c>
  1c:	mov	x0, x19
  20:	bl	0 <strlen>
  24:	mov	x1, x0
  28:	b	30 <_ZNK4llvm3opt6Option7getNameEv+0x30>
  2c:	mov	x1, xzr
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  44:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv>
  48:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x63                  	// #99
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv>:
   0:	ldr	w0, [x0, #352]
   4:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #184]
   c:	ldr	w9, [x8, #192]
  10:	cmp	w9, w1
  14:	b.ls	28 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj+0x28>  // b.plast
  18:	ldr	x8, [x8, #184]
  1c:	ldr	x0, [x8, w1, uxtw #3]
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	adrp	x0, 0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  2c:	adrp	x1, 0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  30:	adrp	x3, 0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  34:	add	x0, x0, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x3, x3, #0x0
  40:	mov	w2, #0x95                  	// #149
  44:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>:
   0:	ldr	x8, [x0, #184]
   4:	ldr	w0, [x8, #352]
   8:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 24 <_ZNK4llvm3opt6Option8getAliasEv+0x24>
  10:	ldr	x0, [x0, #8]
  14:	cbz	x0, 44 <_ZNK4llvm3opt6Option8getAliasEv+0x44>
  18:	ldrh	w1, [x8, #42]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  24:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  28:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x6e                  	// #110
  40:	bl	0 <__assert_fail>
  44:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  4c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x6f                  	// #111
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #17]
  10:	mov	x19, x1
  14:	cmp	w8, #0x1
  18:	b.ne	3c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x3c>  // b.any
  1c:	ldrb	w8, [x0, #16]
  20:	sub	w9, w8, #0x3
  24:	cmp	w9, #0x4
  28:	b.cc	34 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x34>  // b.lo, b.ul, b.last
  2c:	cmp	w8, #0x1
  30:	b.ne	3c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x3c>  // b.any
  34:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  38:	b	4c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x4c>
  3c:	mov	x1, x19
  40:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  44:	ldr	x0, [x19]
  48:	ldr	w1, [x19, #8]
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #17]
  10:	cmp	w8, #0x1
  14:	b.ne	90 <_ZNK4llvm5Twine18getSingleStringRefEv+0x90>  // b.any
  18:	ldrb	w8, [x0, #16]
  1c:	sub	w8, w8, #0x1
  20:	cmp	w8, #0x5
  24:	b.hi	90 <_ZNK4llvm5Twine18getSingleStringRefEv+0x90>  // b.pmore
  28:	adrp	x9, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  2c:	add	x9, x9, #0x0
  30:	adr	x10, 48 <_ZNK4llvm5Twine18getSingleStringRefEv+0x48>
  34:	ldrb	w11, [x9, x8]
  38:	add	x10, x10, x11, lsl #2
  3c:	mov	x19, xzr
  40:	mov	x1, xzr
  44:	br	x10
  48:	ldr	x8, [x0]
  4c:	ldp	x19, x1, [x8]
  50:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  54:	ldr	x19, [x0]
  58:	cbz	x19, 7c <_ZNK4llvm5Twine18getSingleStringRefEv+0x7c>
  5c:	mov	x0, x19
  60:	bl	0 <strlen>
  64:	mov	x1, x0
  68:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  6c:	ldr	x8, [x0]
  70:	ldr	x19, [x8]
  74:	ldr	w1, [x8, #8]
  78:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  7c:	mov	x1, xzr
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  94:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  98:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x1b8                 	// #440
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x305                 	// #773
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x171                 	// #369
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  14:	str	w0, [x19, #24]
  18:	cbz	w0, 3c <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj+0x3c>
  1c:	mov	w8, #0xc                   	// #12
  20:	umull	x0, w0, w8
  24:	bl	0 <_Znwm>
  28:	str	x0, [x19, #8]
  2c:	mov	x0, x19
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  3c:	stp	xzr, xzr, [x19, #8]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj>:
   0:	cbz	w1, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj+0x40>
   4:	mov	w9, #0xaaab                	// #43691
   8:	lsl	w8, w1, #2
   c:	movk	w9, #0xaaaa, lsl #16
  10:	umull	x8, w8, w9
  14:	lsr	x8, x8, #33
  18:	add	w8, w8, #0x1
  1c:	orr	x8, x8, x8, lsr #1
  20:	orr	x8, x8, x8, lsr #2
  24:	orr	x8, x8, x8, lsr #4
  28:	orr	x8, x8, x8, lsr #8
  2c:	orr	x8, x8, x8, lsr #16
  30:	lsr	x9, x8, #32
  34:	orr	w8, w9, w8
  38:	add	w0, w8, #0x1
  3c:	ret
  40:	mov	w0, wzr
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w8, w9, #0x1
  14:	tst	w9, w8
  18:	b.ne	44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x44>  // b.any
  1c:	cbz	w9, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x3c>
  20:	ldr	x8, [x0, #8]
  24:	add	x9, x9, x9, lsl #1
  28:	lsl	x9, x9, #2
  2c:	mov	w10, #0xffffffff            	// #-1
  30:	subs	x9, x9, #0xc
  34:	str	w10, [x8], #12
  38:	b.ne	30 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x30>  // b.any
  3c:	ldp	x29, x30, [sp], #16
  40:	ret
  44:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  48:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  4c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x15c                 	// #348
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x21, x2
  18:	add	x2, sp, #0x8
  1c:	mov	x22, x1
  20:	mov	x20, x0
  24:	mov	x19, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  2c:	ldr	x3, [sp, #8]
  30:	tbz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x3c>
  34:	mov	w8, wzr
  38:	b	64 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x64>
  3c:	mov	x0, x20
  40:	mov	x1, x22
  44:	mov	x2, x22
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  4c:	ldr	w8, [x22]
  50:	mov	x3, x0
  54:	str	w8, [x0]
  58:	ldr	x8, [x21]
  5c:	stur	x8, [x0, #4]
  60:	mov	w8, #0x1                   	// #1
  64:	ldr	w9, [x20, #24]
  68:	ldp	x11, x10, [x20]
  6c:	mov	w12, #0xc                   	// #12
  70:	strb	w8, [x19, #32]
  74:	ldp	x22, x21, [sp, #32]
  78:	madd	x9, x9, x12, x10
  7c:	stp	x20, x11, [x19]
  80:	stp	x3, x9, [x19, #16]
  84:	ldp	x20, x19, [sp, #48]
  88:	ldp	x29, x30, [sp, #16]
  8c:	add	sp, sp, #0x40
  90:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cbz	w8, 4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x4c>
  10:	ldr	w9, [x1]
  14:	cmn	w9, #0x2
  18:	b.cs	b0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xb0>  // b.hs, b.nlast
  1c:	ldr	x10, [x0, #8]
  20:	mov	w11, #0x25                  	// #37
  24:	mul	w12, w9, w11
  28:	sub	w11, w8, #0x1
  2c:	and	w13, w12, w11
  30:	mov	w12, #0xc                   	// #12
  34:	umaddl	x8, w13, w12, x10
  38:	ldr	w15, [x8]
  3c:	cmp	w9, w15
  40:	b.ne	60 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x60>  // b.any
  44:	mov	w0, #0x1                   	// #1
  48:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x54>
  4c:	mov	x8, xzr
  50:	mov	w0, wzr
  54:	str	x8, [x2]
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x14, xzr
  64:	mov	w16, #0x1                   	// #1
  68:	mov	w0, #0x1                   	// #1
  6c:	cmn	w15, #0x1
  70:	b.eq	a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xa0>  // b.none
  74:	cmn	w15, #0x2
  78:	add	w13, w13, w16
  7c:	ccmp	x14, #0x0, #0x0, eq  // eq = none
  80:	and	w13, w13, w11
  84:	csel	x14, x14, x8, ne  // ne = any
  88:	umaddl	x8, w13, w12, x10
  8c:	ldr	w15, [x8]
  90:	add	w16, w16, #0x1
  94:	cmp	w9, w15
  98:	b.eq	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x54>  // b.none
  9c:	b	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x6c>
  a0:	cmp	x14, #0x0
  a4:	mov	w0, wzr
  a8:	csel	x8, x8, x14, eq  // eq = none
  ac:	b	54 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x54>
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  b4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  b8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  bc:	add	x0, x0, #0x0
  c0:	add	x1, x1, #0x0
  c4:	add	x3, x3, #0x0
  c8:	mov	w2, #0x252                 	// #594
  cc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	w8, [x3]
  6c:	cmn	w8, #0x1
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x19, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	w9, #0xc                   	// #12
  4c:	mov	x20, x0
  50:	str	w8, [x0, #24]
  54:	umull	x0, w8, w9
  58:	bl	0 <_Znwm>
  5c:	str	x0, [x20, #8]
  60:	cbz	x19, 8c <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x8c>
  64:	mov	w8, #0xc                   	// #12
  68:	madd	x2, x21, x8, x19
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldr	x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	b	0 <_ZdlPv>
  8c:	mov	x0, x20
  90:	ldp	x20, x19, [sp, #32]
  94:	ldr	x21, [sp, #16]
  98:	ldp	x29, x30, [sp], #48
  9c:	b	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  20:	cmp	x20, x19
  24:	b.eq	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x74>  // b.none
  28:	ldr	w8, [x20]
  2c:	cmn	w8, #0x3
  30:	b.hi	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x68>  // b.pmore
  34:	add	x2, x29, #0x18
  38:	mov	x0, x21
  3c:	mov	x1, x20
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  44:	tbnz	w0, #0, 84 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x84>
  48:	ldr	x8, [x29, #24]
  4c:	ldr	w9, [x20]
  50:	str	w9, [x8]
  54:	ldur	x9, [x20, #4]
  58:	stur	x9, [x8, #4]
  5c:	ldr	w8, [x21, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x21, #16]
  68:	add	x20, x20, #0xc
  6c:	cmp	x19, x20
  70:	b.ne	28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x28>  // b.any
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  8c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  90:	add	x0, x0, #0x0
  94:	add	x1, x1, #0x0
  98:	add	x3, x3, #0x0
  9c:	mov	w2, #0x17a                 	// #378
  a0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	cmp	x8, x9
  14:	b.eq	48 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x48>  // b.none
  18:	mov	x19, x0
  1c:	ldr	x0, [x8]
  20:	cbz	x0, 38 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x38>
  24:	ldr	w1, [x19, #16]
  28:	cbz	w1, 38 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x38>
  2c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  30:	tbnz	w0, #0, 48 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x48>
  34:	ldp	x8, x9, [x19]
  38:	add	x8, x8, #0x8
  3c:	cmp	x8, x9
  40:	str	x8, [x19]
  44:	b.ne	1c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x1c>  // b.any
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	mov	x19, x2
  18:	mov	x20, x1
  1c:	sub	x1, x29, #0x8
  20:	mov	w2, #0x2                   	// #2
  24:	mov	x21, x0
  28:	mov	x22, x8
  2c:	stp	w20, w19, [x29, #-8]
  30:	bl	170 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  34:	ldr	x8, [x21, #8]
  38:	lsr	x9, x0, #29
  3c:	and	x9, x9, #0x7fffffff8
  40:	stp	w20, w19, [sp, #48]
  44:	add	x10, x8, w0, uxtw #3
  48:	add	x21, x8, x9
  4c:	add	x0, sp, #0x20
  50:	stp	x10, x21, [sp, #32]
  54:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  58:	add	x0, sp, #0x8
  5c:	stp	x21, x21, [sp, #8]
  60:	stp	w20, w19, [sp, #24]
  64:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  68:	ldr	x8, [sp, #48]
  6c:	ldr	q0, [sp, #32]
  70:	ldr	x9, [sp, #24]
  74:	ldur	q1, [sp, #8]
  78:	str	x8, [x22, #16]
  7c:	str	q0, [x22]
  80:	str	x9, [x22, #40]
  84:	stur	q1, [x22, #24]
  88:	ldp	x20, x19, [sp, #96]
  8c:	ldp	x22, x21, [sp, #80]
  90:	ldp	x29, x30, [sp, #64]
  94:	add	sp, sp, #0x70
  98:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0]
  14:	cmp	x8, x9
  18:	b.eq	64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x64>  // b.none
  1c:	mov	x19, x0
  20:	add	x21, x0, #0x10
  24:	ldr	x20, [x8]
  28:	cbz	x20, 54 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x54>
  2c:	mov	x22, xzr
  30:	ldr	w1, [x21, x22]
  34:	cbz	w1, 50 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x50>
  38:	mov	x0, x20
  3c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  40:	tbnz	w0, #0, 64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x64>
  44:	add	x22, x22, #0x4
  48:	cmp	x22, #0x8
  4c:	b.ne	30 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x30>  // b.any
  50:	ldp	x8, x9, [x19]
  54:	add	x8, x8, #0x8
  58:	cmp	x8, x9
  5c:	str	x8, [x19]
  60:	b.ne	24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x24>  // b.any
  64:	ldp	x20, x19, [sp, #32]
  68:	ldp	x22, x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x2, x1
  18:	asr	x23, x8, #3
  1c:	lsr	x8, x23, #58
  20:	cbnz	x8, 84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag+0x84>
  24:	mov	x21, x1
  28:	mov	x1, x23
  2c:	mov	x19, x2
  30:	mov	x20, x0
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  38:	mov	x22, x0
  3c:	add	x8, x0, x23, lsl #5
  40:	cmp	x21, x19
  44:	str	x0, [x20]
  48:	str	x8, [x20, #16]
  4c:	b.eq	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag+0x6c>  // b.none
  50:	ldr	x1, [x21], #8
  54:	add	x2, x29, #0x18
  58:	mov	x0, x22
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
  60:	cmp	x19, x21
  64:	add	x22, x22, #0x20
  68:	b.ne	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag+0x50>  // b.any
  6c:	str	x22, [x20, #8]
  70:	ldp	x20, x19, [sp, #48]
  74:	ldp	x22, x21, [sp, #32]
  78:	ldr	x23, [sp, #16]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret
  84:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  88:	add	x0, x0, #0x0
  8c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0]
  14:	cmp	x8, x9
  18:	b.eq	64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x64>  // b.none
  1c:	mov	x19, x0
  20:	add	x21, x0, #0x10
  24:	ldr	x20, [x8]
  28:	cbz	x20, 54 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x54>
  2c:	mov	x22, xzr
  30:	ldr	w1, [x21, x22]
  34:	cbz	w1, 50 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x50>
  38:	mov	x0, x20
  3c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  40:	tbnz	w0, #0, 64 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x64>
  44:	add	x22, x22, #0x4
  48:	cmp	x22, #0xc
  4c:	b.ne	30 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x30>  // b.any
  50:	ldp	x8, x9, [x19]
  54:	add	x8, x8, #0x8
  58:	cmp	x8, x9
  5c:	str	x8, [x19]
  60:	b.ne	24 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x24>  // b.any
  64:	ldp	x20, x19, [sp, #32]
  68:	ldp	x22, x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x21, #3
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 104 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x104>
  c4:	lsl	x22, x8, #3
  c8:	mov	x9, x22
  cc:	mov	x10, x20
  d0:	ldr	x11, [x0]
  d4:	str	xzr, [x0], #8
  d8:	subs	x9, x9, #0x8
  dc:	str	x11, [x10], #8
  e0:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xd0>  // b.any
  e4:	ldr	x0, [x19]
  e8:	cbz	w8, 104 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x104>
  ec:	sub	x23, x0, #0x8
  f0:	add	x0, x23, x22
  f4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  f8:	subs	x22, x22, #0x8
  fc:	b.ne	f0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xf0>  // b.any
 100:	ldr	x0, [x19]
 104:	add	x8, x19, #0x10
 108:	cmp	x0, x8
 10c:	b.eq	114 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x114>  // b.none
 110:	bl	0 <free>
 114:	str	x20, [x19]
 118:	str	w21, [x19, #12]
 11c:	ldp	x20, x19, [sp, #48]
 120:	ldp	x22, x21, [sp, #32]
 124:	ldr	x23, [sp, #16]
 128:	ldp	x29, x30, [sp], #64
 12c:	ret

Option.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	str	x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	stp	x1, x2, [x0]
  18:	cbz	x1, 40 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x40>
  1c:	mov	x0, x19
  20:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  24:	cbz	x0, 40 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x40>
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  30:	stp	x0, x1, [sp]
  34:	mov	x0, sp
  38:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  3c:	cbnz	x0, bc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xbc>
  40:	ldr	x8, [x19]
  44:	cbz	x8, 8c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x8c>
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  50:	cbz	x0, 8c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x8c>
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  5c:	cbz	x0, dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xdc>
  60:	ldr	x8, [x19]
  64:	cbz	x8, 9c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x9c>
  68:	ldrb	w8, [x8, #36]
  6c:	cmp	w8, #0x3
  70:	b.ne	fc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xfc>  // b.any
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  7c:	cbz	x0, 9c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x9c>
  80:	ldrb	w8, [x0, #36]
  84:	cmp	w8, #0x3
  88:	b.eq	11c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x11c>  // b.none
  8c:	ldr	x19, [sp, #32]
  90:	ldp	x29, x30, [sp, #16]
  94:	add	sp, sp, #0x30
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  a0:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  a4:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x5d                  	// #93
  b8:	bl	0 <__assert_fail>
  bc:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  c0:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  c4:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  c8:	add	x0, x0, #0x0
  cc:	add	x1, x1, #0x0
  d0:	add	x3, x3, #0x0
  d4:	mov	w2, #0x1f                  	// #31
  d8:	bl	0 <__assert_fail>
  dc:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  e0:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  e4:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
  e8:	add	x0, x0, #0x0
  ec:	add	x1, x1, #0x0
  f0:	add	x3, x3, #0x0
  f4:	mov	w2, #0x22                  	// #34
  f8:	bl	0 <__assert_fail>
  fc:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 100:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 104:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 108:	add	x0, x0, #0x0
 10c:	add	x1, x1, #0x0
 110:	add	x3, x3, #0x0
 114:	mov	w2, #0x23                  	// #35
 118:	bl	0 <__assert_fail>
 11c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 120:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 124:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x25                  	// #37
 138:	bl	0 <__assert_fail>

000000000000013c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>:
 13c:	sub	sp, sp, #0x60
 140:	stp	x29, x30, [sp, #32]
 144:	stp	x24, x23, [sp, #48]
 148:	stp	x22, x21, [sp, #64]
 14c:	stp	x20, x19, [sp, #80]
 150:	add	x29, sp, #0x20
 154:	mov	x19, x1
 158:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 15c:	mov	x20, x0
 160:	add	x1, x1, #0x0
 164:	mov	w2, #0x1                   	// #1
 168:	mov	x0, x19
 16c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 170:	ldr	x8, [x20]
 174:	cbz	x8, 44c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x310>
 178:	ldrb	w8, [x8, #36]
 17c:	cmp	w8, #0xc
 180:	b.hi	264 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x128>  // b.pmore
 184:	adrp	x9, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 188:	add	x9, x9, #0x0
 18c:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 190:	adr	x10, 1a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x6c>
 194:	ldrb	w11, [x9, x8]
 198:	add	x10, x10, x11, lsl #2
 19c:	add	x1, x1, #0x0
 1a0:	mov	w2, #0xa                   	// #10
 1a4:	br	x10
 1a8:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 1ac:	add	x1, x1, #0x0
 1b0:	mov	w2, #0xa                   	// #10
 1b4:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 1b8:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 1bc:	add	x1, x1, #0x0
 1c0:	b	22c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0xf0>
 1c4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 1c8:	add	x1, x1, #0x0
 1cc:	mov	w2, #0x15                  	// #21
 1d0:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 1d4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 1d8:	add	x1, x1, #0x0
 1dc:	mov	w2, #0x16                  	// #22
 1e0:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 1e4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 1e8:	add	x1, x1, #0x0
 1ec:	mov	w2, #0xc                   	// #12
 1f0:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 1f4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 1f8:	add	x1, x1, #0x0
 1fc:	mov	w2, #0x9                   	// #9
 200:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 204:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 208:	add	x1, x1, #0x0
 20c:	mov	w2, #0x12                  	// #18
 210:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 214:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 218:	add	x1, x1, #0x0
 21c:	mov	w2, #0x10                  	// #16
 220:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 224:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 228:	add	x1, x1, #0x0
 22c:	mov	w2, #0xb                   	// #11
 230:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 234:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 238:	add	x1, x1, #0x0
 23c:	b	258 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x11c>
 240:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 244:	add	x1, x1, #0x0
 248:	mov	w2, #0x18                  	// #24
 24c:	b	25c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x120>
 250:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 254:	add	x1, x1, #0x0
 258:	mov	w2, #0xd                   	// #13
 25c:	mov	x0, x19
 260:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 264:	ldr	x8, [x20]
 268:	ldr	x8, [x8]
 26c:	cbz	x8, 32c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f0>
 270:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 274:	add	x1, x1, #0x0
 278:	mov	w2, #0xb                   	// #11
 27c:	mov	x0, x19
 280:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 284:	ldr	x8, [x20]
 288:	ldr	x10, [x8]
 28c:	ldp	x9, x8, [x19, #16]
 290:	ldr	x11, [x10]
 294:	cmp	x8, x9
 298:	cset	w9, cc  // cc = lo, ul, last
 29c:	cbz	x11, 308 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1cc>
 2a0:	adrp	x23, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 2a4:	adrp	x24, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 2a8:	add	x21, x10, #0x8
 2ac:	mov	w22, #0x22                  	// #34
 2b0:	add	x23, x23, #0x0
 2b4:	add	x24, x24, #0x0
 2b8:	tbz	w9, #0, 2d0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x194>
 2bc:	add	x9, x8, #0x1
 2c0:	mov	x0, x19
 2c4:	str	x9, [x19, #24]
 2c8:	strb	w22, [x8]
 2cc:	b	2dc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1a0>
 2d0:	mov	w1, #0x22                  	// #34
 2d4:	mov	x0, x19
 2d8:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 2dc:	ldur	x1, [x21, #-8]
 2e0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 2e4:	ldr	x8, [x21]
 2e8:	cmp	x8, #0x0
 2ec:	csel	x1, x24, x23, eq  // eq = none
 2f0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 2f4:	ldp	x9, x8, [x19, #16]
 2f8:	ldr	x10, [x21], #8
 2fc:	cmp	x8, x9
 300:	cset	w9, cc  // cc = lo, ul, last
 304:	cbnz	x10, 2b8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x17c>
 308:	tbz	w9, #0, 320 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1e4>
 30c:	add	x9, x8, #0x1
 310:	mov	w10, #0x5d                  	// #93
 314:	str	x9, [x19, #24]
 318:	strb	w10, [x8]
 31c:	b	32c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f0>
 320:	mov	w1, #0x5d                  	// #93
 324:	mov	x0, x19
 328:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 32c:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 330:	add	x1, x1, #0x0
 334:	mov	w2, #0x7                   	// #7
 338:	mov	x0, x19
 33c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 340:	mov	x21, x0
 344:	mov	x0, x20
 348:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 34c:	mov	x2, x0
 350:	mov	x3, x1
 354:	mov	x0, x21
 358:	mov	x1, x2
 35c:	mov	x2, x3
 360:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 364:	ldp	x9, x8, [x0, #16]
 368:	cmp	x8, x9
 36c:	b.cs	384 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x248>  // b.hs, b.nlast
 370:	add	x9, x8, #0x1
 374:	mov	w10, #0x22                  	// #34
 378:	str	x9, [x0, #24]
 37c:	strb	w10, [x8]
 380:	b	38c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x250>
 384:	mov	w1, #0x22                  	// #34
 388:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
 38c:	mov	x0, x20
 390:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 394:	stp	x0, x1, [sp, #16]
 398:	cbz	x0, 3bc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x280>
 39c:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 3a0:	add	x1, x1, #0x0
 3a4:	mov	w2, #0x7                   	// #7
 3a8:	mov	x0, x19
 3ac:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 3b0:	add	x0, sp, #0x10
 3b4:	mov	x1, x19
 3b8:	bl	13c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 3bc:	mov	x0, x20
 3c0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 3c4:	stp	x0, x1, [sp]
 3c8:	cbz	x0, 3ec <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2b0>
 3cc:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 3d0:	add	x1, x1, #0x0
 3d4:	mov	w2, #0x7                   	// #7
 3d8:	mov	x0, x19
 3dc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 3e0:	mov	x0, sp
 3e4:	mov	x1, x19
 3e8:	bl	13c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 3ec:	ldr	x8, [x20]
 3f0:	cbz	x8, 44c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x310>
 3f4:	ldrb	w8, [x8, #36]
 3f8:	cmp	w8, #0xa
 3fc:	b.ne	420 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2e4>  // b.any
 400:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 404:	add	x1, x1, #0x0
 408:	mov	w2, #0x9                   	// #9
 40c:	mov	x0, x19
 410:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 414:	ldr	x8, [x20]
 418:	ldrb	w1, [x8, #37]
 41c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
 420:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 424:	add	x1, x1, #0x0
 428:	mov	w2, #0x2                   	// #2
 42c:	mov	x0, x19
 430:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 434:	ldp	x20, x19, [sp, #80]
 438:	ldp	x22, x21, [sp, #64]
 43c:	ldp	x24, x23, [sp, #48]
 440:	ldp	x29, x30, [sp, #32]
 444:	add	sp, sp, #0x60
 448:	ret
 44c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 450:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 454:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 458:	add	x0, x0, #0x0
 45c:	add	x1, x1, #0x0
 460:	add	x3, x3, #0x0
 464:	mov	w2, #0x5d                  	// #93
 468:	bl	0 <__assert_fail>

000000000000046c <_ZNK4llvm3opt6Option4dumpEv>:
 46c:	stp	x29, x30, [sp, #-32]!
 470:	str	x19, [sp, #16]
 474:	mov	x29, sp
 478:	mov	x19, x0
 47c:	bl	0 <_ZN4llvm4dbgsEv>
 480:	mov	x1, x0
 484:	mov	x0, x19
 488:	ldr	x19, [sp, #16]
 48c:	ldp	x29, x30, [sp], #32
 490:	b	13c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>

0000000000000494 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>:
 494:	sub	sp, sp, #0x40
 498:	stp	x29, x30, [sp, #32]
 49c:	stp	x20, x19, [sp, #48]
 4a0:	add	x29, sp, #0x20
 4a4:	mov	x19, x1
 4a8:	mov	x20, x0
 4ac:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 4b0:	stp	x0, x1, [sp, #16]
 4b4:	cbz	x0, 4c8 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x34>
 4b8:	and	x1, x19, #0xffffffff
 4bc:	add	x0, sp, #0x10
 4c0:	bl	494 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 4c4:	b	500 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x6c>
 4c8:	ldr	x8, [x20]
 4cc:	cbz	x8, 514 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x80>
 4d0:	ldr	w8, [x8, #32]
 4d4:	cmp	w8, w19
 4d8:	b.ne	4e4 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x50>  // b.any
 4dc:	mov	w0, #0x1                   	// #1
 4e0:	b	500 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x6c>
 4e4:	mov	x0, x20
 4e8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 4ec:	stp	x0, x1, [sp]
 4f0:	cbz	x0, 500 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x6c>
 4f4:	and	x1, x19, #0xffffffff
 4f8:	mov	x0, sp
 4fc:	b	4c0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x2c>
 500:	ldp	x20, x19, [sp, #48]
 504:	ldp	x29, x30, [sp, #32]
 508:	and	w0, w0, #0x1
 50c:	add	sp, sp, #0x40
 510:	ret
 514:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 518:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 51c:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 520:	add	x0, x0, #0x0
 524:	add	x1, x1, #0x0
 528:	add	x3, x3, #0x0
 52c:	mov	w2, #0x58                  	// #88
 530:	bl	0 <__assert_fail>

0000000000000534 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>:
 534:	sub	sp, sp, #0x70
 538:	stp	x29, x30, [sp, #16]
 53c:	str	x27, [sp, #32]
 540:	stp	x26, x25, [sp, #48]
 544:	stp	x24, x23, [sp, #64]
 548:	stp	x22, x21, [sp, #80]
 54c:	stp	x20, x19, [sp, #96]
 550:	add	x29, sp, #0x10
 554:	ldr	x8, [x1]
 558:	mov	x20, x1
 55c:	ldr	w1, [x2]
 560:	mov	x23, x0
 564:	ldr	x8, [x8]
 568:	mov	x0, x20
 56c:	mov	w21, w3
 570:	mov	x19, x2
 574:	blr	x8
 578:	ldr	x25, [x23]
 57c:	cbz	x25, ba8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x674>
 580:	ldrb	w8, [x25, #36]
 584:	sub	w8, w8, #0x3
 588:	cmp	w8, #0x9
 58c:	b.hi	b90 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x65c>  // b.pmore
 590:	adrp	x9, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 594:	add	x9, x9, #0x0
 598:	adr	x10, 5b0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7c>
 59c:	ldrh	w11, [x9, x8, lsl #1]
 5a0:	add	x10, x10, x11, lsl #2
 5a4:	mov	x22, x0
 5a8:	mov	w21, w21
 5ac:	br	x10
 5b0:	ldr	x8, [x20]
 5b4:	ldr	w1, [x19]
 5b8:	mov	x0, x20
 5bc:	ldr	x8, [x8]
 5c0:	blr	x8
 5c4:	bl	0 <strlen>
 5c8:	cmp	x0, x21
 5cc:	b.ne	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.any
 5d0:	mov	w0, #0x58                  	// #88
 5d4:	bl	0 <_Znwm>
 5d8:	ldr	w5, [x19]
 5dc:	ldp	x1, x2, [x23]
 5e0:	mov	x3, x22
 5e4:	mov	x4, x21
 5e8:	add	w8, w5, #0x1
 5ec:	mov	x6, xzr
 5f0:	mov	x20, x0
 5f4:	str	w8, [x19]
 5f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5fc:	mov	x0, x20
 600:	b	b70 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x63c>
 604:	ldr	x8, [x20]
 608:	ldr	w1, [x19]
 60c:	mov	x0, x20
 610:	ldr	x8, [x8]
 614:	blr	x8
 618:	bl	0 <strlen>
 61c:	cmp	x0, x21
 620:	b.ne	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.any
 624:	ldr	w8, [x19]
 628:	add	w24, w8, #0x2
 62c:	b	658 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x124>
 630:	ldr	x8, [x20]
 634:	ldr	w1, [x19]
 638:	mov	x0, x20
 63c:	ldr	x8, [x8]
 640:	blr	x8
 644:	bl	0 <strlen>
 648:	ldr	w1, [x19]
 64c:	cmp	x0, x21
 650:	b.ne	b28 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x5f4>  // b.any
 654:	add	w24, w1, #0x2
 658:	str	w24, [x19]
 65c:	ldr	x8, [x20]
 660:	mov	x0, x20
 664:	ldr	x8, [x8, #8]
 668:	blr	x8
 66c:	cmp	w24, w0
 670:	b.hi	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.pmore
 674:	ldr	x8, [x20]
 678:	ldr	w9, [x19]
 67c:	mov	x0, x20
 680:	ldr	x8, [x8]
 684:	sub	w1, w9, #0x1
 688:	blr	x8
 68c:	cbz	x0, a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>
 690:	mov	w0, #0x58                  	// #88
 694:	bl	0 <_Znwm>
 698:	ldr	x8, [x20]
 69c:	ldr	w9, [x19]
 6a0:	ldp	x19, x23, [x23]
 6a4:	mov	x24, x0
 6a8:	ldr	x8, [x8]
 6ac:	sub	w1, w9, #0x1
 6b0:	mov	x0, x20
 6b4:	sub	w25, w9, #0x2
 6b8:	blr	x8
 6bc:	mov	x6, x0
 6c0:	mov	x0, x24
 6c4:	mov	x1, x19
 6c8:	mov	x2, x23
 6cc:	mov	x3, x22
 6d0:	mov	x4, x21
 6d4:	mov	w5, w25
 6d8:	b	b64 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x630>
 6dc:	ldr	x8, [x20]
 6e0:	ldr	w1, [x19]
 6e4:	b	b2c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x5f8>
 6e8:	ldr	x8, [x20]
 6ec:	ldr	w1, [x19]
 6f0:	mov	x0, x20
 6f4:	ldr	x8, [x8]
 6f8:	blr	x8
 6fc:	add	x20, x0, x21
 700:	mov	w0, #0x58                  	// #88
 704:	bl	0 <_Znwm>
 708:	ldr	w5, [x19]
 70c:	ldp	x1, x2, [x23]
 710:	mov	x3, x22
 714:	mov	x4, x21
 718:	add	w8, w5, #0x1
 71c:	mov	x6, xzr
 720:	mov	x24, x0
 724:	str	w8, [x19]
 728:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 72c:	add	x19, x24, #0x30
 730:	mov	x23, x20
 734:	ldrb	w25, [x23]
 738:	cmp	w25, #0x2c
 73c:	b.eq	744 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x210>  // b.none
 740:	cbnz	w25, 780 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x24c>
 744:	subs	x21, x23, x20
 748:	b.eq	778 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x244>  // b.none
 74c:	add	x0, x21, #0x1
 750:	bl	0 <_Znam>
 754:	mov	x1, x20
 758:	mov	x2, x21
 75c:	mov	x22, x0
 760:	str	x0, [x29, #24]
 764:	bl	0 <memcpy>
 768:	add	x1, x29, #0x18
 76c:	mov	x0, x19
 770:	strb	wzr, [x22, x21]
 774:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 778:	cbz	w25, 940 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x40c>
 77c:	add	x20, x23, #0x1
 780:	add	x23, x23, #0x1
 784:	b	734 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x200>
 788:	ldr	x8, [x20]
 78c:	ldr	w1, [x19]
 790:	mov	x0, x20
 794:	ldr	x8, [x8]
 798:	blr	x8
 79c:	bl	0 <strlen>
 7a0:	cmp	x0, x21
 7a4:	b.ne	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.any
 7a8:	ldr	x8, [x23]
 7ac:	ldr	w9, [x19]
 7b0:	mov	x0, x20
 7b4:	ldrb	w8, [x8, #37]
 7b8:	add	w8, w8, w9
 7bc:	add	w24, w8, #0x1
 7c0:	str	w24, [x19]
 7c4:	ldr	x8, [x20]
 7c8:	ldr	x8, [x8, #8]
 7cc:	blr	x8
 7d0:	cmp	w24, w0
 7d4:	b.hi	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.pmore
 7d8:	mov	w0, #0x58                  	// #88
 7dc:	bl	0 <_Znwm>
 7e0:	ldp	x25, x26, [x23]
 7e4:	ldr	x8, [x20]
 7e8:	ldr	w10, [x19]
 7ec:	mov	x24, x0
 7f0:	ldrb	w9, [x25, #37]
 7f4:	ldr	x8, [x8]
 7f8:	mov	x0, x20
 7fc:	mvn	w11, w9
 800:	sub	w1, w10, w9
 804:	add	w27, w10, w11
 808:	blr	x8
 80c:	mov	x6, x0
 810:	mov	x0, x24
 814:	mov	x1, x25
 818:	mov	x2, x26
 81c:	mov	x3, x22
 820:	mov	x4, x21
 824:	mov	w5, w27
 828:	mov	x7, xzr
 82c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
 830:	ldr	x8, [x23]
 834:	ldrb	w8, [x8, #37]
 838:	cmp	w8, #0x1
 83c:	b.eq	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>  // b.none
 840:	add	x21, x24, #0x30
 844:	mov	w22, #0x1                   	// #1
 848:	ldr	x9, [x20]
 84c:	ldr	w10, [x19]
 850:	mov	x0, x20
 854:	ldr	x9, [x9]
 858:	sub	w8, w10, w8, uxtb
 85c:	add	w1, w22, w8
 860:	blr	x9
 864:	str	x0, [x29, #24]
 868:	add	x1, x29, #0x18
 86c:	mov	x0, x21
 870:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 874:	ldr	x8, [x23]
 878:	add	w22, w22, #0x1
 87c:	ldrb	w8, [x8, #37]
 880:	cmp	w22, w8
 884:	b.ne	848 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x314>  // b.any
 888:	b	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 88c:	ldr	w8, [x19]
 890:	mov	x0, x20
 894:	add	w24, w8, #0x2
 898:	str	w24, [x19]
 89c:	ldr	x8, [x20]
 8a0:	ldr	x8, [x8, #8]
 8a4:	blr	x8
 8a8:	cmp	w24, w0
 8ac:	b.hi	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.pmore
 8b0:	ldr	x8, [x20]
 8b4:	ldr	w9, [x19]
 8b8:	mov	x0, x20
 8bc:	ldr	x8, [x8]
 8c0:	sub	w1, w9, #0x1
 8c4:	blr	x8
 8c8:	cbz	x0, a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>
 8cc:	mov	w0, #0x58                  	// #88
 8d0:	bl	0 <_Znwm>
 8d4:	ldr	x8, [x20]
 8d8:	ldr	w9, [x19]
 8dc:	ldp	x25, x23, [x23]
 8e0:	mov	x24, x0
 8e4:	ldr	x8, [x8]
 8e8:	sub	w26, w9, #0x2
 8ec:	mov	x0, x20
 8f0:	mov	w1, w26
 8f4:	blr	x8
 8f8:	ldr	x8, [x20]
 8fc:	ldr	w9, [x19]
 900:	add	x19, x0, x21
 904:	mov	x0, x20
 908:	ldr	x8, [x8]
 90c:	sub	w1, w9, #0x1
 910:	blr	x8
 914:	mov	x7, x0
 918:	mov	x0, x24
 91c:	mov	x1, x25
 920:	mov	x2, x23
 924:	mov	x3, x22
 928:	mov	x4, x21
 92c:	mov	w5, w26
 930:	mov	x6, x19
 934:	str	xzr, [sp]
 938:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>
 93c:	b	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 940:	ldrb	w8, [x24, #44]
 944:	orr	w8, w8, #0x2
 948:	strb	w8, [x24, #44]
 94c:	b	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 950:	ldr	x8, [x20]
 954:	ldr	w1, [x19]
 958:	mov	x0, x20
 95c:	ldr	x8, [x8]
 960:	blr	x8
 964:	bl	0 <strlen>
 968:	cmp	x0, x21
 96c:	b.ne	a20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ec>  // b.any
 970:	mov	w0, #0x58                  	// #88
 974:	bl	0 <_Znwm>
 978:	ldr	w5, [x19]
 97c:	ldp	x1, x2, [x23]
 980:	mov	x3, x22
 984:	mov	x4, x21
 988:	add	w8, w5, #0x1
 98c:	mov	x6, xzr
 990:	mov	x24, x0
 994:	str	w8, [x19]
 998:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 99c:	ldr	x8, [x20]
 9a0:	ldr	w21, [x19]
 9a4:	mov	x0, x20
 9a8:	ldr	x8, [x8, #8]
 9ac:	blr	x8
 9b0:	cmp	w21, w0
 9b4:	b.cs	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>  // b.hs, b.nlast
 9b8:	add	x21, x24, #0x30
 9bc:	ldr	x8, [x20]
 9c0:	ldr	w1, [x19]
 9c4:	mov	x0, x20
 9c8:	ldr	x8, [x8]
 9cc:	blr	x8
 9d0:	cbz	x0, b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 9d4:	ldr	w1, [x19]
 9d8:	mov	x0, x20
 9dc:	add	w8, w1, #0x1
 9e0:	str	w8, [x19]
 9e4:	ldr	x8, [x20]
 9e8:	ldr	x8, [x8]
 9ec:	blr	x8
 9f0:	str	x0, [x29, #24]
 9f4:	add	x1, x29, #0x18
 9f8:	mov	x0, x21
 9fc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 a00:	ldr	x8, [x20]
 a04:	ldr	w22, [x19]
 a08:	mov	x0, x20
 a0c:	ldr	x8, [x8, #8]
 a10:	blr	x8
 a14:	cmp	w22, w0
 a18:	b.cc	9bc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x488>  // b.lo, b.ul, b.last
 a1c:	b	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 a20:	mov	x24, xzr
 a24:	b	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 a28:	mov	w0, #0x58                  	// #88
 a2c:	bl	0 <_Znwm>
 a30:	ldr	x2, [x23, #8]
 a34:	ldr	w5, [x19]
 a38:	mov	x1, x25
 a3c:	mov	x3, x22
 a40:	mov	x4, x21
 a44:	mov	x6, xzr
 a48:	mov	x24, x0
 a4c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 a50:	ldr	x8, [x20]
 a54:	ldr	w1, [x19]
 a58:	mov	x0, x20
 a5c:	ldr	x8, [x8]
 a60:	blr	x8
 a64:	bl	0 <strlen>
 a68:	cmp	x0, x21
 a6c:	b.eq	a9c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x568>  // b.none
 a70:	ldr	x8, [x20]
 a74:	ldr	w1, [x19]
 a78:	mov	x0, x20
 a7c:	add	x22, x24, #0x30
 a80:	ldr	x8, [x8]
 a84:	blr	x8
 a88:	add	x8, x0, x21
 a8c:	add	x1, x29, #0x18
 a90:	mov	x0, x22
 a94:	str	x8, [x29, #24]
 a98:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 a9c:	ldr	w8, [x19]
 aa0:	mov	x0, x20
 aa4:	add	w21, w8, #0x1
 aa8:	str	w21, [x19]
 aac:	ldr	x8, [x20]
 ab0:	ldr	x8, [x8, #8]
 ab4:	blr	x8
 ab8:	cmp	w21, w0
 abc:	b.cs	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>  // b.hs, b.nlast
 ac0:	add	x21, x24, #0x30
 ac4:	ldr	x8, [x20]
 ac8:	ldr	w1, [x19]
 acc:	mov	x0, x20
 ad0:	ldr	x8, [x8]
 ad4:	blr	x8
 ad8:	cbz	x0, b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 adc:	ldr	w1, [x19]
 ae0:	mov	x0, x20
 ae4:	add	w8, w1, #0x1
 ae8:	str	w8, [x19]
 aec:	ldr	x8, [x20]
 af0:	ldr	x8, [x8]
 af4:	blr	x8
 af8:	str	x0, [x29, #24]
 afc:	add	x1, x29, #0x18
 b00:	mov	x0, x21
 b04:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 b08:	ldr	x8, [x20]
 b0c:	ldr	w22, [x19]
 b10:	mov	x0, x20
 b14:	ldr	x8, [x8, #8]
 b18:	blr	x8
 b1c:	cmp	w22, w0
 b20:	b.cc	ac4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x590>  // b.lo, b.ul, b.last
 b24:	b	b6c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x638>
 b28:	ldr	x8, [x20]
 b2c:	ldr	x8, [x8]
 b30:	mov	x0, x20
 b34:	blr	x8
 b38:	add	x20, x0, x21
 b3c:	mov	w0, #0x58                  	// #88
 b40:	bl	0 <_Znwm>
 b44:	ldr	w5, [x19]
 b48:	ldp	x1, x2, [x23]
 b4c:	mov	x24, x0
 b50:	mov	x3, x22
 b54:	add	w8, w5, #0x1
 b58:	mov	x4, x21
 b5c:	mov	x6, x20
 b60:	str	w8, [x19]
 b64:	mov	x7, xzr
 b68:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
 b6c:	mov	x0, x24
 b70:	ldp	x20, x19, [sp, #96]
 b74:	ldp	x22, x21, [sp, #80]
 b78:	ldp	x24, x23, [sp, #64]
 b7c:	ldp	x26, x25, [sp, #48]
 b80:	ldr	x27, [sp, #32]
 b84:	ldp	x29, x30, [sp, #16]
 b88:	add	sp, sp, #0x70
 b8c:	ret
 b90:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 b94:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 b98:	add	x0, x0, #0x0
 b9c:	add	x1, x1, #0x0
 ba0:	mov	w2, #0xe5                  	// #229
 ba4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 ba8:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 bac:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 bb0:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 bb4:	add	x0, x0, #0x0
 bb8:	add	x1, x1, #0x0
 bbc:	add	x3, x3, #0x0
 bc0:	mov	w2, #0x5d                  	// #93
 bc4:	bl	0 <__assert_fail>

0000000000000bc8 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>:
 bc8:	sub	sp, sp, #0xc0
 bcc:	stp	x29, x30, [sp, #128]
 bd0:	str	x23, [sp, #144]
 bd4:	stp	x22, x21, [sp, #160]
 bd8:	stp	x20, x19, [sp, #176]
 bdc:	add	x29, sp, #0x80
 be0:	mov	x21, x1
 be4:	mov	x19, x0
 be8:	bl	534 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>
 bec:	mov	x20, x0
 bf0:	cbz	x0, e18 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x250>
 bf4:	mov	x0, x19
 bf8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 bfc:	stp	x0, x1, [x29, #-16]
 c00:	ldr	x8, [x19]
 c04:	cbz	x8, e34 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x26c>
 c08:	cbz	x0, e34 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x26c>
 c0c:	ldr	w8, [x8, #32]
 c10:	ldr	w9, [x0, #32]
 c14:	cmp	w8, w9
 c18:	b.eq	e18 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x250>  // b.none
 c1c:	ldr	x8, [x0]
 c20:	ldr	x22, [x8]
 c24:	cbz	x22, c34 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x6c>
 c28:	mov	x0, x22
 c2c:	bl	0 <strlen>
 c30:	b	c38 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x70>
 c34:	mov	x0, xzr
 c38:	stp	x22, x0, [sp, #40]
 c3c:	add	x0, sp, #0x38
 c40:	add	x1, sp, #0x28
 c44:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 c48:	sub	x0, x29, #0x10
 c4c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 c50:	stp	x0, x1, [sp]
 c54:	add	x0, sp, #0x10
 c58:	mov	x1, sp
 c5c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 c60:	ldrb	w8, [sp, #72]
 c64:	cbz	w8, c84 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xbc>
 c68:	ldrb	w9, [sp, #32]
 c6c:	cbz	w9, c84 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xbc>
 c70:	cmp	w8, #0x1
 c74:	b.ne	c94 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xcc>  // b.any
 c78:	ldr	q0, [sp, #16]
 c7c:	ldr	x8, [sp, #32]
 c80:	b	ca4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xdc>
 c84:	mov	w8, #0x100                 	// #256
 c88:	stp	xzr, xzr, [x29, #-48]
 c8c:	sturh	w8, [x29, #-32]
 c90:	b	cec <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x124>
 c94:	cmp	w9, #0x1
 c98:	b.ne	cb0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xe8>  // b.any
 c9c:	ldur	q0, [sp, #56]
 ca0:	ldr	x8, [sp, #72]
 ca4:	stur	q0, [x29, #-48]
 ca8:	stur	x8, [x29, #-32]
 cac:	b	cec <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x124>
 cb0:	ldrb	w10, [sp, #73]
 cb4:	ldr	x11, [sp, #56]
 cb8:	ldrb	w14, [sp, #33]
 cbc:	ldr	x15, [sp, #16]
 cc0:	mov	w12, #0x2                   	// #2
 cc4:	add	x13, sp, #0x38
 cc8:	cmp	w10, #0x1
 ccc:	add	x16, sp, #0x10
 cd0:	csel	w2, w8, w12, eq  // eq = none
 cd4:	csel	x1, x11, x13, eq  // eq = none
 cd8:	cmp	w14, #0x1
 cdc:	csel	w4, w9, w12, eq  // eq = none
 ce0:	csel	x3, x15, x16, eq  // eq = none
 ce4:	sub	x0, x29, #0x30
 ce8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 cec:	sub	x1, x29, #0x30
 cf0:	mov	x0, x21
 cf4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 cf8:	mov	x22, x0
 cfc:	cbz	x0, d10 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x148>
 d00:	mov	x0, x22
 d04:	bl	0 <strlen>
 d08:	mov	x23, x0
 d0c:	b	d14 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x14c>
 d10:	mov	x23, xzr
 d14:	mov	w0, #0x58                  	// #88
 d18:	bl	0 <_Znwm>
 d1c:	ldp	x1, x2, [x29, #-16]
 d20:	ldr	w5, [x20, #40]
 d24:	mov	x3, x22
 d28:	mov	x4, x23
 d2c:	mov	x6, xzr
 d30:	mov	x21, x0
 d34:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 d38:	add	x0, x21, #0x50
 d3c:	mov	x1, x20
 d40:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 d44:	ldr	x8, [x19]
 d48:	cbz	x8, e54 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x28c>
 d4c:	ldrb	w8, [x8, #36]
 d50:	cmp	w8, #0x3
 d54:	b.ne	de4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x21c>  // b.any
 d58:	mov	x0, x19
 d5c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 d60:	stur	x0, [x29, #-48]
 d64:	cbz	x0, da0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1d8>
 d68:	ldrb	w8, [x0]
 d6c:	cbz	w8, da0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1d8>
 d70:	add	x20, x21, #0x30
 d74:	sub	x1, x29, #0x30
 d78:	mov	x0, x20
 d7c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 d80:	ldur	x22, [x29, #-48]
 d84:	mov	x0, x22
 d88:	bl	0 <strlen>
 d8c:	add	x8, x0, x22
 d90:	add	x9, x8, #0x1
 d94:	stur	x9, [x29, #-48]
 d98:	ldrb	w8, [x8, #1]
 d9c:	cbnz	w8, d74 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1ac>
 da0:	ldur	x8, [x29, #-16]
 da4:	cbz	x8, e54 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x28c>
 da8:	ldrb	w8, [x8, #36]
 dac:	mov	x20, x21
 db0:	cmp	w8, #0x4
 db4:	b.ne	e18 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x250>  // b.any
 db8:	mov	x0, x19
 dbc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 dc0:	mov	x20, x21
 dc4:	cbnz	x0, e18 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x250>
 dc8:	adrp	x8, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 dcc:	add	x0, x21, #0x30
 dd0:	add	x8, x8, #0x0
 dd4:	sub	x1, x29, #0x30
 dd8:	stur	x8, [x29, #-48]
 ddc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 de0:	b	e14 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x24c>
 de4:	add	x1, x20, #0x30
 de8:	add	x0, x21, #0x30
 dec:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 df0:	ldrb	w8, [x20, #44]
 df4:	ldrb	w9, [x21, #44]
 df8:	and	w8, w8, #0x2
 dfc:	and	w9, w9, #0xfffffffd
 e00:	orr	w8, w9, w8
 e04:	strb	w8, [x21, #44]
 e08:	ldrb	w8, [x20, #44]
 e0c:	and	w8, w8, #0xfffffffd
 e10:	strb	w8, [x20, #44]
 e14:	mov	x20, x21
 e18:	mov	x0, x20
 e1c:	ldp	x20, x19, [sp, #176]
 e20:	ldp	x22, x21, [sp, #160]
 e24:	ldr	x23, [sp, #144]
 e28:	ldp	x29, x30, [sp, #128]
 e2c:	add	sp, sp, #0xc0
 e30:	ret
 e34:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 e38:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 e3c:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 e40:	add	x0, x0, #0x0
 e44:	add	x1, x1, #0x0
 e48:	add	x3, x3, #0x0
 e4c:	mov	w2, #0x58                  	// #88
 e50:	bl	0 <__assert_fail>
 e54:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 e58:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 e5c:	adrp	x3, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
 e60:	add	x0, x0, #0x0
 e64:	add	x1, x1, #0x0
 e68:	add	x3, x3, #0x0
 e6c:	mov	w2, #0x5d                  	// #93
 e70:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 24 <_ZNK4llvm3opt6Option8getAliasEv+0x24>
  10:	ldr	x0, [x0, #8]
  14:	cbz	x0, 44 <_ZNK4llvm3opt6Option8getAliasEv+0x44>
  18:	ldrh	w1, [x8, #42]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  24:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  28:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x6e                  	// #110
  40:	bl	0 <__assert_fail>
  44:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  4c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x6f                  	// #111
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option12getAliasArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option12getAliasArgsEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 28 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x28>
  10:	ldr	x0, [x8, #48]
  14:	cbz	x0, 20 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x20>
  18:	ldrb	w8, [x0]
  1c:	cbz	w8, 48 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x48>
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  2c:	adrp	x1, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  30:	adrp	x3, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  34:	add	x0, x0, #0x0
  38:	add	x1, x1, #0x0
  3c:	add	x3, x3, #0x0
  40:	mov	w2, #0x76                  	// #118
  44:	bl	0 <__assert_fail>
  48:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  4c:	adrp	x1, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  50:	adrp	x3, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  54:	add	x0, x0, #0x0
  58:	add	x1, x1, #0x0
  5c:	add	x3, x3, #0x0
  60:	mov	w2, #0x78                  	// #120
  64:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	cbz	x8, 40 <_ZNK4llvm3opt6Option7getNameEv+0x40>
  14:	ldr	x19, [x8, #8]
  18:	cbz	x19, 2c <_ZNK4llvm3opt6Option7getNameEv+0x2c>
  1c:	mov	x0, x19
  20:	bl	0 <strlen>
  24:	mov	x1, x0
  28:	b	30 <_ZNK4llvm3opt6Option7getNameEv+0x30>
  2c:	mov	x1, xzr
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  44:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv>
  48:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x63                  	// #99
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 24 <_ZNK4llvm3opt6Option8getGroupEv+0x24>
  10:	ldr	x0, [x0, #8]
  14:	cbz	x0, 44 <_ZNK4llvm3opt6Option8getGroupEv+0x44>
  18:	ldrh	w1, [x8, #40]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  24:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  28:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x68                  	// #104
  40:	bl	0 <__assert_fail>
  44:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  4c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x69                  	// #105
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	str	x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  18:	stp	x0, x1, [sp]
  1c:	cbz	x0, 2c <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x2c>
  20:	mov	x0, sp
  24:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  28:	b	30 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x30>
  2c:	ldp	x0, x1, [x19]
  30:	ldr	x19, [sp, #32]
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	sub	sp, sp, #0x140
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x20, x19, [sp, #304]
  10:	add	x29, sp, #0x110
  14:	adrp	x9, 0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  18:	ldr	d0, [x9]
  1c:	mov	x8, x1
  20:	mov	x9, sp
  24:	mov	x19, x0
  28:	add	x20, x9, #0x10
  2c:	mov	x1, sp
  30:	mov	x0, x8
  34:	str	x20, [sp]
  38:	str	d0, [sp, #8]
  3c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  40:	ldr	x8, [x19]
  44:	mov	x2, x0
  48:	mov	x3, x1
  4c:	mov	x0, x19
  50:	ldr	x8, [x8, #16]
  54:	mov	x1, x2
  58:	mov	x2, x3
  5c:	blr	x8
  60:	ldr	x8, [sp]
  64:	mov	x19, x0
  68:	cmp	x8, x20
  6c:	b.eq	78 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE+0x78>  // b.none
  70:	mov	x0, x8
  74:	bl	0 <free>
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #304]
  80:	ldr	x28, [sp, #288]
  84:	ldp	x29, x30, [sp, #272]
  88:	add	sp, sp, #0x140
  8c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	c4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xc4>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	58 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x58>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	70 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x70>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	b	88 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x88>
  58:	cbz	w20, b4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xb4>
  5c:	ldr	x1, [x21]
  60:	ldr	x0, [x19]
  64:	lsl	x2, x20, #3
  68:	bl	0 <memmove>
  6c:	b	b4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xb4>
  70:	cbz	w22, 88 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x88>
  74:	ldr	x1, [x21]
  78:	ldr	x0, [x19]
  7c:	lsl	x2, x22, #3
  80:	bl	0 <memmove>
  84:	b	8c <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x8c>
  88:	mov	x22, xzr
  8c:	ldr	w8, [x21, #8]
  90:	cmp	x22, x8
  94:	b.eq	b4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xb4>  // b.none
  98:	ldr	x9, [x21]
  9c:	ldr	x10, [x19]
  a0:	add	x1, x9, x22, lsl #3
  a4:	add	x8, x9, x8, lsl #3
  a8:	add	x0, x10, x22, lsl #3
  ac:	sub	x2, x8, x1
  b0:	bl	0 <memcpy>
  b4:	ldr	w8, [x19, #12]
  b8:	cmp	w8, w20
  bc:	b.cc	d8 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xd8>  // b.lo, b.ul, b.last
  c0:	str	w20, [x19, #8]
  c4:	mov	x0, x19
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldp	x22, x21, [sp, #16]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret
  d8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  dc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  e0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #17]
  10:	mov	x19, x1
  14:	cmp	w8, #0x1
  18:	b.ne	3c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x3c>  // b.any
  1c:	ldrb	w8, [x0, #16]
  20:	sub	w9, w8, #0x3
  24:	cmp	w9, #0x4
  28:	b.cc	34 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x34>  // b.lo, b.ul, b.last
  2c:	cmp	w8, #0x1
  30:	b.ne	3c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x3c>  // b.any
  34:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  38:	b	4c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x4c>
  3c:	mov	x1, x19
  40:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  44:	ldr	x0, [x19]
  48:	ldr	w1, [x19, #8]
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #17]
  10:	cmp	w8, #0x1
  14:	b.ne	90 <_ZNK4llvm5Twine18getSingleStringRefEv+0x90>  // b.any
  18:	ldrb	w8, [x0, #16]
  1c:	sub	w8, w8, #0x1
  20:	cmp	w8, #0x5
  24:	b.hi	90 <_ZNK4llvm5Twine18getSingleStringRefEv+0x90>  // b.pmore
  28:	adrp	x9, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  2c:	add	x9, x9, #0x0
  30:	adr	x10, 48 <_ZNK4llvm5Twine18getSingleStringRefEv+0x48>
  34:	ldrb	w11, [x9, x8]
  38:	add	x10, x10, x11, lsl #2
  3c:	mov	x19, xzr
  40:	mov	x1, xzr
  44:	br	x10
  48:	ldr	x8, [x0]
  4c:	ldp	x19, x1, [x8]
  50:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  54:	ldr	x19, [x0]
  58:	cbz	x19, 7c <_ZNK4llvm5Twine18getSingleStringRefEv+0x7c>
  5c:	mov	x0, x19
  60:	bl	0 <strlen>
  64:	mov	x1, x0
  68:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  6c:	ldr	x8, [x0]
  70:	ldr	x19, [x8]
  74:	ldr	w1, [x8, #8]
  78:	b	80 <_ZNK4llvm5Twine18getSingleStringRefEv+0x80>
  7c:	mov	x1, xzr
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  94:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  98:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x1b8                 	// #440
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x19, [x0]
  10:	str	x1, [x0]
  14:	cbz	x19, 30 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_+0x30>
  18:	mov	x0, x19
  1c:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	b	0 <_ZdlPv>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret

OptTable.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>:
       0:	stp	x29, x30, [sp, #-16]!
       4:	mov	x29, sp
       8:	ldr	x8, [x1]
       c:	cbz	x8, 20 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE+0x20>
      10:	ldr	w8, [x8, #32]
      14:	str	w8, [x0]
      18:	ldp	x29, x30, [sp], #16
      1c:	ret
      20:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      24:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      28:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      2c:	add	x0, x0, #0x0
      30:	add	x1, x1, #0x0
      34:	add	x3, x3, #0x0
      38:	mov	w2, #0x58                  	// #88
      3c:	bl	0 <__assert_fail>

0000000000000040 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb>:
      40:	sub	sp, sp, #0x70
      44:	stp	x29, x30, [sp, #16]
      48:	stp	x28, x27, [sp, #32]
      4c:	stp	x26, x25, [sp, #48]
      50:	stp	x24, x23, [sp, #64]
      54:	stp	x22, x21, [sp, #80]
      58:	stp	x20, x19, [sp, #96]
      5c:	add	x29, sp, #0x10
      60:	add	x2, x1, x2, lsl #6
      64:	mov	x19, x0
      68:	and	w20, w3, #0x1
      6c:	stp	xzr, xzr, [x0]
      70:	str	xzr, [x0, #16]
      74:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      78:	movi	v0.2d, #0x0
      7c:	mov	x24, x19
      80:	mov	w8, #0x8                   	// #8
      84:	mov	x9, x19
      88:	strb	w20, [x19, #24]
      8c:	mov	x20, x19
      90:	str	q0, [x24, #28]!
      94:	stur	q0, [x19, #44]
      98:	str	w8, [x19, #60]
      9c:	strb	wzr, [x9, #88]!
      a0:	str	x9, [x20, #72]!
      a4:	ldp	x9, x8, [x19]
      a8:	str	xzr, [x19, #80]
      ac:	sub	x8, x8, x9
      b0:	lsr	x9, x8, #6
      b4:	cbz	w9, 420 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3e0>
      b8:	mov	x22, xzr
      bc:	add	x21, x19, #0x28
      c0:	ubfx	x25, x8, #6, #32
      c4:	add	x23, x22, #0x1
      c8:	mov	x0, x19
      cc:	mov	x1, x23
      d0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      d4:	ldrb	w8, [x0, #36]
      d8:	cbz	w8, 128 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xe8>
      dc:	cmp	w8, #0x2
      e0:	b.eq	10c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xcc>  // b.none
      e4:	cmp	w8, #0x1
      e8:	b.ne	13c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xfc>  // b.any
      ec:	ldr	w8, [x24]
      f0:	cbnz	w8, 3c0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x380>
      f4:	mov	x0, x19
      f8:	mov	x1, x23
      fc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     100:	ldr	w8, [x0, #32]
     104:	str	w8, [x19, #28]
     108:	b	128 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xe8>
     10c:	ldr	w8, [x19, #32]
     110:	cbnz	w8, 3e0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3a0>
     114:	mov	x0, x19
     118:	mov	x1, x23
     11c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     120:	ldr	w8, [x0, #32]
     124:	str	w8, [x19, #32]
     128:	cmp	x25, x23
     12c:	mov	x22, x23
     130:	b.ne	c4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x84>  // b.any
     134:	ldr	w22, [x19, #36]
     138:	b	140 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x100>
     13c:	str	w22, [x19, #36]
     140:	cbz	w22, 420 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3e0>
     144:	ldp	x9, x8, [x19]
     148:	sub	x8, x8, x9
     14c:	lsr	x23, x8, #6
     150:	cmp	w23, w22
     154:	b.eq	194 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x154>  // b.none
     158:	add	w22, w22, #0x1
     15c:	mov	x0, x19
     160:	mov	x1, x22
     164:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     168:	ldrb	w8, [x0, #36]
     16c:	cmp	w8, #0x2
     170:	b.hi	150 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x110>  // b.pmore
     174:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     178:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     17c:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     180:	add	x0, x0, #0x0
     184:	add	x1, x1, #0x0
     188:	add	x3, x3, #0x0
     18c:	mov	w2, #0x7d                  	// #125
     190:	bl	0 <__assert_fail>
     194:	ldp	x9, x8, [x19]
     198:	ldr	w23, [x19, #36]
     19c:	sub	x8, x8, x9
     1a0:	add	w22, w23, #0x1
     1a4:	lsr	x26, x8, #6
     1a8:	cmp	w22, w26
     1ac:	b.eq	300 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2c0>  // b.none
     1b0:	mov	w23, w22
     1b4:	mov	x0, x19
     1b8:	mov	x1, x23
     1bc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     1c0:	add	w22, w22, #0x1
     1c4:	mov	x24, x0
     1c8:	mov	x0, x19
     1cc:	mov	x1, x22
     1d0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     1d4:	cmp	x24, x0
     1d8:	b.eq	25c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x21c>  // b.none
     1dc:	mov	x25, x0
     1e0:	ldr	x0, [x24, #8]
     1e4:	ldr	x1, [x25, #8]
     1e8:	bl	1fa0 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>
     1ec:	cbz	w0, 1f8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1b8>
     1f0:	lsr	w8, w0, #31
     1f4:	b	248 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x208>
     1f8:	ldr	x8, [x24]
     1fc:	ldr	x0, [x8]
     200:	cbz	x0, 228 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1e8>
     204:	ldr	x27, [x25]
     208:	add	x28, x8, #0x8
     20c:	ldr	x1, [x27]
     210:	cbz	x1, 228 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1e8>
     214:	bl	1fa0 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>
     218:	cbnz	w0, 258 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x218>
     21c:	ldr	x0, [x28], #8
     220:	add	x27, x27, #0x8
     224:	cbnz	x0, 20c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1cc>
     228:	ldrb	w8, [x24, #36]
     22c:	ldrb	w9, [x25, #36]
     230:	cmp	w8, #0x4
     234:	cset	w10, eq  // eq = none
     238:	cmp	w9, #0x4
     23c:	cset	w8, eq  // eq = none
     240:	eor	w9, w10, w8
     244:	tbz	w9, #0, 400 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3c0>
     248:	cbz	w8, 25c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x21c>
     24c:	cmp	w22, w26
     250:	b.ne	1b0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x170>  // b.any
     254:	b	2a8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x268>
     258:	tbnz	w0, #31, 24c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x20c>
     25c:	mov	x0, x19
     260:	mov	x1, x23
     264:	mov	w20, w22
     268:	bl	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     26c:	stp	x0, x1, [sp]
     270:	mov	x0, sp
     274:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     278:	mov	x0, x19
     27c:	mov	x1, x20
     280:	bl	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     284:	stp	x0, x1, [sp]
     288:	mov	x0, sp
     28c:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     290:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     294:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     298:	add	x0, x0, #0x0
     29c:	add	x1, x1, #0x0
     2a0:	mov	w2, #0x85                  	// #133
     2a4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     2a8:	ldp	x9, x8, [x19]
     2ac:	ldr	w23, [x19, #36]
     2b0:	sub	x8, x8, x9
     2b4:	lsr	x26, x8, #6
     2b8:	b	300 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2c0>
     2bc:	add	w23, w23, #0x1
     2c0:	mov	x0, x19
     2c4:	mov	x1, x23
     2c8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     2cc:	ldr	x8, [x0]
     2d0:	cbz	x8, 300 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2c0>
     2d4:	ldr	x22, [x8]
     2d8:	cbz	x22, 300 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2c0>
     2dc:	add	x24, x8, #0x8
     2e0:	mov	x0, x22
     2e4:	bl	0 <strlen>
     2e8:	mov	x2, x0
     2ec:	mov	x0, x21
     2f0:	mov	x1, x22
     2f4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     2f8:	ldr	x22, [x24], #8
     2fc:	cbnz	x22, 2e0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2a0>
     300:	cmp	w23, w26
     304:	b.ne	2bc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x27c>  // b.any
     308:	ldr	w8, [x19, #48]
     30c:	ldr	x9, [x19, #40]
     310:	cbz	w8, 338 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2f8>
     314:	add	x10, x9, #0x8
     318:	mov	x22, x9
     31c:	ldur	x11, [x10, #-8]
     320:	cbz	x11, 32c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2ec>
     324:	cmn	x11, #0x8
     328:	b.ne	33c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2fc>  // b.any
     32c:	mov	x22, x10
     330:	add	x10, x10, #0x8
     334:	b	31c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2dc>
     338:	mov	x22, x9
     33c:	add	x23, x9, x8, lsl #3
     340:	cmp	x23, x22
     344:	b.eq	3a0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x360>  // b.none
     348:	ldr	x21, [x22]
     34c:	ldr	x24, [x21], #8
     350:	cbz	x24, 38c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x34c>
     354:	ldp	x0, x8, [x19, #72]
     358:	mov	x2, x21
     35c:	add	x1, x0, x8
     360:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     364:	ldp	x8, x9, [x19, #72]
     368:	add	x8, x8, x9
     36c:	cmp	x8, x0
     370:	b.ne	380 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x340>  // b.any
     374:	ldrb	w1, [x21]
     378:	mov	x0, x20
     37c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
     380:	subs	x24, x24, #0x1
     384:	add	x21, x21, #0x1
     388:	b.ne	354 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x314>  // b.any
     38c:	ldr	x8, [x22, #8]!
     390:	cbz	x8, 38c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x34c>
     394:	cmn	x8, #0x8
     398:	b.eq	38c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x34c>  // b.none
     39c:	b	340 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x300>
     3a0:	ldp	x20, x19, [sp, #96]
     3a4:	ldp	x22, x21, [sp, #80]
     3a8:	ldp	x24, x23, [sp, #64]
     3ac:	ldp	x26, x25, [sp, #48]
     3b0:	ldp	x28, x27, [sp, #32]
     3b4:	ldp	x29, x30, [sp, #16]
     3b8:	add	sp, sp, #0x70
     3bc:	ret
     3c0:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3c4:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3c8:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3cc:	add	x0, x0, #0x0
     3d0:	add	x1, x1, #0x0
     3d4:	add	x3, x3, #0x0
     3d8:	mov	w2, #0x6a                  	// #106
     3dc:	bl	0 <__assert_fail>
     3e0:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3e4:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3e8:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3ec:	add	x0, x0, #0x0
     3f0:	add	x1, x1, #0x0
     3f4:	add	x3, x3, #0x0
     3f8:	mov	w2, #0x6d                  	// #109
     3fc:	bl	0 <__assert_fail>
     400:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     404:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     408:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     40c:	add	x0, x0, #0x0
     410:	add	x1, x1, #0x0
     414:	add	x3, x3, #0x0
     418:	mov	w2, #0x52                  	// #82
     41c:	bl	0 <__assert_fail>
     420:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     424:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     428:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     42c:	add	x0, x0, #0x0
     430:	add	x1, x1, #0x0
     434:	add	x3, x3, #0x0
     438:	mov	w2, #0x74                  	// #116
     43c:	bl	0 <__assert_fail>

0000000000000440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>:
     440:	sub	sp, sp, #0x30
     444:	stp	x29, x30, [sp, #16]
     448:	str	x19, [sp, #32]
     44c:	add	x29, sp, #0x10
     450:	cbz	w1, 48c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x4c>
     454:	ldp	x9, x8, [x0]
     458:	sub	w10, w1, #0x1
     45c:	mov	x19, x0
     460:	sub	x8, x8, x9
     464:	lsr	x8, x8, #6
     468:	cmp	w10, w8
     46c:	b.cs	4b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x70>  // b.hs, b.nlast
     470:	and	x1, x1, #0xffffffff
     474:	mov	x0, x19
     478:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     47c:	mov	x1, x0
     480:	mov	x0, sp
     484:	mov	x2, x19
     488:	b	498 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x58>
     48c:	mov	x0, sp
     490:	mov	x1, xzr
     494:	mov	x2, xzr
     498:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     49c:	ldp	x0, x1, [sp]
     4a0:	ldr	x19, [sp, #32]
     4a4:	ldp	x29, x30, [sp, #16]
     4a8:	add	sp, sp, #0x30
     4ac:	ret
     4b0:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4b4:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4b8:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4bc:	add	x0, x0, #0x0
     4c0:	add	x1, x1, #0x0
     4c4:	add	x3, x3, #0x0
     4c8:	mov	w2, #0xa5                  	// #165
     4cc:	bl	0 <__assert_fail>

00000000000004d0 <_ZN4llvm3opt8OptTableD1Ev>:
     4d0:	stp	x29, x30, [sp, #-32]!
     4d4:	str	x19, [sp, #16]
     4d8:	mov	x29, sp
     4dc:	mov	x19, x0
     4e0:	ldr	x0, [x0, #72]
     4e4:	add	x8, x19, #0x58
     4e8:	cmp	x0, x8
     4ec:	b.eq	4f4 <_ZN4llvm3opt8OptTableD1Ev+0x24>  // b.none
     4f0:	bl	0 <_ZdlPv>
     4f4:	add	x0, x19, #0x28
     4f8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4fc:	ldr	x0, [x19]
     500:	cbz	x0, 510 <_ZN4llvm3opt8OptTableD1Ev+0x40>
     504:	ldr	x19, [sp, #16]
     508:	ldp	x29, x30, [sp], #32
     50c:	b	0 <_ZdlPv>
     510:	ldr	x19, [sp, #16]
     514:	ldp	x29, x30, [sp], #32
     518:	ret

000000000000051c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_>:
     51c:	sub	sp, sp, #0x120
     520:	stp	x29, x30, [sp, #192]
     524:	stp	x28, x27, [sp, #208]
     528:	stp	x26, x25, [sp, #224]
     52c:	stp	x24, x23, [sp, #240]
     530:	stp	x22, x21, [sp, #256]
     534:	stp	x20, x19, [sp, #272]
     538:	add	x29, sp, #0xc0
     53c:	stp	x3, x4, [x29, #-16]
     540:	ldp	x25, x10, [x0]
     544:	ldr	w9, [x0, #36]
     548:	mov	x19, x8
     54c:	sub	x10, x10, x25
     550:	asr	x10, x10, #6
     554:	cmp	x10, x9
     558:	b.ls	5ac <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x90>  // b.plast
     55c:	mvn	x8, x9
     560:	mov	x20, x4
     564:	mov	x21, x3
     568:	mov	x22, x2
     56c:	mov	x23, x1
     570:	mov	x24, x0
     574:	add	x27, x8, x10
     578:	lsl	x26, x9, #6
     57c:	add	x0, x25, x26
     580:	ldr	x8, [x0, #56]
     584:	cbz	x8, 598 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x7c>
     588:	mov	x1, x23
     58c:	mov	x2, x22
     590:	bl	6f4 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
     594:	tbnz	w0, #0, 5d4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xb8>
     598:	cbz	x27, 5ac <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x90>
     59c:	ldr	x25, [x24]
     5a0:	sub	x27, x27, #0x1
     5a4:	add	x26, x26, #0x40
     5a8:	b	57c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x60>
     5ac:	stp	xzr, xzr, [x19]
     5b0:	str	xzr, [x19, #16]
     5b4:	ldp	x20, x19, [sp, #272]
     5b8:	ldp	x22, x21, [sp, #256]
     5bc:	ldp	x24, x23, [sp, #240]
     5c0:	ldp	x26, x25, [sp, #224]
     5c4:	ldp	x28, x27, [sp, #208]
     5c8:	ldp	x29, x30, [sp, #192]
     5cc:	add	sp, sp, #0x120
     5d0:	ret
     5d4:	adrp	x8, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     5d8:	ldr	d0, [x8]
     5dc:	add	x8, sp, #0x20
     5e0:	add	x8, x8, #0x10
     5e4:	str	x8, [sp, #32]
     5e8:	str	d0, [sp, #40]
     5ec:	add	x8, x25, x26
     5f0:	ldr	x0, [x8, #56]
     5f4:	str	x0, [sp]
     5f8:	cbz	x0, 600 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xe4>
     5fc:	bl	0 <strlen>
     600:	adrp	x2, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     604:	str	x0, [sp, #8]
     608:	add	x2, x2, #0x0
     60c:	mov	x0, sp
     610:	add	x1, sp, #0x20
     614:	mov	w3, #0x1                   	// #1
     618:	mov	w4, #0xffffffff            	// #-1
     61c:	mov	w5, wzr
     620:	mov	x23, sp
     624:	add	x25, sp, #0x20
     628:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib>
     62c:	ldr	w8, [sp, #40]
     630:	ldr	x22, [sp, #32]
     634:	stp	xzr, xzr, [x19]
     638:	str	xzr, [x19, #16]
     63c:	cbz	w8, 6dc <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1c0>
     640:	add	x26, x22, x8, lsl #4
     644:	add	x27, x23, #0x10
     648:	ldr	x23, [x22, #8]
     64c:	cmp	x23, x20
     650:	b.cc	6c4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1a8>  // b.lo, b.ul, b.last
     654:	ldr	x24, [x22]
     658:	cbz	x20, 670 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x154>
     65c:	mov	x0, x24
     660:	mov	x1, x21
     664:	mov	x2, x20
     668:	bl	0 <bcmp>
     66c:	cbnz	w0, 6c4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1a8>
     670:	sub	x0, x29, #0x10
     674:	mov	x1, x24
     678:	mov	x2, x23
     67c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     680:	cbz	w0, 6c4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1a8>
     684:	str	x27, [sp]
     688:	cbz	x24, 6a0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x184>
     68c:	add	x2, x24, x23
     690:	mov	x0, sp
     694:	mov	x1, x24
     698:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     69c:	b	6a8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x18c>
     6a0:	str	xzr, [sp, #8]
     6a4:	strb	wzr, [sp, #16]
     6a8:	mov	x1, sp
     6ac:	mov	x0, x19
     6b0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     6b4:	ldr	x0, [sp]
     6b8:	cmp	x0, x27
     6bc:	b.eq	6c4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1a8>  // b.none
     6c0:	bl	0 <_ZdlPv>
     6c4:	add	x22, x22, #0x10
     6c8:	cmp	x22, x26
     6cc:	b.eq	6d8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1bc>  // b.none
     6d0:	ldp	x21, x20, [x29, #-16]
     6d4:	b	648 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x12c>
     6d8:	ldr	x22, [sp, #32]
     6dc:	add	x8, x25, #0x10
     6e0:	cmp	x22, x8
     6e4:	b.eq	5b4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x98>  // b.none
     6e8:	mov	x0, x22
     6ec:	bl	0 <free>
     6f0:	b	5b4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x98>

00000000000006f4 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>:
     6f4:	sub	sp, sp, #0xa0
     6f8:	stp	x29, x30, [sp, #80]
     6fc:	stp	x26, x25, [sp, #96]
     700:	stp	x24, x23, [sp, #112]
     704:	stp	x22, x21, [sp, #128]
     708:	stp	x20, x19, [sp, #144]
     70c:	add	x29, sp, #0x50
     710:	ldr	x8, [x0]
     714:	cbz	x8, 800 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x10c>
     718:	mov	x21, x1
     71c:	ldr	x1, [x8]
     720:	cbz	x1, 800 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x10c>
     724:	sub	x8, x29, #0x20
     728:	add	x9, sp, #0x10
     72c:	mov	x19, x2
     730:	mov	x20, x0
     734:	add	x23, x8, #0x10
     738:	add	x24, x9, #0x10
     73c:	mov	w25, #0x8                   	// #8
     740:	add	x0, sp, #0x10
     744:	add	x2, sp, #0x8
     748:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     74c:	ldr	x1, [x20, #8]
     750:	add	x0, sp, #0x10
     754:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     758:	stur	x23, [x29, #-32]
     75c:	mov	x8, x0
     760:	ldr	x9, [x8], #16
     764:	cmp	x9, x8
     768:	b.eq	77c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x88>  // b.none
     76c:	stur	x9, [x29, #-32]
     770:	ldr	x9, [x0, #16]
     774:	stur	x9, [x29, #-16]
     778:	b	784 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x90>
     77c:	ldr	q0, [x9]
     780:	str	q0, [x23]
     784:	ldr	x9, [x0, #8]
     788:	stur	x9, [x29, #-24]
     78c:	stp	x8, xzr, [x0]
     790:	strb	wzr, [x0, #16]
     794:	ldur	x8, [x29, #-24]
     798:	cmp	x19, x8
     79c:	b.ne	7c0 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xcc>  // b.any
     7a0:	cbz	x19, 7c0 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xcc>
     7a4:	ldur	x22, [x29, #-32]
     7a8:	mov	x0, x21
     7ac:	mov	x2, x19
     7b0:	mov	x1, x22
     7b4:	bl	0 <bcmp>
     7b8:	cmp	w0, #0x0
     7bc:	b	7c8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xd4>
     7c0:	ldur	x22, [x29, #-32]
     7c4:	cmp	x19, x8
     7c8:	cset	w26, eq  // eq = none
     7cc:	cmp	x22, x23
     7d0:	b.eq	7dc <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xe8>  // b.none
     7d4:	mov	x0, x22
     7d8:	bl	0 <_ZdlPv>
     7dc:	ldr	x0, [sp, #16]
     7e0:	cmp	x0, x24
     7e4:	b.eq	7ec <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xf8>  // b.none
     7e8:	bl	0 <_ZdlPv>
     7ec:	cbnz	w26, 820 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x12c>
     7f0:	ldr	x8, [x20]
     7f4:	ldr	x1, [x8, x25]
     7f8:	add	x25, x25, #0x8
     7fc:	cbnz	x1, 740 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x4c>
     800:	mov	w0, wzr
     804:	ldp	x20, x19, [sp, #144]
     808:	ldp	x22, x21, [sp, #128]
     80c:	ldp	x24, x23, [sp, #112]
     810:	ldp	x26, x25, [sp, #96]
     814:	ldp	x29, x30, [sp, #80]
     818:	add	sp, sp, #0xa0
     81c:	ret
     820:	mov	w0, #0x1                   	// #1
     824:	b	804 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x110>

0000000000000828 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt>:
     828:	sub	sp, sp, #0x130
     82c:	stp	x29, x30, [sp, #208]
     830:	stp	x28, x27, [sp, #224]
     834:	stp	x26, x25, [sp, #240]
     838:	stp	x24, x23, [sp, #256]
     83c:	stp	x22, x21, [sp, #272]
     840:	stp	x20, x19, [sp, #288]
     844:	add	x29, sp, #0xd0
     848:	str	w3, [sp, #4]
     84c:	stp	xzr, xzr, [x8]
     850:	stp	x8, x0, [sp, #16]
     854:	str	xzr, [x8, #16]
     858:	ldp	x8, x9, [x0]
     85c:	ldr	w27, [x0, #36]
     860:	sub	x9, x9, x8
     864:	asr	x9, x9, #6
     868:	cmp	x9, x27
     86c:	stp	x9, x1, [sp, #32]
     870:	b.ls	b48 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x320>  // b.plast
     874:	ldr	x13, [sp, #40]
     878:	add	x9, sp, #0x68
     87c:	add	x10, sp, #0x40
     880:	sub	x11, x29, #0x48
     884:	sub	x12, x29, #0x28
     888:	mov	x20, x2
     88c:	add	x13, x13, x2
     890:	mov	w26, #0xf                   	// #15
     894:	add	x24, x9, #0x10
     898:	add	x22, x10, #0x10
     89c:	add	x28, x11, #0x10
     8a0:	add	x21, x12, #0x10
     8a4:	str	x13, [sp, #8]
     8a8:	add	x25, x8, x27, lsl #6
     8ac:	ldr	x9, [x25]
     8b0:	cbz	x9, b2c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x304>
     8b4:	mov	x19, x25
     8b8:	ldr	x10, [x19, #16]!
     8bc:	cbnz	x10, 8cc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xa4>
     8c0:	add	x10, x8, x27, lsl #6
     8c4:	ldrh	w10, [x10, #40]
     8c8:	cbz	w10, b2c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x304>
     8cc:	add	x10, x8, x27, lsl #6
     8d0:	ldrh	w10, [x10, #38]
     8d4:	ldr	w11, [sp, #4]
     8d8:	tst	w11, w10
     8dc:	b.ne	b2c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x304>  // b.any
     8e0:	ldr	x1, [x9]
     8e4:	cbz	x1, b2c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x304>
     8e8:	add	x8, x8, x27, lsl #6
     8ec:	add	x8, x8, #0x8
     8f0:	mov	w23, #0x8                   	// #8
     8f4:	str	x8, [sp, #48]
     8f8:	add	x0, sp, #0x68
     8fc:	add	x2, sp, #0x60
     900:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     904:	ldr	x8, [sp, #48]
     908:	add	x0, sp, #0x40
     90c:	add	x2, sp, #0x38
     910:	ldr	x1, [x8]
     914:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     918:	ldp	x3, x4, [sp, #104]
     91c:	ldp	x1, x2, [sp, #64]
     920:	ldr	x9, [sp, #120]
     924:	cmp	x3, x24
     928:	add	x8, x2, x4
     92c:	csel	x9, x26, x9, eq  // eq = none
     930:	cmp	x8, x9
     934:	b.ls	94c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x124>  // b.plast
     938:	ldr	x9, [sp, #80]
     93c:	cmp	x1, x22
     940:	csel	x9, x26, x9, eq  // eq = none
     944:	cmp	x8, x9
     948:	b.ls	958 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x130>  // b.plast
     94c:	add	x0, sp, #0x68
     950:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     954:	b	968 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x140>
     958:	add	x0, sp, #0x40
     95c:	mov	x1, xzr
     960:	mov	x2, xzr
     964:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     968:	stur	x28, [x29, #-72]
     96c:	mov	x8, x0
     970:	ldr	x9, [x8], #16
     974:	cmp	x9, x8
     978:	b.eq	98c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x164>  // b.none
     97c:	stur	x9, [x29, #-72]
     980:	ldr	x9, [x0, #16]
     984:	stur	x9, [x29, #-56]
     988:	b	994 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x16c>
     98c:	ldr	q0, [x9]
     990:	str	q0, [x28]
     994:	ldr	x9, [x0, #8]
     998:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     99c:	add	x1, x1, #0x0
     9a0:	stur	x9, [x29, #-64]
     9a4:	stp	x8, xzr, [x0]
     9a8:	strb	wzr, [x0, #16]
     9ac:	sub	x0, x29, #0x48
     9b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     9b4:	stur	x21, [x29, #-40]
     9b8:	mov	x8, x0
     9bc:	ldr	x9, [x8], #16
     9c0:	cmp	x9, x8
     9c4:	b.eq	9d8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1b0>  // b.none
     9c8:	stur	x9, [x29, #-40]
     9cc:	ldr	x9, [x0, #16]
     9d0:	stur	x9, [x29, #-24]
     9d4:	b	9e0 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1b8>
     9d8:	ldr	q0, [x9]
     9dc:	str	q0, [x21]
     9e0:	ldr	x9, [x0, #8]
     9e4:	stur	x9, [x29, #-32]
     9e8:	stp	x8, xzr, [x0]
     9ec:	strb	wzr, [x0, #16]
     9f0:	ldur	x0, [x29, #-72]
     9f4:	cmp	x0, x28
     9f8:	b.eq	a00 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1d8>  // b.none
     9fc:	bl	0 <_ZdlPv>
     a00:	ldr	x0, [sp, #64]
     a04:	cmp	x0, x22
     a08:	b.eq	a10 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1e8>  // b.none
     a0c:	bl	0 <_ZdlPv>
     a10:	ldr	x0, [sp, #104]
     a14:	cmp	x0, x24
     a18:	b.eq	a20 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1f8>  // b.none
     a1c:	bl	0 <_ZdlPv>
     a20:	ldr	x1, [x19]
     a24:	cbz	x1, a30 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x208>
     a28:	sub	x0, x29, #0x28
     a2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     a30:	ldur	x8, [x29, #-32]
     a34:	cmp	x8, x20
     a38:	b.cc	b08 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e0>  // b.lo, b.ul, b.last
     a3c:	cbz	x20, a54 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x22c>
     a40:	ldur	x0, [x29, #-40]
     a44:	ldr	x1, [sp, #40]
     a48:	mov	x2, x20
     a4c:	bl	0 <bcmp>
     a50:	cbnz	w0, b08 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e0>
     a54:	ldr	x1, [sp, #40]
     a58:	str	x24, [sp, #104]
     a5c:	cbz	x1, a70 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x248>
     a60:	ldr	x2, [sp, #8]
     a64:	add	x0, sp, #0x68
     a68:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a6c:	b	a78 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x250>
     a70:	str	xzr, [sp, #112]
     a74:	strb	wzr, [sp, #120]
     a78:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a7c:	add	x0, sp, #0x68
     a80:	add	x1, x1, #0x0
     a84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     a88:	stur	x28, [x29, #-72]
     a8c:	mov	x8, x0
     a90:	ldr	x9, [x8], #16
     a94:	cmp	x9, x8
     a98:	b.eq	aac <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x284>  // b.none
     a9c:	stur	x9, [x29, #-72]
     aa0:	ldr	x9, [x0, #16]
     aa4:	stur	x9, [x29, #-56]
     aa8:	b	ab4 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x28c>
     aac:	ldr	q0, [x9]
     ab0:	str	q0, [x28]
     ab4:	ldr	x9, [x0, #8]
     ab8:	sub	x1, x29, #0x48
     abc:	stur	x9, [x29, #-64]
     ac0:	stp	x8, xzr, [x0]
     ac4:	strb	wzr, [x0, #16]
     ac8:	sub	x0, x29, #0x28
     acc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
     ad0:	ldur	x8, [x29, #-72]
     ad4:	mov	w26, w0
     ad8:	cmp	x8, x28
     adc:	b.eq	ae8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2c0>  // b.none
     ae0:	mov	x0, x8
     ae4:	bl	0 <_ZdlPv>
     ae8:	ldr	x0, [sp, #104]
     aec:	cmp	x0, x24
     af0:	b.eq	af8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2d0>  // b.none
     af4:	bl	0 <_ZdlPv>
     af8:	cbz	w26, b08 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e0>
     afc:	ldr	x0, [sp, #16]
     b00:	sub	x1, x29, #0x28
     b04:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     b08:	ldur	x0, [x29, #-40]
     b0c:	cmp	x0, x21
     b10:	b.eq	b18 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2f0>  // b.none
     b14:	bl	0 <_ZdlPv>
     b18:	ldr	x8, [x25]
     b1c:	mov	w26, #0xf                   	// #15
     b20:	ldr	x1, [x8, x23]
     b24:	add	x23, x23, #0x8
     b28:	cbnz	x1, 8f8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xd0>
     b2c:	ldr	x8, [sp, #32]
     b30:	add	x27, x27, #0x1
     b34:	cmp	x27, x8
     b38:	b.eq	b48 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x320>  // b.none
     b3c:	ldr	x8, [sp, #24]
     b40:	ldr	x8, [x8]
     b44:	b	8a8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x80>
     b48:	ldp	x20, x19, [sp, #288]
     b4c:	ldp	x22, x21, [sp, #272]
     b50:	ldp	x24, x23, [sp, #256]
     b54:	ldp	x26, x25, [sp, #240]
     b58:	ldp	x28, x27, [sp, #224]
     b5c:	ldp	x29, x30, [sp, #208]
     b60:	add	sp, sp, #0x130
     b64:	ret

0000000000000b68 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj>:
     b68:	sub	sp, sp, #0x180
     b6c:	stp	x29, x30, [sp, #288]
     b70:	stp	x28, x27, [sp, #304]
     b74:	stp	x26, x25, [sp, #320]
     b78:	stp	x24, x23, [sp, #336]
     b7c:	stp	x22, x21, [sp, #352]
     b80:	stp	x20, x19, [sp, #368]
     b84:	add	x29, sp, #0x120
     b88:	stp	x1, x2, [x29, #-32]
     b8c:	cbz	x2, f64 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3fc>
     b90:	ldp	x8, x10, [x0]
     b94:	ldr	w9, [x0, #36]
     b98:	sub	x10, x10, x8
     b9c:	asr	x10, x10, #6
     ba0:	cmp	x10, x9
     ba4:	b.cc	f84 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x41c>  // b.lo, b.ul, b.last
     ba8:	cmp	x10, x9
     bac:	b.ne	bd8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x70>  // b.any
     bb0:	mov	w23, #0xffffffff            	// #-1
     bb4:	mov	w0, w23
     bb8:	ldp	x20, x19, [sp, #368]
     bbc:	ldp	x22, x21, [sp, #352]
     bc0:	ldp	x24, x23, [sp, #336]
     bc4:	ldp	x26, x25, [sp, #320]
     bc8:	ldp	x28, x27, [sp, #304]
     bcc:	ldp	x29, x30, [sp, #288]
     bd0:	add	sp, sp, #0x180
     bd4:	ret
     bd8:	add	x27, x8, x10, lsl #6
     bdc:	add	x28, x8, x9, lsl #6
     be0:	sub	x8, x29, #0x60
     be4:	add	x9, sp, #0x70
     be8:	sub	x10, x29, #0x80
     bec:	mov	w25, w5
     bf0:	mov	w20, w4
     bf4:	mov	x21, x3
     bf8:	mov	w26, w6
     bfc:	mov	w23, #0xffffffff            	// #-1
     c00:	add	x8, x8, #0x10
     c04:	add	x22, x10, #0x10
     c08:	add	x19, x9, #0x10
     c0c:	str	x8, [sp, #24]
     c10:	str	w5, [sp, #20]
     c14:	str	x26, [sp, #8]
     c18:	ldr	x24, [x28, #8]
     c1c:	stur	x24, [x29, #-48]
     c20:	cbz	x24, c98 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x130>
     c24:	mov	x0, x24
     c28:	bl	0 <strlen>
     c2c:	stur	x0, [x29, #-40]
     c30:	cbz	x0, f1c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b4>
     c34:	cmp	x0, x26
     c38:	b.cc	f1c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b4>  // b.lo, b.ul, b.last
     c3c:	ldrh	w8, [x28, #38]
     c40:	cmp	w20, #0x0
     c44:	cset	w9, ne  // ne = any
     c48:	tst	w8, w20
     c4c:	cset	w10, eq  // eq = none
     c50:	and	w9, w10, w9
     c54:	tbnz	w9, #0, f1c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b4>
     c58:	and	w8, w8, w25
     c5c:	cbnz	w8, f1c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b4>
     c60:	ldr	x8, [x28]
     c64:	cbz	x8, f1c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b4>
     c68:	stp	xzr, xzr, [x29, #-64]
     c6c:	add	x8, x0, x24
     c70:	ldur	x1, [x29, #-32]
     c74:	ldurb	w24, [x8, #-1]
     c78:	cbz	x1, ca0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x138>
     c7c:	ldur	x8, [x29, #-24]
     c80:	ldr	x9, [sp, #24]
     c84:	sub	x0, x29, #0x60
     c88:	add	x2, x1, x8
     c8c:	stur	x9, [x29, #-96]
     c90:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     c94:	b	cac <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x144>
     c98:	stur	xzr, [x29, #-40]
     c9c:	b	f1c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b4>
     ca0:	ldr	x8, [sp, #24]
     ca4:	sturb	wzr, [x29, #-80]
     ca8:	stp	x8, xzr, [x29, #-96]
     cac:	cmp	w24, #0x3d
     cb0:	b.eq	cbc <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x154>  // b.none
     cb4:	cmp	w24, #0x3a
     cb8:	b.ne	da4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x23c>  // b.any
     cbc:	sub	x8, x29, #0x80
     cc0:	sub	x0, x29, #0x20
     cc4:	add	x1, sp, #0x70
     cc8:	mov	w2, #0x1                   	// #1
     ccc:	strb	w24, [sp, #112]
     cd0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     cd4:	ldr	q0, [x22]
     cd8:	ldp	x1, x26, [x29, #-128]
     cdc:	stur	x22, [x29, #-128]
     ce0:	stur	q0, [x29, #-64]
     ce4:	cbz	x1, d34 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1cc>
     ce8:	add	x2, x1, x26
     cec:	sub	x0, x29, #0x80
     cf0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     cf4:	ldur	x9, [x29, #-128]
     cf8:	cmp	x9, x22
     cfc:	b.eq	f2c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c4>  // b.none
     d00:	ldur	x8, [x29, #-96]
     d04:	ldr	x12, [sp, #24]
     d08:	sub	x11, x29, #0x80
     d0c:	ldur	x10, [x29, #-80]
     d10:	ldur	q0, [x11, #8]
     d14:	cmp	x8, x12
     d18:	csel	x8, xzr, x8, eq  // eq = none
     d1c:	stur	x9, [x29, #-96]
     d20:	stur	q0, [x11, #40]
     d24:	cbz	x8, f4c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3e4>
     d28:	stur	x8, [x29, #-128]
     d2c:	stur	x10, [x29, #-112]
     d30:	b	d50 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1e8>
     d34:	stur	xzr, [x29, #-120]
     d38:	sturb	wzr, [x29, #-112]
     d3c:	ldur	x8, [x29, #-120]
     d40:	ldur	x9, [x29, #-96]
     d44:	stur	x8, [x29, #-88]
     d48:	strb	wzr, [x9, x8]
     d4c:	ldur	x8, [x29, #-128]
     d50:	stur	xzr, [x29, #-120]
     d54:	strb	wzr, [x8]
     d58:	ldur	x0, [x29, #-128]
     d5c:	cmp	x0, x22
     d60:	b.eq	d68 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x200>  // b.none
     d64:	bl	0 <_ZdlPv>
     d68:	ldur	x2, [x29, #-24]
     d6c:	cbz	x2, d8c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x224>
     d70:	ldur	x25, [x29, #-32]
     d74:	mov	w1, w24
     d78:	mov	x0, x25
     d7c:	bl	0 <memchr>
     d80:	cbz	x0, d8c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x224>
     d84:	sub	x8, x0, x25
     d88:	b	d90 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x228>
     d8c:	mov	x8, #0xffffffffffffffff    	// #-1
     d90:	cmp	x8, x26
     d94:	b.ne	da4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x23c>  // b.any
     d98:	sub	x0, x29, #0x60
     d9c:	mov	w1, w24
     da0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
     da4:	ldr	x8, [x28]
     da8:	ldr	x1, [x8]
     dac:	cbz	x1, f00 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x398>
     db0:	mov	w26, #0x8                   	// #8
     db4:	add	x0, sp, #0x70
     db8:	sub	x2, x29, #0x30
     dbc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     dc0:	sub	x8, x29, #0x80
     dc4:	add	x0, sp, #0x70
     dc8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     dcc:	ldur	q0, [x29, #-128]
     dd0:	ldp	x1, x2, [x29, #-96]
     dd4:	add	x0, sp, #0x90
     dd8:	mov	w3, #0x1                   	// #1
     ddc:	mov	w4, w23
     de0:	str	q0, [sp, #144]
     de4:	bl	0 <_ZNK4llvm9StringRef13edit_distanceES0_bj>
     de8:	ldur	x8, [x29, #-56]
     dec:	mov	w25, w0
     df0:	cbnz	x8, e08 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2a0>
     df4:	cmp	w24, #0x3d
     df8:	b.eq	e04 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x29c>  // b.none
     dfc:	cmp	w24, #0x3a
     e00:	b.ne	e08 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2a0>  // b.any
     e04:	add	w25, w25, #0x1
     e08:	cmp	w25, w23
     e0c:	b.cs	ee0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x378>  // b.hs, b.nlast
     e10:	add	x0, sp, #0x38
     e14:	sub	x1, x29, #0x80
     e18:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e1c:	add	x0, sp, #0x20
     e20:	sub	x1, x29, #0x40
     e24:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e28:	ldrb	w8, [sp, #72]
     e2c:	cbz	w8, e4c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2e4>
     e30:	ldrb	w9, [sp, #48]
     e34:	cbz	w9, e4c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2e4>
     e38:	cmp	w8, #0x1
     e3c:	b.ne	e5c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x2f4>  // b.any
     e40:	ldr	q0, [sp, #32]
     e44:	ldr	x8, [sp, #48]
     e48:	b	e6c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x304>
     e4c:	mov	w8, #0x100                 	// #256
     e50:	stp	xzr, xzr, [sp, #80]
     e54:	strh	w8, [sp, #96]
     e58:	b	eb4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x34c>
     e5c:	cmp	w9, #0x1
     e60:	b.ne	e78 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x310>  // b.any
     e64:	ldur	q0, [sp, #56]
     e68:	ldr	x8, [sp, #72]
     e6c:	str	q0, [sp, #80]
     e70:	str	x8, [sp, #96]
     e74:	b	eb4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x34c>
     e78:	ldrb	w10, [sp, #73]
     e7c:	ldr	x11, [sp, #56]
     e80:	ldrb	w12, [sp, #49]
     e84:	ldr	x13, [sp, #32]
     e88:	cmp	w10, #0x1
     e8c:	mov	w10, #0x2                   	// #2
     e90:	csel	w2, w8, w10, eq  // eq = none
     e94:	add	x8, sp, #0x38
     e98:	csel	x1, x11, x8, eq  // eq = none
     e9c:	cmp	w12, #0x1
     ea0:	add	x8, sp, #0x20
     ea4:	csel	w4, w9, w10, eq  // eq = none
     ea8:	csel	x3, x13, x8, eq  // eq = none
     eac:	add	x0, sp, #0x50
     eb0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     eb4:	add	x8, sp, #0x70
     eb8:	add	x0, sp, #0x50
     ebc:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     ec0:	add	x1, sp, #0x70
     ec4:	mov	x0, x21
     ec8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
     ecc:	ldr	x0, [sp, #112]
     ed0:	cmp	x0, x19
     ed4:	b.eq	edc <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x374>  // b.none
     ed8:	bl	0 <_ZdlPv>
     edc:	mov	w23, w25
     ee0:	ldur	x0, [x29, #-128]
     ee4:	cmp	x0, x22
     ee8:	b.eq	ef0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x388>  // b.none
     eec:	bl	0 <_ZdlPv>
     ef0:	ldr	x8, [x28]
     ef4:	ldr	x1, [x8, x26]
     ef8:	add	x26, x26, #0x8
     efc:	cbnz	x1, db4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x24c>
     f00:	ldur	x0, [x29, #-96]
     f04:	ldr	x8, [sp, #24]
     f08:	cmp	x0, x8
     f0c:	b.eq	f14 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3ac>  // b.none
     f10:	bl	0 <_ZdlPv>
     f14:	ldr	w25, [sp, #20]
     f18:	ldr	x26, [sp, #8]
     f1c:	add	x28, x28, #0x40
     f20:	cmp	x28, x27
     f24:	b.ne	c18 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0xb0>  // b.any
     f28:	b	bb4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x4c>
     f2c:	ldur	x2, [x29, #-120]
     f30:	cbz	x2, d3c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1d4>
     f34:	ldur	x0, [x29, #-96]
     f38:	cmp	x2, #0x1
     f3c:	b.ne	f58 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3f0>  // b.any
     f40:	ldurb	w8, [x29, #-112]
     f44:	strb	w8, [x0]
     f48:	b	d3c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1d4>
     f4c:	mov	x8, x22
     f50:	stur	x22, [x29, #-128]
     f54:	b	d50 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1e8>
     f58:	mov	x1, x22
     f5c:	bl	0 <memcpy>
     f60:	b	d3c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1d4>
     f64:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f68:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f6c:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f70:	add	x0, x0, #0x0
     f74:	add	x1, x1, #0x0
     f78:	add	x3, x3, #0x0
     f7c:	mov	w2, #0xfc                  	// #252
     f80:	bl	0 <__assert_fail>
     f84:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f88:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f8c:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f90:	add	x0, x0, #0x0
     f94:	add	x1, x1, #0x0
     f98:	add	x3, x3, #0x0
     f9c:	mov	w2, #0xc6                  	// #198
     fa0:	bl	0 <__assert_fail>

0000000000000fa4 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_>:
     fa4:	stp	x29, x30, [sp, #-80]!
     fa8:	str	x25, [sp, #16]
     fac:	stp	x24, x23, [sp, #32]
     fb0:	stp	x22, x21, [sp, #48]
     fb4:	stp	x20, x19, [sp, #64]
     fb8:	mov	x29, sp
     fbc:	ldp	x23, x9, [x0]
     fc0:	ldr	w8, [x0, #36]
     fc4:	sub	x9, x9, x23
     fc8:	asr	x9, x9, #6
     fcc:	cmp	x9, x8
     fd0:	b.ls	102c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x88>  // b.plast
     fd4:	lsl	x24, x8, #6
     fd8:	mvn	x8, x8
     fdc:	mov	x19, x2
     fe0:	mov	x20, x0
     fe4:	mov	x21, x1
     fe8:	add	x25, x8, x9
     fec:	add	x22, x23, x24
     ff0:	cbz	x21, 1004 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x60>
     ff4:	mov	x0, x21
     ff8:	bl	0 <strlen>
     ffc:	mov	x2, x0
    1000:	b	1008 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x64>
    1004:	mov	x2, xzr
    1008:	mov	x0, x22
    100c:	mov	x1, x21
    1010:	bl	6f4 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
    1014:	tbnz	w0, #0, 1034 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x90>
    1018:	cbz	x25, 102c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x88>
    101c:	ldr	x23, [x20]
    1020:	add	x24, x24, #0x40
    1024:	sub	x25, x25, #0x1
    1028:	b	fec <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x48>
    102c:	mov	w0, wzr
    1030:	b	1040 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x9c>
    1034:	add	x8, x23, x24
    1038:	mov	w0, #0x1                   	// #1
    103c:	str	x19, [x8, #56]
    1040:	ldp	x20, x19, [sp, #64]
    1044:	ldp	x22, x21, [sp, #48]
    1048:	ldp	x24, x23, [sp, #32]
    104c:	ldr	x25, [sp, #16]
    1050:	ldp	x29, x30, [sp], #80
    1054:	ret

0000000000001058 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>:
    1058:	sub	sp, sp, #0xa0
    105c:	stp	x29, x30, [sp, #64]
    1060:	stp	x28, x27, [sp, #80]
    1064:	stp	x26, x25, [sp, #96]
    1068:	stp	x24, x23, [sp, #112]
    106c:	stp	x22, x21, [sp, #128]
    1070:	stp	x20, x19, [sp, #144]
    1074:	add	x29, sp, #0x40
    1078:	ldr	x8, [x1]
    107c:	ldr	w26, [x2]
    1080:	mov	x27, x1
    1084:	stur	x0, [x29, #-24]
    1088:	ldr	x8, [x8]
    108c:	mov	x0, x1
    1090:	mov	w1, w26
    1094:	mov	w21, w4
    1098:	mov	w25, w3
    109c:	mov	x24, x2
    10a0:	blr	x8
    10a4:	mov	x19, x0
    10a8:	cbz	x0, 1104 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xac>
    10ac:	mov	x0, x19
    10b0:	bl	0 <strlen>
    10b4:	mov	x22, x0
    10b8:	cmp	x0, #0x1
    10bc:	b.ne	1124 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xcc>  // b.any
    10c0:	ldrb	w8, [x19]
    10c4:	cmp	w8, #0x2d
    10c8:	b.ne	1120 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xc8>  // b.any
    10cc:	mov	w0, #0x58                  	// #88
    10d0:	bl	0 <_Znwm>
    10d4:	ldur	x8, [x29, #-24]
    10d8:	mov	x28, x0
    10dc:	ldr	w1, [x8, #28]
    10e0:	mov	x0, x8
    10e4:	bl	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    10e8:	mov	x21, x0
    10ec:	mov	x22, x1
    10f0:	cbz	x19, 110c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xb4>
    10f4:	mov	x0, x19
    10f8:	bl	0 <strlen>
    10fc:	mov	x4, x0
    1100:	b	1110 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xb8>
    1104:	mov	x22, xzr
    1108:	b	1124 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xcc>
    110c:	mov	x4, xzr
    1110:	ldr	w5, [x24]
    1114:	add	w8, w5, #0x1
    1118:	str	w8, [x24]
    111c:	b	13e8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x390>
    1120:	mov	w22, #0x1                   	// #1
    1124:	ldur	x9, [x29, #-24]
    1128:	ldr	w8, [x9, #48]
    112c:	ldr	x9, [x9, #40]
    1130:	cbz	w8, 1158 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x100>
    1134:	add	x10, x9, #0x8
    1138:	mov	x20, x9
    113c:	ldur	x11, [x10, #-8]
    1140:	cbz	x11, 114c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xf4>
    1144:	cmn	x11, #0x8
    1148:	b.ne	115c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x104>  // b.any
    114c:	mov	x20, x10
    1150:	add	x10, x10, #0x8
    1154:	b	113c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xe4>
    1158:	mov	x20, x9
    115c:	add	x23, x9, x8, lsl #3
    1160:	cmp	x23, x20
    1164:	b.eq	10cc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x74>  // b.none
    1168:	ldr	x1, [x20]
    116c:	ldr	x2, [x1], #8
    1170:	cmp	x22, x2
    1174:	b.cc	1188 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x130>  // b.lo, b.ul, b.last
    1178:	cbz	x2, 119c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x144>
    117c:	mov	x0, x19
    1180:	bl	0 <bcmp>
    1184:	cbz	w0, 119c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x144>
    1188:	ldr	x8, [x20, #8]!
    118c:	cbz	x8, 1188 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x130>
    1190:	cmn	x8, #0x8
    1194:	b.eq	1188 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x130>  // b.none
    1198:	b	1160 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x108>
    119c:	ldur	x10, [x29, #-24]
    11a0:	str	w26, [sp, #12]
    11a4:	ldr	w8, [x10, #36]
    11a8:	ldp	x9, x26, [x10]
    11ac:	stur	x19, [x29, #-16]
    11b0:	str	x24, [sp, #32]
    11b4:	stp	w21, w25, [sp, #24]
    11b8:	add	x22, x9, x8, lsl #6
    11bc:	str	x27, [sp, #16]
    11c0:	cbz	x19, 11d0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x178>
    11c4:	mov	x0, x19
    11c8:	bl	0 <strlen>
    11cc:	b	11d4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x17c>
    11d0:	mov	x0, xzr
    11d4:	ldur	x8, [x29, #-24]
    11d8:	stur	x0, [x29, #-8]
    11dc:	sub	x0, x29, #0x10
    11e0:	mov	x3, xzr
    11e4:	ldp	x1, x2, [x8, #72]
    11e8:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
    11ec:	ldp	x9, x8, [x29, #-16]
    11f0:	sub	x2, x29, #0x10
    11f4:	mov	x1, x26
    11f8:	cmp	x0, x8
    11fc:	csel	x8, x0, x8, cc  // cc = lo, ul, last
    1200:	add	x8, x9, x8
    1204:	mov	x0, x22
    1208:	stur	x8, [x29, #-16]
    120c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1210:	cmp	x0, x26
    1214:	b.eq	1394 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x33c>  // b.none
    1218:	mov	x27, x0
    121c:	cmp	x27, x26
    1220:	b.eq	1394 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x33c>  // b.none
    1224:	cbz	x19, 1238 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1e0>
    1228:	mov	x0, x19
    122c:	bl	0 <strlen>
    1230:	mov	x28, x0
    1234:	b	123c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1e4>
    1238:	mov	x28, xzr
    123c:	ldr	x8, [x27]
    1240:	ldr	x23, [x8]
    1244:	cbz	x23, 1314 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2bc>
    1248:	ldur	x9, [x29, #-24]
    124c:	add	x20, x8, #0x8
    1250:	ldrb	w24, [x9, #24]
    1254:	mov	x0, x23
    1258:	bl	0 <strlen>
    125c:	subs	x21, x28, x0
    1260:	b.cc	12e8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x290>  // b.lo, b.ul, b.last
    1264:	mov	x22, x0
    1268:	cbz	x0, 1280 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x228>
    126c:	mov	x0, x19
    1270:	mov	x1, x23
    1274:	mov	x2, x22
    1278:	bl	0 <bcmp>
    127c:	cbnz	w0, 12e8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x290>
    1280:	add	x25, x19, x22
    1284:	stp	x25, x21, [x29, #-16]
    1288:	ldr	x23, [x27, #8]
    128c:	cbz	w24, 12a4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x24c>
    1290:	cbz	x23, 12d4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x27c>
    1294:	mov	x0, x23
    1298:	bl	0 <strlen>
    129c:	mov	x2, x0
    12a0:	b	12d8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x280>
    12a4:	cbz	x23, 1308 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2b0>
    12a8:	mov	x0, x23
    12ac:	bl	0 <strlen>
    12b0:	cmp	x21, x0
    12b4:	b.cc	12e8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x290>  // b.lo, b.ul, b.last
    12b8:	mov	x2, x0
    12bc:	cbz	x0, 12fc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2a4>
    12c0:	mov	x0, x25
    12c4:	mov	x1, x23
    12c8:	bl	0 <bcmp>
    12cc:	cbnz	w0, 12e8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x290>
    12d0:	b	12fc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2a4>
    12d4:	mov	x2, xzr
    12d8:	sub	x0, x29, #0x10
    12dc:	mov	x1, x23
    12e0:	bl	0 <_ZNK4llvm9StringRef16startswith_lowerES0_>
    12e4:	tbnz	w0, #0, 12f4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x29c>
    12e8:	ldr	x23, [x20], #8
    12ec:	cbnz	x23, 1254 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1fc>
    12f0:	b	1314 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2bc>
    12f4:	ldr	x23, [x27, #8]
    12f8:	cbz	x23, 1308 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2b0>
    12fc:	mov	x0, x23
    1300:	bl	0 <strlen>
    1304:	b	130c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2b4>
    1308:	mov	x0, xzr
    130c:	add	x22, x0, x22
    1310:	cbnz	w22, 131c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2c4>
    1314:	add	x27, x27, #0x40
    1318:	b	121c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1c4>
    131c:	ldr	w21, [sp, #28]
    1320:	ldur	x2, [x29, #-24]
    1324:	sub	x0, x29, #0x10
    1328:	mov	x1, x27
    132c:	cmp	w21, #0x0
    1330:	cset	w20, ne  // ne = any
    1334:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1338:	ldur	x8, [x29, #-16]
    133c:	ldrh	w8, [x8, #38]
    1340:	tst	w8, w21
    1344:	cset	w9, eq  // eq = none
    1348:	and	w9, w9, w20
    134c:	tbnz	w9, #0, 1388 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x330>
    1350:	ldr	w9, [sp, #24]
    1354:	and	w8, w8, w9
    1358:	cbnz	w8, 1388 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x330>
    135c:	ldr	x20, [sp, #32]
    1360:	ldr	x1, [sp, #16]
    1364:	sub	x0, x29, #0x10
    1368:	mov	w3, w22
    136c:	mov	x2, x20
    1370:	bl	0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>
    1374:	cbnz	x0, 1428 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3d0>
    1378:	ldr	w8, [x20]
    137c:	ldr	w9, [sp, #12]
    1380:	cmp	w9, w8
    1384:	b.ne	1430 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3d8>  // b.any
    1388:	add	x27, x27, #0x40
    138c:	cmp	x27, x26
    1390:	b.ne	121c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1c4>  // b.any
    1394:	ldrb	w20, [x19]
    1398:	mov	w0, #0x58                  	// #88
    139c:	bl	0 <_Znwm>
    13a0:	cmp	w20, #0x2f
    13a4:	mov	x28, x0
    13a8:	b.ne	13b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x360>  // b.any
    13ac:	ldur	x0, [x29, #-24]
    13b0:	ldr	w1, [x0, #28]
    13b4:	b	13c0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x368>
    13b8:	ldur	x0, [x29, #-24]
    13bc:	ldr	w1, [x0, #32]
    13c0:	bl	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    13c4:	mov	x21, x0
    13c8:	mov	x0, x19
    13cc:	mov	x22, x1
    13d0:	bl	0 <strlen>
    13d4:	ldr	x9, [sp, #32]
    13d8:	mov	x4, x0
    13dc:	ldr	w5, [x9]
    13e0:	add	w8, w5, #0x1
    13e4:	str	w8, [x9]
    13e8:	mov	x0, x28
    13ec:	mov	x1, x21
    13f0:	mov	x2, x22
    13f4:	mov	x3, x19
    13f8:	mov	x6, x19
    13fc:	mov	x7, xzr
    1400:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    1404:	mov	x0, x28
    1408:	ldp	x20, x19, [sp, #144]
    140c:	ldp	x22, x21, [sp, #128]
    1410:	ldp	x24, x23, [sp, #112]
    1414:	ldp	x26, x25, [sp, #96]
    1418:	ldp	x28, x27, [sp, #80]
    141c:	ldp	x29, x30, [sp, #64]
    1420:	add	sp, sp, #0xa0
    1424:	ret
    1428:	mov	x28, x0
    142c:	b	1404 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3ac>
    1430:	mov	x28, xzr
    1434:	b	1404 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3ac>

0000000000001438 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>:
    1438:	sub	sp, sp, #0x60
    143c:	stp	x29, x30, [sp, #16]
    1440:	stp	x26, x25, [sp, #32]
    1444:	stp	x24, x23, [sp, #48]
    1448:	stp	x22, x21, [sp, #64]
    144c:	stp	x20, x19, [sp, #80]
    1450:	add	x29, sp, #0x10
    1454:	mov	x23, x2
    1458:	mov	x24, x0
    145c:	add	x2, x1, x2, lsl #3
    1460:	mov	x0, x8
    1464:	mov	w21, w6
    1468:	mov	w22, w5
    146c:	mov	x19, x4
    1470:	mov	x20, x3
    1474:	mov	x25, x8
    1478:	bl	0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>
    147c:	str	wzr, [x19]
    1480:	str	wzr, [x20]
    1484:	stur	wzr, [x29, #-4]
    1488:	cbz	w23, 1524 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xec>
    148c:	mov	w26, wzr
    1490:	ldr	w8, [x25, #192]
    1494:	cmp	w8, w26
    1498:	b.ls	1540 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x108>  // b.plast
    149c:	ldr	x8, [x25, #184]
    14a0:	ldr	x8, [x8, w26, uxtw #3]
    14a4:	cbz	x8, 14ec <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xb4>
    14a8:	ldrb	w8, [x8]
    14ac:	cbz	w8, 14ec <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xb4>
    14b0:	sub	x2, x29, #0x4
    14b4:	mov	x0, x24
    14b8:	mov	x1, x25
    14bc:	mov	w3, w22
    14c0:	mov	w4, w21
    14c4:	bl	1058 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>
    14c8:	ldur	w8, [x29, #-4]
    14cc:	cmp	w8, w26
    14d0:	b.ls	1560 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x128>  // b.plast
    14d4:	mov	x1, x0
    14d8:	cbz	x0, 1500 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xc8>
    14dc:	mov	x0, x25
    14e0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14e4:	ldur	w26, [x29, #-4]
    14e8:	b	14f4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xbc>
    14ec:	add	w26, w26, #0x1
    14f0:	stur	w26, [x29, #-4]
    14f4:	cmp	w26, w23
    14f8:	b.cc	1490 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x58>  // b.lo, b.ul, b.last
    14fc:	b	1524 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xec>
    1500:	cmp	w8, w23
    1504:	b.cc	1580 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x148>  // b.lo, b.ul, b.last
    1508:	add	w9, w26, #0x1
    150c:	cmp	w8, w9
    1510:	b.eq	15a0 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x168>  // b.none
    1514:	mvn	w9, w26
    1518:	add	w8, w8, w9
    151c:	str	w26, [x20]
    1520:	str	w8, [x19]
    1524:	ldp	x20, x19, [sp, #80]
    1528:	ldp	x22, x21, [sp, #64]
    152c:	ldp	x24, x23, [sp, #48]
    1530:	ldp	x26, x25, [sp, #32]
    1534:	ldp	x29, x30, [sp, #16]
    1538:	add	sp, sp, #0x60
    153c:	ret
    1540:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1544:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1548:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    154c:	add	x0, x0, #0x0
    1550:	add	x1, x1, #0x0
    1554:	add	x3, x3, #0x0
    1558:	mov	w2, #0x95                  	// #149
    155c:	bl	0 <__assert_fail>
    1560:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1564:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1568:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    156c:	add	x0, x0, #0x0
    1570:	add	x1, x1, #0x0
    1574:	add	x3, x3, #0x0
    1578:	mov	w2, #0x1a2                 	// #418
    157c:	bl	0 <__assert_fail>
    1580:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1584:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1588:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    158c:	add	x0, x0, #0x0
    1590:	add	x1, x1, #0x0
    1594:	add	x3, x3, #0x0
    1598:	mov	w2, #0x1a6                 	// #422
    159c:	bl	0 <__assert_fail>
    15a0:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    15a4:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    15a8:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    15ac:	add	x0, x0, #0x0
    15b0:	add	x1, x1, #0x0
    15b4:	add	x3, x3, #0x0
    15b8:	mov	w2, #0x1a7                 	// #423
    15bc:	bl	0 <__assert_fail>

00000000000015c0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>:
    15c0:	mvn	w8, w4
    15c4:	and	w8, w8, #0x1
    15c8:	and	w6, w5, #0x1
    15cc:	mov	w4, wzr
    15d0:	mov	w5, w8
    15d4:	b	15d8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>

00000000000015d8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>:
    15d8:	sub	sp, sp, #0x160
    15dc:	stp	x29, x30, [sp, #256]
    15e0:	stp	x28, x27, [sp, #272]
    15e4:	stp	x26, x25, [sp, #288]
    15e8:	stp	x24, x23, [sp, #304]
    15ec:	stp	x22, x21, [sp, #320]
    15f0:	stp	x20, x19, [sp, #336]
    15f4:	add	x29, sp, #0x100
    15f8:	mov	x19, x1
    15fc:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1600:	mov	x24, x2
    1604:	mov	x23, x0
    1608:	add	x1, x1, #0x0
    160c:	mov	w2, #0xa                   	// #10
    1610:	mov	x0, x19
    1614:	mov	w20, w6
    1618:	mov	w28, w5
    161c:	mov	w22, w4
    1620:	mov	x21, x3
    1624:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1628:	mov	x1, x21
    162c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1630:	adrp	x21, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1634:	add	x21, x21, #0x0
    1638:	mov	w2, #0x2                   	// #2
    163c:	mov	x1, x21
    1640:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1644:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1648:	add	x1, x1, #0x0
    164c:	mov	w2, #0x7                   	// #7
    1650:	mov	x0, x19
    1654:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1658:	mov	x1, x24
    165c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1660:	mov	w2, #0x2                   	// #2
    1664:	mov	x1, x21
    1668:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    166c:	sub	x8, x29, #0x38
    1670:	add	x26, x8, #0x8
    1674:	stur	wzr, [x29, #-48]
    1678:	stp	xzr, x26, [x29, #-40]
    167c:	stp	x26, xzr, [x29, #-24]
    1680:	ldp	x9, x8, [x23]
    1684:	sub	x8, x8, x9
    1688:	lsr	x9, x8, #6
    168c:	cbz	w9, 1f18 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x940>
    1690:	sub	x9, x29, #0x78
    1694:	add	x10, sp, #0x50
    1698:	ubfx	x25, x8, #6, #32
    169c:	add	x8, x9, #0x10
    16a0:	stp	x8, x25, [sp, #56]
    16a4:	add	x8, x10, #0x10
    16a8:	sub	x11, x29, #0x58
    16ac:	str	x8, [sp, #48]
    16b0:	add	x8, x10, #0x20
    16b4:	eor	w21, w20, #0x1
    16b8:	mov	w24, #0x1                   	// #1
    16bc:	str	x8, [sp, #32]
    16c0:	add	x8, x11, #0x10
    16c4:	str	x8, [sp, #24]
    16c8:	str	x26, [sp, #72]
    16cc:	stp	w21, w22, [sp, #16]
    16d0:	str	w28, [sp, #44]
    16d4:	mov	x0, x23
    16d8:	mov	x1, x24
    16dc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    16e0:	ldrb	w8, [x0, #36]
    16e4:	cbz	w8, 1cec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x714>
    16e8:	cmp	w22, #0x0
    16ec:	mov	x0, x23
    16f0:	mov	x1, x24
    16f4:	cset	w20, eq  // eq = none
    16f8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    16fc:	ldrh	w9, [x0, #38]
    1700:	tst	w9, w22
    1704:	cset	w8, ne  // ne = any
    1708:	tst	w9, w28
    170c:	b.ne	1cec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x714>  // b.any
    1710:	orr	w8, w20, w8
    1714:	cbz	w8, 1cec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x714>
    1718:	mov	x0, x23
    171c:	mov	x1, x24
    1720:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1724:	ldr	x27, [x0, #16]
    1728:	cmp	x27, #0x0
    172c:	cset	w8, ne  // ne = any
    1730:	orr	w8, w8, w21
    1734:	tbnz	w8, #0, 1764 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x18c>
    1738:	mov	x0, x23
    173c:	mov	x1, x24
    1740:	bl	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1744:	stp	x0, x1, [sp, #80]
    1748:	add	x0, sp, #0x50
    174c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1750:	cbz	x0, 1cec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x714>
    1754:	ldr	w1, [x0, #32]
    1758:	mov	x0, x23
    175c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1760:	ldr	x27, [x0, #16]
    1764:	cbz	x27, 1cec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x714>
    1768:	mov	x20, x24
    176c:	mov	x0, x23
    1770:	mov	x1, x20
    1774:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1778:	ldrh	w20, [x0, #40]
    177c:	cbz	x20, 1798 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1c0>
    1780:	mov	x0, x23
    1784:	mov	x1, x20
    1788:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    178c:	ldr	x25, [x0, #16]
    1790:	cbz	x25, 176c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x194>
    1794:	b	17a0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1c8>
    1798:	adrp	x25, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    179c:	add	x25, x25, #0x0
    17a0:	mov	x0, x23
    17a4:	mov	x1, x24
    17a8:	bl	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    17ac:	stp	x0, x1, [sp, #80]
    17b0:	sub	x8, x29, #0x58
    17b4:	add	x0, sp, #0x50
    17b8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    17bc:	ldr	x8, [sp, #80]
    17c0:	cbz	x8, 1f74 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x99c>
    17c4:	ldrb	w8, [x8, #36]
    17c8:	cmp	w8, #0xc
    17cc:	b.hi	1820 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x248>  // b.pmore
    17d0:	adrp	x11, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    17d4:	add	x11, x11, #0x0
    17d8:	adr	x9, 17e8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x210>
    17dc:	ldrh	w10, [x11, x8, lsl #1]
    17e0:	add	x9, x9, x10, lsl #2
    17e4:	br	x9
    17e8:	sub	x0, x29, #0x58
    17ec:	mov	w1, #0x20                  	// #32
    17f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
    17f4:	mov	x0, x23
    17f8:	mov	x1, x24
    17fc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1800:	ldr	x1, [x0, #24]
    1804:	cbz	x1, 1810 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x238>
    1808:	sub	x0, x29, #0x58
    180c:	b	181c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x244>
    1810:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1814:	sub	x0, x29, #0x58
    1818:	add	x1, x1, #0x0
    181c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
    1820:	sub	x0, x29, #0x78
    1824:	add	x2, sp, #0x80
    1828:	mov	x1, x25
    182c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    1830:	ldur	x20, [x29, #-40]
    1834:	cbz	x20, 1888 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2b0>
    1838:	ldr	x25, [sp, #64]
    183c:	mov	x28, x26
    1840:	add	x0, x20, #0x20
    1844:	sub	x1, x29, #0x78
    1848:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    184c:	add	x8, x20, #0x18
    1850:	add	x9, x20, #0x10
    1854:	cmp	w0, #0x0
    1858:	csel	x8, x8, x9, lt  // lt = tstop
    185c:	csel	x28, x28, x20, lt  // lt = tstop
    1860:	ldr	x20, [x8]
    1864:	cbnz	x20, 1840 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x268>
    1868:	cmp	x28, x26
    186c:	b.eq	1894 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2bc>  // b.none
    1870:	add	x1, x28, #0x20
    1874:	sub	x0, x29, #0x78
    1878:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    187c:	tbnz	w0, #31, 1954 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x37c>
    1880:	mov	w22, w21
    1884:	b	1a8c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4b4>
    1888:	mov	w21, #0x1                   	// #1
    188c:	mov	x28, x26
    1890:	b	1898 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2c0>
    1894:	mov	w21, #0x1                   	// #1
    1898:	mov	x20, x26
    189c:	mov	w0, #0x58                  	// #88
    18a0:	bl	0 <_Znwm>
    18a4:	ldur	x9, [x29, #-120]
    18a8:	ldr	x11, [sp, #56]
    18ac:	add	x8, x0, #0x30
    18b0:	mov	x26, x0
    18b4:	mov	x25, x0
    18b8:	cmp	x9, x11
    18bc:	str	x8, [x26, #32]!
    18c0:	b.eq	18d4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2fc>  // b.none
    18c4:	ldur	x10, [x29, #-104]
    18c8:	str	x9, [x26]
    18cc:	str	x10, [x8]
    18d0:	b	18dc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x304>
    18d4:	ldr	q0, [x11]
    18d8:	str	q0, [x8]
    18dc:	ldur	x8, [x29, #-112]
    18e0:	stp	x11, xzr, [x29, #-120]
    18e4:	sturb	wzr, [x29, #-104]
    18e8:	stp	xzr, xzr, [x25, #64]
    18ec:	str	x8, [x25, #40]
    18f0:	str	xzr, [x25, #80]
    18f4:	cbz	w21, 1928 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x350>
    18f8:	ldur	x8, [x29, #-16]
    18fc:	cbz	x8, 1914 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x33c>
    1900:	ldur	x8, [x29, #-24]
    1904:	mov	x1, x26
    1908:	add	x0, x8, #0x20
    190c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    1910:	tbnz	w0, #31, 19d0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3f8>
    1914:	sub	x0, x29, #0x38
    1918:	mov	x1, x26
    191c:	bl	2154 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    1920:	ldr	w22, [sp, #16]
    1924:	b	1a14 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x43c>
    1928:	add	x21, x20, #0x20
    192c:	mov	x0, x26
    1930:	mov	x1, x21
    1934:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    1938:	tbnz	w0, #31, 1960 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x388>
    193c:	mov	x0, x21
    1940:	mov	x1, x26
    1944:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    1948:	tbnz	w0, #31, 19dc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x404>
    194c:	ldr	w22, [sp, #16]
    1950:	b	1a78 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4a0>
    1954:	mov	w21, wzr
    1958:	mov	x20, x28
    195c:	b	189c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2c4>
    1960:	ldur	x0, [x29, #-32]
    1964:	cmp	x0, x20
    1968:	b.eq	1cfc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x724>  // b.none
    196c:	mov	x0, x20
    1970:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
    1974:	mov	x20, x0
    1978:	add	x0, x0, #0x20
    197c:	mov	x1, x26
    1980:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    1984:	ldr	w22, [sp, #16]
    1988:	tbz	w0, #31, 1a08 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x430>
    198c:	ldr	x8, [x20, #24]
    1990:	cmp	x8, #0x0
    1994:	csel	x0, xzr, x28, eq  // eq = none
    1998:	csel	x28, x20, x28, eq  // eq = none
    199c:	cbnz	x28, 1a1c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x444>
    19a0:	b	1a74 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x49c>
    19a4:	mov	x0, x23
    19a8:	mov	x1, x24
    19ac:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    19b0:	ldr	x20, [x0, #24]
    19b4:	cbz	x20, 1d0c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x734>
    19b8:	sub	x0, x29, #0x58
    19bc:	mov	w1, #0x20                  	// #32
    19c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
    19c4:	sub	x0, x29, #0x58
    19c8:	mov	x1, x20
    19cc:	b	181c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x244>
    19d0:	ldur	x28, [x29, #-24]
    19d4:	ldr	w22, [sp, #16]
    19d8:	b	1a6c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x494>
    19dc:	ldur	x8, [x29, #-24]
    19e0:	ldr	w22, [sp, #16]
    19e4:	cmp	x8, x20
    19e8:	b.eq	1a6c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x494>  // b.none
    19ec:	mov	x0, x20
    19f0:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    19f4:	mov	x21, x0
    19f8:	add	x1, x0, #0x20
    19fc:	mov	x0, x26
    1a00:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    1a04:	tbnz	w0, #31, 1d34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x75c>
    1a08:	sub	x0, x29, #0x38
    1a0c:	mov	x1, x26
    1a10:	bl	2154 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    1a14:	mov	x28, x1
    1a18:	cbz	x28, 1a74 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x49c>
    1a1c:	mov	w8, #0x1                   	// #1
    1a20:	cbnz	x0, 1a40 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x468>
    1a24:	ldr	x9, [sp, #72]
    1a28:	cmp	x9, x28
    1a2c:	b.eq	1a40 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x468>  // b.none
    1a30:	add	x1, x28, #0x20
    1a34:	mov	x0, x26
    1a38:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    1a3c:	lsr	w8, w0, #31
    1a40:	ldr	x26, [sp, #72]
    1a44:	mov	w0, w8
    1a48:	mov	x1, x25
    1a4c:	mov	x2, x28
    1a50:	mov	x3, x26
    1a54:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
    1a58:	ldur	x8, [x29, #-16]
    1a5c:	mov	x28, x25
    1a60:	add	x8, x8, #0x1
    1a64:	stur	x8, [x29, #-16]
    1a68:	b	1a88 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x4b0>
    1a6c:	mov	x0, xzr
    1a70:	cbnz	x28, 1a1c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x444>
    1a74:	mov	x28, x0
    1a78:	sub	x0, x29, #0x38
    1a7c:	mov	x1, x25
    1a80:	bl	20e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>
    1a84:	ldr	x26, [sp, #72]
    1a88:	ldr	x25, [sp, #64]
    1a8c:	ldp	x1, x8, [x29, #-88]
    1a90:	ldr	x21, [sp, #48]
    1a94:	add	x0, sp, #0x50
    1a98:	add	x2, x1, x8
    1a9c:	str	x21, [sp, #80]
    1aa0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1aa4:	mov	x0, x27
    1aa8:	str	x27, [sp, #112]
    1aac:	bl	0 <strlen>
    1ab0:	str	x0, [sp, #120]
    1ab4:	ldp	x20, x8, [x28, #72]
    1ab8:	cmp	x20, x8
    1abc:	b.eq	1ae4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x50c>  // b.none
    1ac0:	add	x8, x20, #0x10
    1ac4:	str	x8, [x20]
    1ac8:	ldr	x9, [sp, #80]
    1acc:	cmp	x9, x21
    1ad0:	b.eq	1b50 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x578>  // b.none
    1ad4:	str	x9, [x20]
    1ad8:	ldr	x8, [sp, #96]
    1adc:	str	x8, [x20, #16]
    1ae0:	b	1b58 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x580>
    1ae4:	ldr	x25, [x28, #64]
    1ae8:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
    1aec:	sub	x8, x20, x25
    1af0:	cmp	x8, x9
    1af4:	b.eq	1f94 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x9bc>  // b.none
    1af8:	asr	x9, x8, #4
    1afc:	cmp	x8, #0x0
    1b00:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1b04:	movk	x8, #0xaaab
    1b08:	mul	x27, x9, x8
    1b0c:	csinc	x8, x27, xzr, ne  // ne = any
    1b10:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1b14:	adds	x8, x8, x27
    1b18:	movk	x11, #0x2aa, lsl #48
    1b1c:	cset	w9, cs  // cs = hs, nlast
    1b20:	cmp	x8, x11
    1b24:	cset	w10, hi  // hi = pmore
    1b28:	orr	w9, w9, w10
    1b2c:	cmp	w9, #0x0
    1b30:	csel	x8, x11, x8, ne  // ne = any
    1b34:	str	x8, [sp, #8]
    1b38:	cbz	x8, 1b84 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5ac>
    1b3c:	add	x8, x8, x8, lsl #1
    1b40:	lsl	x0, x8, #4
    1b44:	bl	0 <_Znwm>
    1b48:	mov	x26, x0
    1b4c:	b	1b88 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5b0>
    1b50:	ldr	q0, [x21]
    1b54:	str	q0, [x8]
    1b58:	ldr	x8, [sp, #88]
    1b5c:	str	x8, [x20, #8]
    1b60:	ldr	x8, [sp, #32]
    1b64:	stp	x21, xzr, [sp, #80]
    1b68:	strb	wzr, [sp, #96]
    1b6c:	ldr	q0, [x8]
    1b70:	str	q0, [x20, #32]
    1b74:	ldr	x8, [x28, #72]
    1b78:	add	x8, x8, #0x30
    1b7c:	str	x8, [x28, #72]
    1b80:	b	1cb8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6e0>
    1b84:	mov	x26, xzr
    1b88:	mov	w11, #0x30                  	// #48
    1b8c:	madd	x8, x27, x11, x26
    1b90:	add	x9, x8, #0x10
    1b94:	str	x9, [x8]
    1b98:	ldr	x10, [sp, #80]
    1b9c:	ldr	x12, [sp, #48]
    1ba0:	cmp	x10, x12
    1ba4:	b.eq	1bbc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5e4>  // b.none
    1ba8:	str	x10, [x8]
    1bac:	ldr	x8, [sp, #96]
    1bb0:	madd	x9, x27, x11, x26
    1bb4:	str	x8, [x9, #16]
    1bb8:	b	1bc4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x5ec>
    1bbc:	ldr	q0, [x12]
    1bc0:	str	q0, [x9]
    1bc4:	ldr	x8, [sp, #88]
    1bc8:	mov	w10, #0x30                  	// #48
    1bcc:	madd	x9, x27, x10, x26
    1bd0:	cmp	x20, x25
    1bd4:	str	x8, [x9, #8]
    1bd8:	ldr	x8, [sp, #32]
    1bdc:	stp	x12, xzr, [sp, #80]
    1be0:	strb	wzr, [sp, #96]
    1be4:	mov	x21, x12
    1be8:	ldr	q0, [x8]
    1bec:	mov	x8, x26
    1bf0:	str	q0, [x9, #32]
    1bf4:	b.eq	1c80 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6a8>  // b.none
    1bf8:	mov	x27, xzr
    1bfc:	add	x8, x26, x27
    1c00:	add	x10, x8, #0x10
    1c04:	add	x9, x25, x27
    1c08:	str	x10, [x8]
    1c0c:	mov	x21, x9
    1c10:	ldr	x10, [x21], #16
    1c14:	cmp	x10, x21
    1c18:	b.eq	1c2c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x654>  // b.none
    1c1c:	str	x10, [x8]
    1c20:	ldr	x9, [x9, #16]
    1c24:	str	x9, [x8, #16]
    1c28:	b	1c34 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x65c>
    1c2c:	ldr	q0, [x10]
    1c30:	str	q0, [x8, #16]
    1c34:	ldur	x8, [x21, #-8]
    1c38:	add	x9, x26, x27
    1c3c:	str	x8, [x9, #8]
    1c40:	ldr	q0, [x21, #16]
    1c44:	stp	x21, xzr, [x21, #-16]
    1c48:	strb	wzr, [x21]
    1c4c:	str	q0, [x9, #32]
    1c50:	ldur	x0, [x21, #-16]
    1c54:	cmp	x0, x21
    1c58:	b.eq	1c60 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x688>  // b.none
    1c5c:	bl	0 <_ZdlPv>
    1c60:	add	x8, x21, #0x20
    1c64:	cmp	x8, x20
    1c68:	add	x27, x27, #0x30
    1c6c:	b.ne	1bfc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x624>  // b.any
    1c70:	ldr	w22, [sp, #16]
    1c74:	ldr	x21, [sp, #48]
    1c78:	add	x8, x26, x27
    1c7c:	mov	w10, #0x30                  	// #48
    1c80:	add	x20, x8, #0x30
    1c84:	cbz	x25, 1c94 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6bc>
    1c88:	mov	x0, x25
    1c8c:	bl	0 <_ZdlPv>
    1c90:	mov	w10, #0x30                  	// #48
    1c94:	stp	x26, x20, [x28, #64]
    1c98:	ldr	x8, [sp, #8]
    1c9c:	ldr	x25, [sp, #64]
    1ca0:	madd	x8, x8, x10, x26
    1ca4:	str	x8, [x28, #80]
    1ca8:	ldp	x26, x0, [sp, #72]
    1cac:	cmp	x0, x21
    1cb0:	b.eq	1cb8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6e0>  // b.none
    1cb4:	bl	0 <_ZdlPv>
    1cb8:	ldur	x0, [x29, #-120]
    1cbc:	ldr	x8, [sp, #56]
    1cc0:	ldr	w28, [sp, #44]
    1cc4:	mov	w21, w22
    1cc8:	cmp	x0, x8
    1ccc:	b.eq	1cd4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x6fc>  // b.none
    1cd0:	bl	0 <_ZdlPv>
    1cd4:	ldur	x0, [x29, #-88]
    1cd8:	ldr	x8, [sp, #24]
    1cdc:	ldr	w22, [sp, #20]
    1ce0:	cmp	x0, x8
    1ce4:	b.eq	1cec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x714>  // b.none
    1ce8:	bl	0 <_ZdlPv>
    1cec:	cmp	x24, x25
    1cf0:	add	x24, x24, #0x1
    1cf4:	b.ne	16d4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xfc>  // b.any
    1cf8:	b	1d4c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x774>
    1cfc:	ldr	w22, [sp, #16]
    1d00:	mov	x28, x0
    1d04:	cbnz	x28, 1a1c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x444>
    1d08:	b	1a74 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x49c>
    1d0c:	ldr	x8, [sp, #80]
    1d10:	ldrb	w20, [x8, #37]
    1d14:	cbz	w20, 1820 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x248>
    1d18:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1d1c:	sub	x0, x29, #0x58
    1d20:	add	x1, x1, #0x0
    1d24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
    1d28:	subs	w20, w20, #0x1
    1d2c:	b.ne	1d18 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x740>  // b.any
    1d30:	b	1820 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x248>
    1d34:	ldr	x8, [x20, #24]
    1d38:	cmp	x8, #0x0
    1d3c:	csel	x0, xzr, x21, eq  // eq = none
    1d40:	csel	x28, x28, x21, eq  // eq = none
    1d44:	cbnz	x28, 1a1c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x444>
    1d48:	b	1a74 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x49c>
    1d4c:	ldur	x8, [x29, #-32]
    1d50:	cmp	x8, x26
    1d54:	b.eq	1f18 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x940>  // b.none
    1d58:	adrp	x22, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1d5c:	add	x22, x22, #0x0
    1d60:	mov	w25, #0xa                   	// #10
    1d64:	mov	x23, x8
    1d68:	ldr	x24, [x23, #40]
    1d6c:	ldr	x9, [x8, #40]
    1d70:	cmp	x24, x9
    1d74:	b.ne	1d90 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x7b8>  // b.any
    1d78:	cbz	x24, 1da4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x7cc>
    1d7c:	ldr	x1, [x8, #32]
    1d80:	ldr	x0, [x23, #32]
    1d84:	mov	x2, x24
    1d88:	bl	0 <bcmp>
    1d8c:	cbz	w0, 1da4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x7cc>
    1d90:	mov	w2, #0x1                   	// #1
    1d94:	mov	x0, x19
    1d98:	mov	x1, x22
    1d9c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1da0:	ldr	x24, [x23, #40]
    1da4:	ldr	x1, [x23, #32]
    1da8:	mov	x0, x19
    1dac:	mov	x2, x24
    1db0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1db4:	ldp	x9, x8, [x0, #16]
    1db8:	sub	x9, x9, x8
    1dbc:	cmp	x9, #0x1
    1dc0:	b.hi	1dd8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x800>  // b.pmore
    1dc4:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1dc8:	mov	w2, #0x2                   	// #2
    1dcc:	add	x1, x1, #0x0
    1dd0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1dd4:	b	1dec <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x814>
    1dd8:	mov	w9, #0xa3a                 	// #2618
    1ddc:	strh	w9, [x8]
    1de0:	ldr	x8, [x0, #24]
    1de4:	add	x8, x8, #0x2
    1de8:	str	x8, [x0, #24]
    1dec:	ldp	x8, x9, [x23, #64]
    1df0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1df4:	movk	x10, #0xaaab
    1df8:	sub	x9, x9, x8
    1dfc:	asr	x9, x9, #4
    1e00:	mul	x10, x9, x10
    1e04:	cbz	w10, 1ef8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x920>
    1e08:	and	x11, x10, #0xffffffff
    1e0c:	lsl	x11, x11, #1
    1e10:	add	x10, x11, w10, uxtw
    1e14:	mov	x9, xzr
    1e18:	mov	w24, wzr
    1e1c:	lsl	x10, x10, #4
    1e20:	add	x11, x8, x9
    1e24:	ldr	w11, [x11, #8]
    1e28:	add	x9, x9, #0x30
    1e2c:	cmp	w24, w11
    1e30:	ccmp	w11, #0x18, #0x2, cc  // cc = lo, ul, last
    1e34:	csel	w24, w11, w24, cc  // cc = lo, ul, last
    1e38:	cmp	x10, x9
    1e3c:	b.ne	1e20 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x848>  // b.any
    1e40:	mov	x27, xzr
    1e44:	add	w26, w24, #0x2
    1e48:	sub	x20, x10, #0x30
    1e4c:	add	x21, x8, x27
    1e50:	ldr	w8, [x21, #8]
    1e54:	mov	w1, #0x2                   	// #2
    1e58:	mov	x0, x19
    1e5c:	sub	w28, w24, w8
    1e60:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    1e64:	ldp	x1, x2, [x21]
    1e68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e6c:	tbz	w28, #31, 1ea4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8cc>
    1e70:	ldp	x9, x8, [x19, #16]
    1e74:	cmp	x9, x8
    1e78:	b.ne	1e90 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8b8>  // b.any
    1e7c:	mov	w2, #0x1                   	// #1
    1e80:	mov	x0, x19
    1e84:	mov	x1, x22
    1e88:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1e8c:	b	1ea0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x8c8>
    1e90:	strb	w25, [x8]
    1e94:	ldr	x8, [x19, #24]
    1e98:	add	x8, x8, #0x1
    1e9c:	str	x8, [x19, #24]
    1ea0:	mov	w28, w26
    1ea4:	add	w1, w28, #0x1
    1ea8:	mov	x0, x19
    1eac:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    1eb0:	ldr	x8, [x23, #64]
    1eb4:	add	x8, x8, x27
    1eb8:	ldp	x1, x2, [x8, #32]
    1ebc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ec0:	ldp	x9, x8, [x0, #16]
    1ec4:	cmp	x8, x9
    1ec8:	b.cs	1edc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x904>  // b.hs, b.nlast
    1ecc:	add	x9, x8, #0x1
    1ed0:	str	x9, [x0, #24]
    1ed4:	strb	w25, [x8]
    1ed8:	b	1ee4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x90c>
    1edc:	mov	w1, #0xa                   	// #10
    1ee0:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
    1ee4:	cmp	x20, x27
    1ee8:	b.eq	1ef8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x920>  // b.none
    1eec:	ldr	x8, [x23, #64]
    1ef0:	add	x27, x27, #0x30
    1ef4:	b	1e4c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x874>
    1ef8:	mov	x0, x23
    1efc:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    1f00:	ldr	x8, [sp, #72]
    1f04:	cmp	x0, x8
    1f08:	b.eq	1f18 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x940>  // b.none
    1f0c:	ldur	x8, [x29, #-32]
    1f10:	mov	x23, x0
    1f14:	b	1d68 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x790>
    1f18:	ldr	x8, [x19, #24]
    1f1c:	ldr	x9, [x19, #8]
    1f20:	cmp	x8, x9
    1f24:	b.eq	1f30 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x958>  // b.none
    1f28:	mov	x0, x19
    1f2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    1f30:	ldur	x1, [x29, #-40]
    1f34:	sub	x0, x29, #0x38
    1f38:	bl	2090 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    1f3c:	ldp	x20, x19, [sp, #336]
    1f40:	ldp	x22, x21, [sp, #320]
    1f44:	ldp	x24, x23, [sp, #304]
    1f48:	ldp	x26, x25, [sp, #288]
    1f4c:	ldp	x28, x27, [sp, #272]
    1f50:	ldp	x29, x30, [sp, #256]
    1f54:	add	sp, sp, #0x160
    1f58:	ret
    1f5c:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f60:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f64:	add	x0, x0, #0x0
    1f68:	add	x1, x1, #0x0
    1f6c:	mov	w2, #0x1ba                 	// #442
    1f70:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1f74:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f78:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f7c:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f80:	add	x0, x0, #0x0
    1f84:	add	x1, x1, #0x0
    1f88:	add	x3, x3, #0x0
    1f8c:	mov	w2, #0x5d                  	// #93
    1f90:	bl	0 <__assert_fail>
    1f94:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f98:	add	x0, x0, #0x0
    1f9c:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000001fa0 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>:
    1fa0:	stp	x29, x30, [sp, #-32]!
    1fa4:	stp	x20, x19, [sp, #16]
    1fa8:	mov	x29, sp
    1fac:	mov	x19, x1
    1fb0:	mov	x20, x0
    1fb4:	bl	1fdc <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1fb8:	cbz	w0, 1fc8 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_+0x28>
    1fbc:	ldp	x20, x19, [sp, #16]
    1fc0:	ldp	x29, x30, [sp], #32
    1fc4:	ret
    1fc8:	mov	x0, x20
    1fcc:	mov	x1, x19
    1fd0:	ldp	x20, x19, [sp, #16]
    1fd4:	ldp	x29, x30, [sp], #32
    1fd8:	b	0 <strcmp>

0000000000001fdc <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>:
    1fdc:	stp	x29, x30, [sp, #-48]!
    1fe0:	str	x21, [sp, #16]
    1fe4:	stp	x20, x19, [sp, #32]
    1fe8:	mov	x29, sp
    1fec:	mov	x19, x0
    1ff0:	ldrb	w0, [x0]
    1ff4:	mov	x20, x1
    1ff8:	bl	0 <tolower>
    1ffc:	ldrb	w8, [x20]
    2000:	mov	w21, w0
    2004:	mov	w0, w8
    2008:	bl	0 <tolower>
    200c:	and	w9, w21, #0xff
    2010:	tst	w21, #0xff
    2014:	cset	w8, eq  // eq = none
    2018:	cmp	w9, w0, uxtb
    201c:	b.ne	2058 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x7c>  // b.any
    2020:	add	x20, x20, #0x1
    2024:	add	x21, x19, #0x1
    2028:	tbnz	w8, #0, 207c <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xa0>
    202c:	ldrb	w0, [x21], #1
    2030:	bl	0 <tolower>
    2034:	ldrb	w8, [x20], #1
    2038:	mov	w19, w0
    203c:	mov	w0, w8
    2040:	bl	0 <tolower>
    2044:	and	w9, w19, #0xff
    2048:	tst	w19, #0xff
    204c:	cset	w8, eq  // eq = none
    2050:	cmp	w9, w0, uxtb
    2054:	b.eq	2028 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x4c>  // b.none
    2058:	and	w10, w0, #0xff
    205c:	tbz	w8, #0, 2068 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x8c>
    2060:	mov	w0, #0x1                   	// #1
    2064:	b	2080 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xa4>
    2068:	mov	w0, #0xffffffff            	// #-1
    206c:	cbz	w10, 2080 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xa4>
    2070:	cmp	w9, w10
    2074:	cneg	w0, w0, cs  // cs = hs, nlast
    2078:	b	2080 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xa4>
    207c:	mov	w0, wzr
    2080:	ldp	x20, x19, [sp, #32]
    2084:	ldr	x21, [sp, #16]
    2088:	ldp	x29, x30, [sp], #48
    208c:	ret

0000000000002090 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>:
    2090:	stp	x29, x30, [sp, #-48]!
    2094:	str	x21, [sp, #16]
    2098:	stp	x20, x19, [sp, #32]
    209c:	mov	x29, sp
    20a0:	cbz	x1, 20d0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x40>
    20a4:	mov	x20, x1
    20a8:	mov	x19, x0
    20ac:	ldr	x1, [x20, #24]
    20b0:	mov	x0, x19
    20b4:	bl	2090 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    20b8:	ldr	x21, [x20, #16]
    20bc:	mov	x0, x19
    20c0:	mov	x1, x20
    20c4:	bl	20e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>
    20c8:	mov	x20, x21
    20cc:	cbnz	x21, 20ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x1c>
    20d0:	ldp	x20, x19, [sp, #32]
    20d4:	ldr	x21, [sp, #16]
    20d8:	ldp	x29, x30, [sp], #48
    20dc:	ret

00000000000020e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>:
    20e0:	stp	x29, x30, [sp, #-48]!
    20e4:	str	x21, [sp, #16]
    20e8:	stp	x20, x19, [sp, #32]
    20ec:	mov	x29, sp
    20f0:	ldp	x20, x21, [x1, #64]
    20f4:	mov	x19, x1
    20f8:	cmp	x20, x21
    20fc:	b.eq	2120 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E+0x40>  // b.none
    2100:	ldr	x0, [x20], #16
    2104:	cmp	x0, x20
    2108:	b.eq	2110 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E+0x30>  // b.none
    210c:	bl	0 <_ZdlPv>
    2110:	add	x20, x20, #0x20
    2114:	cmp	x20, x21
    2118:	b.ne	2100 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E+0x20>  // b.any
    211c:	ldr	x20, [x19, #64]
    2120:	cbz	x20, 212c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E+0x4c>
    2124:	mov	x0, x20
    2128:	bl	0 <_ZdlPv>
    212c:	ldr	x0, [x19, #32]
    2130:	add	x8, x19, #0x30
    2134:	cmp	x0, x8
    2138:	b.eq	2140 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E+0x60>  // b.none
    213c:	bl	0 <_ZdlPv>
    2140:	mov	x0, x19
    2144:	ldp	x20, x19, [sp, #32]
    2148:	ldr	x21, [sp, #16]
    214c:	ldp	x29, x30, [sp], #48
    2150:	b	0 <_ZdlPv>

0000000000002154 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>:
    2154:	stp	x29, x30, [sp, #-48]!
    2158:	stp	x22, x21, [sp, #16]
    215c:	stp	x20, x19, [sp, #32]
    2160:	mov	x29, sp
    2164:	ldr	x8, [x0, #16]
    2168:	mov	x21, x0
    216c:	mov	x20, x1
    2170:	cbz	x8, 21a8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x54>
    2174:	add	x1, x8, #0x20
    2178:	mov	x0, x20
    217c:	mov	x19, x8
    2180:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    2184:	add	x8, x19, #0x10
    2188:	add	x9, x19, #0x18
    218c:	cmp	w0, #0x0
    2190:	csel	x8, x8, x9, lt  // lt = tstop
    2194:	ldr	x8, [x8]
    2198:	cbnz	x8, 2174 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x20>
    219c:	mov	x22, x19
    21a0:	tbz	w0, #31, 21c4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x70>
    21a4:	b	21ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x58>
    21a8:	add	x19, x21, #0x8
    21ac:	ldr	x8, [x21, #24]
    21b0:	cmp	x8, x19
    21b4:	b.eq	21e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x8c>  // b.none
    21b8:	mov	x0, x19
    21bc:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
    21c0:	mov	x22, x0
    21c4:	add	x0, x22, #0x20
    21c8:	mov	x1, x20
    21cc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
    21d0:	cmp	w0, #0x0
    21d4:	csel	x0, xzr, x22, lt  // lt = tstop
    21d8:	csel	x19, x19, xzr, lt  // lt = tstop
    21dc:	b	21e4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x90>
    21e0:	mov	x0, xzr
    21e4:	mov	x1, x19
    21e8:	ldp	x20, x19, [sp, #32]
    21ec:	ldp	x22, x21, [sp, #16]
    21f0:	ldp	x29, x30, [sp], #48
    21f4:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cbz	w1, 34 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x34>
   c:	ldp	x8, x10, [x0]
  10:	sub	w9, w1, #0x1
  14:	sub	x10, x10, x8
  18:	lsr	x10, x10, #6
  1c:	cmp	w9, w10
  20:	b.cs	34 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x34>  // b.hs, b.nlast
  24:	mov	w9, w9
  28:	add	x0, x8, x9, lsl #6
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	adrp	x0, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  38:	adrp	x1, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  3c:	adrp	x3, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x4e                  	// #78
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	cbz	x2, 34 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE+0x34>
  10:	add	x8, sp, #0x8
  14:	mov	w9, #0x1                   	// #1
  18:	add	x3, x8, #0x10
  1c:	stp	x1, x2, [sp, #8]
  20:	str	w9, [sp, #24]
  24:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret
  34:	adrp	x0, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  38:	adrp	x1, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  3c:	adrp	x3, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x27                  	// #39
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #12]
  14:	mov	x19, x0
  18:	cbz	w8, 50 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x50>
  1c:	ldr	w8, [x19, #8]
  20:	cbz	w8, 50 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x50>
  24:	mov	x20, xzr
  28:	lsl	x21, x8, #3
  2c:	ldr	x8, [x19]
  30:	ldr	x0, [x8, x20]
  34:	cmn	x0, #0x8
  38:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  3c:	b.eq	44 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x44>  // b.none
  40:	bl	0 <free>
  44:	add	x20, x20, #0x8
  48:	cmp	x21, x20
  4c:	b.ne	2c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x2c>  // b.any
  50:	ldr	x0, [x19]
  54:	ldp	x20, x19, [sp, #32]
  58:	ldr	x21, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	b	0 <free>

Disassembly of section .text._ZNK4llvm9StringRef7compareES0_:

0000000000000000 <_ZNK4llvm9StringRef7compareES0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0, #8]
  10:	mov	x19, x2
  14:	cmp	x2, x20
  18:	csel	x2, x2, x20, cc  // cc = lo, ul, last
  1c:	cbz	x2, 3c <_ZNK4llvm9StringRef7compareES0_+0x3c>
  20:	ldr	x0, [x0]
  24:	bl	0 <memcmp>
  28:	cmp	w0, #0x0
  2c:	mov	w9, #0x1                   	// #1
  30:	mov	w8, w0
  34:	cneg	w0, w9, lt  // lt = tstop
  38:	cbnz	w8, 54 <_ZNK4llvm9StringRef7compareES0_+0x54>
  3c:	cmp	x20, x19
  40:	b.ne	4c <_ZNK4llvm9StringRef7compareES0_+0x4c>  // b.any
  44:	mov	w0, wzr
  48:	b	54 <_ZNK4llvm9StringRef7compareES0_+0x54>
  4c:	mov	w8, #0xffffffff            	// #-1
  50:	cneg	w0, w8, cs  // cs = hs, nlast
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x2, x1
  18:	cmp	x8, x9
  1c:	b.eq	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x50>  // b.none
  20:	add	x9, x8, #0x10
  24:	str	x9, [x8]
  28:	ldp	x1, x9, [x2]
  2c:	mov	x0, x8
  30:	add	x2, x1, x9
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  38:	ldr	x8, [x19, #8]
  3c:	add	x8, x8, #0x20
  40:	str	x8, [x19, #8]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	mov	x1, x8
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	cbz	x8, 24 <_ZNK4llvm3opt6Option8getAliasEv+0x24>
  10:	ldr	x0, [x0, #8]
  14:	cbz	x0, 44 <_ZNK4llvm3opt6Option8getAliasEv+0x44>
  18:	ldrh	w1, [x8, #42]
  1c:	ldp	x29, x30, [sp], #16
  20:	b	440 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  24:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  28:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  2c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x6e                  	// #110
  40:	bl	0 <__assert_fail>
  44:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  4c:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x6f                  	// #111
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm9StringRef5splitES0_:

0000000000000000 <_ZNK4llvm9StringRef5splitES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x3, xzr
  14:	mov	x20, x2
  18:	mov	x21, x0
  1c:	mov	x19, x8
  20:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  24:	cmn	x0, #0x1
  28:	b.eq	58 <_ZNK4llvm9StringRef5splitES0_+0x58>  // b.none
  2c:	ldp	x9, x8, [x21]
  30:	add	x10, x0, x20
  34:	cmp	x8, x0
  38:	csel	x11, x8, x0, cc  // cc = lo, ul, last
  3c:	cmp	x8, x10
  40:	csel	x10, x8, x10, cc  // cc = lo, ul, last
  44:	stp	x9, x11, [x19]
  48:	add	x9, x9, x10
  4c:	sub	x8, x8, x10
  50:	stp	x9, x8, [x19, #16]
  54:	b	64 <_ZNK4llvm9StringRef5splitES0_+0x64>
  58:	ldr	q0, [x21]
  5c:	stp	xzr, xzr, [x19, #16]
  60:	str	q0, [x19]
  64:	ldp	x20, x19, [sp, #32]
  68:	ldr	x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x503                 	// #1283
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x169                 	// #361
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev:

0000000000000000 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x9, [x0]
  14:	mov	x20, x0
  18:	mov	x19, x8
  1c:	ldr	x9, [x9]
  20:	ldr	x21, [x9]
  24:	cbz	x21, 4c <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev+0x4c>
  28:	mov	x0, x21
  2c:	bl	0 <strlen>
  30:	add	x8, x19, #0x10
  34:	add	x2, x21, x0
  38:	mov	x0, x19
  3c:	mov	x1, x21
  40:	str	x8, [x19]
  44:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  48:	b	58 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev+0x58>
  4c:	mov	x8, x19
  50:	strb	wzr, [x8, #16]!
  54:	stp	x8, xzr, [x19]
  58:	mov	x0, x20
  5c:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  60:	mov	x2, x0
  64:	mov	x0, x19
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldr	x21, [sp, #16]
  70:	mov	x3, x1
  74:	mov	x1, x2
  78:	mov	x2, x3
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0]
  10:	cbz	x8, 40 <_ZNK4llvm3opt6Option7getNameEv+0x40>
  14:	ldr	x19, [x8, #8]
  18:	cbz	x19, 2c <_ZNK4llvm3opt6Option7getNameEv+0x2c>
  1c:	mov	x0, x19
  20:	bl	0 <strlen>
  24:	mov	x1, x0
  28:	b	30 <_ZNK4llvm3opt6Option7getNameEv+0x30>
  2c:	mov	x1, xzr
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  44:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv>
  48:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x63                  	// #99
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x21, x2, x1
  14:	asr	x22, x21, #6
  18:	lsr	x8, x22, #57
  1c:	cbnz	x8, 60 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag+0x60>
  20:	mov	x20, x1
  24:	mov	x1, x22
  28:	mov	x19, x0
  2c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  30:	add	x22, x0, x22, lsl #6
  34:	str	x0, [x19]
  38:	str	x22, [x19, #16]
  3c:	cbz	x21, 4c <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag+0x4c>
  40:	mov	x1, x20
  44:	mov	x2, x21
  48:	bl	0 <memmove>
  4c:	str	x22, [x19, #8]
  50:	ldp	x20, x19, [sp, #32]
  54:	ldp	x22, x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret
  60:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  64:	add	x0, x0, #0x0
  68:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #57
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #6
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x3
  18:	mov	x23, x2
  1c:	mov	x24, x1
  20:	mov	x20, x0
  24:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  28:	ldr	x8, [x20]
  2c:	mov	w21, w0
  30:	add	x19, x8, w0, uxtw #3
  34:	ldr	x8, [x19]
  38:	cmn	x8, #0x8
  3c:	b.eq	60 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x60>  // b.none
  40:	cbz	x8, 6c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x6c>
  44:	b	4c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x4c>
  48:	ldr	x8, [x19, #8]!
  4c:	cbz	x8, 48 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x48>
  50:	cmn	x8, #0x8
  54:	b.eq	48 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x48>  // b.none
  58:	mov	x1, xzr
  5c:	b	d0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xd0>
  60:	ldr	w8, [x20, #16]
  64:	sub	w8, w8, #0x1
  68:	str	w8, [x20, #16]
  6c:	add	x2, x20, #0x18
  70:	mov	x0, x24
  74:	mov	x1, x23
  78:	mov	x3, x22
  7c:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  80:	str	x0, [x19]
  84:	ldp	w8, w9, [x20, #12]
  88:	ldr	w10, [x20, #8]
  8c:	add	w8, w8, #0x1
  90:	add	w9, w9, w8
  94:	cmp	w9, w10
  98:	str	w8, [x20, #12]
  9c:	b.hi	e8 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xe8>  // b.pmore
  a0:	mov	x0, x20
  a4:	mov	w1, w21
  a8:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
  ac:	ldr	x8, [x20]
  b0:	add	x19, x8, w0, uxtw #3
  b4:	ldr	x8, [x19]
  b8:	cbz	x8, c4 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xc4>
  bc:	cmn	x8, #0x8
  c0:	b.ne	cc <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xcc>  // b.any
  c4:	add	x19, x19, #0x8
  c8:	b	b4 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xb4>
  cc:	mov	w1, #0x1                   	// #1
  d0:	mov	x0, x19
  d4:	ldp	x20, x19, [sp, #48]
  d8:	ldp	x22, x21, [sp, #32]
  dc:	ldp	x24, x23, [sp, #16]
  e0:	ldp	x29, x30, [sp], #64
  e4:	ret
  e8:	adrp	x0, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  ec:	adrp	x1, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  f0:	adrp	x3, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x1bb                 	// #443
 104:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	add	x22, x1, #0x9
  14:	mov	x20, x0
  18:	mov	x0, x22
  1c:	mov	x19, x1
  20:	bl	0 <malloc>
  24:	mov	x21, x0
  28:	cbnz	x0, 40 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x40>
  2c:	cbz	x22, 50 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x50>
  30:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  34:	add	x0, x0, #0x0
  38:	mov	w1, #0x1                   	// #1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	mov	x22, x21
  44:	str	x19, [x22], #8
  48:	cbnz	x19, 78 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x78>
  4c:	b	88 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x88>
  50:	mov	w0, #0x1                   	// #1
  54:	bl	0 <malloc>
  58:	mov	x21, x0
  5c:	cbnz	x0, 70 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x70>
  60:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  64:	add	x0, x0, #0x0
  68:	mov	w1, #0x1                   	// #1
  6c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  70:	mov	x22, x21
  74:	str	x19, [x22], #8
  78:	mov	x0, x22
  7c:	mov	x1, x20
  80:	mov	x2, x19
  84:	bl	0 <memcpy>
  88:	strb	wzr, [x22, x19]
  8c:	mov	x0, x21
  90:	ldp	x20, x19, [sp, #32]
  94:	ldp	x22, x21, [sp, #16]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>:
   0:	sub	x8, x1, x0
   4:	cmp	x8, #0x4
   8:	b.lt	60 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x60>  // b.tstop
   c:	ldrb	w9, [x2]
  10:	lsr	x10, x8, #2
  14:	add	x8, x0, #0x3
  18:	add	x10, x10, #0x1
  1c:	ldurb	w11, [x8, #-3]
  20:	cmp	w11, w9
  24:	b.eq	d0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xd0>  // b.none
  28:	ldurb	w11, [x8, #-2]
  2c:	cmp	w11, w9
  30:	b.eq	d8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xd8>  // b.none
  34:	ldurb	w11, [x8, #-1]
  38:	cmp	w11, w9
  3c:	b.eq	e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe0>  // b.none
  40:	ldrb	w11, [x8]
  44:	cmp	w11, w9
  48:	b.eq	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>  // b.none
  4c:	sub	x10, x10, #0x1
  50:	cmp	x10, #0x1
  54:	add	x8, x8, #0x4
  58:	b.gt	1c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1c>
  5c:	sub	x0, x8, #0x3
  60:	sub	x8, x1, x0
  64:	cmp	x8, #0x3
  68:	b.eq	90 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x90>  // b.none
  6c:	cmp	x8, #0x2
  70:	b.eq	88 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x88>  // b.none
  74:	cmp	x8, #0x1
  78:	mov	x8, x1
  7c:	b.ne	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>  // b.any
  80:	ldrb	w9, [x2]
  84:	b	c0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xc0>
  88:	ldrb	w9, [x2]
  8c:	b	a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xa8>
  90:	ldrb	w8, [x0]
  94:	ldrb	w9, [x2]
  98:	cmp	w8, w9
  9c:	mov	x8, x0
  a0:	b.eq	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>  // b.none
  a4:	add	x0, x0, #0x1
  a8:	ldrb	w8, [x0]
  ac:	cmp	w8, w9
  b0:	b.ne	bc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xbc>  // b.any
  b4:	mov	x8, x0
  b8:	b	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>
  bc:	add	x0, x0, #0x1
  c0:	ldrb	w8, [x0]
  c4:	cmp	w8, w9
  c8:	csel	x8, x0, x1, eq  // eq = none
  cc:	b	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>
  d0:	sub	x8, x8, #0x3
  d4:	b	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>
  d8:	sub	x8, x8, #0x2
  dc:	b	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe4>
  e0:	sub	x8, x8, #0x1
  e4:	mov	x0, x8
  e8:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x2, x1
   8:	cmp	x8, x9
   c:	b.eq	38 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x38>  // b.none
  10:	add	x10, x8, #0x10
  14:	str	x10, [x8]
  18:	mov	x9, x2
  1c:	ldr	x11, [x9], #16
  20:	cmp	x11, x9
  24:	b.eq	40 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x40>  // b.none
  28:	str	x11, [x8]
  2c:	ldr	x10, [x2, #16]
  30:	str	x10, [x8, #16]
  34:	b	48 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x48>
  38:	mov	x1, x8
  3c:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	ldr	q0, [x11]
  44:	str	q0, [x10]
  48:	ldr	x10, [x2, #8]
  4c:	str	x10, [x8, #8]
  50:	stp	x9, xzr, [x2]
  54:	strb	wzr, [x2, #16]
  58:	ldr	x8, [x0, #8]
  5c:	add	x8, x8, #0x20
  60:	str	x8, [x0, #8]
  64:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	mov	x24, x2
  20:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  24:	mov	x23, x1
  28:	add	x2, x2, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x19, x0
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  38:	ldp	x21, x25, [x19]
  3c:	mov	x20, x0
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	sub	x27, x23, x21
  4c:	asr	x26, x27, #5
  50:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  54:	add	x10, x0, x27
  58:	add	x9, x10, #0x10
  5c:	str	x9, [x10]
  60:	mov	x8, x24
  64:	ldr	x11, [x8], #16
  68:	mov	x22, x0
  6c:	cmp	x11, x8
  70:	b.eq	88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>  // b.none
  74:	str	x11, [x10]
  78:	ldr	x9, [x24, #16]
  7c:	add	x10, x22, x26, lsl #5
  80:	str	x9, [x10, #16]
  84:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  88:	ldr	q0, [x11]
  8c:	str	q0, [x9]
  90:	ldr	x9, [x24, #8]
  94:	add	x10, x22, x26, lsl #5
  98:	cmp	x21, x23
  9c:	str	x9, [x10, #8]
  a0:	stp	x8, xzr, [x24]
  a4:	mov	x8, x22
  a8:	strb	wzr, [x24, #16]
  ac:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  b0:	add	x8, x22, #0x10
  b4:	add	x9, x21, #0x10
  b8:	stur	x8, [x8, #-16]
  bc:	ldur	x10, [x9, #-16]
  c0:	cmp	x10, x9
  c4:	b.eq	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd8>  // b.none
  c8:	stur	x10, [x8, #-16]
  cc:	ldr	x10, [x9]
  d0:	str	x10, [x8]
  d4:	b	e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
  d8:	ldr	q0, [x10]
  dc:	str	q0, [x8]
  e0:	ldur	x10, [x9, #-8]
  e4:	add	x11, x9, #0x10
  e8:	cmp	x11, x23
  ec:	stur	x10, [x8, #-8]
  f0:	stp	x9, xzr, [x9, #-16]
  f4:	strb	wzr, [x9], #32
  f8:	add	x8, x8, #0x20
  fc:	b.ne	b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb8>  // b.any
 100:	sub	x8, x8, #0x10
 104:	cmp	x25, x23
 108:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 10c:	mov	x9, xzr
 110:	add	x11, x8, x9
 114:	add	x10, x11, #0x30
 118:	add	x12, x23, x9
 11c:	str	x10, [x11, #32]
 120:	mov	x10, x12
 124:	ldr	x13, [x10], #16
 128:	cmp	x13, x10
 12c:	b.eq	140 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x140>  // b.none
 130:	str	x13, [x11, #32]
 134:	ldr	x12, [x12, #16]
 138:	str	x12, [x11, #48]
 13c:	b	148 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x148>
 140:	ldr	q0, [x13]
 144:	str	q0, [x11, #48]
 148:	ldur	x11, [x10, #-8]
 14c:	add	x13, x10, #0x10
 150:	add	x12, x8, x9
 154:	cmp	x13, x25
 158:	add	x9, x9, #0x20
 15c:	str	x11, [x12, #40]
 160:	stp	x10, xzr, [x10, #-16]
 164:	strb	wzr, [x10]
 168:	b.ne	110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x110>  // b.any
 16c:	add	x8, x8, x9
 170:	add	x23, x8, #0x20
 174:	cbz	x21, 180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>
 178:	mov	x0, x21
 17c:	bl	0 <_ZdlPv>
 180:	add	x8, x22, x20, lsl #5
 184:	stp	x22, x23, [x19]
 188:	str	x8, [x19, #16]
 18c:	ldp	x20, x19, [sp, #80]
 190:	ldp	x22, x21, [sp, #64]
 194:	ldp	x24, x23, [sp, #48]
 198:	ldp	x26, x25, [sp, #32]
 19c:	ldr	x27, [sp, #16]
 1a0:	ldp	x29, x30, [sp], #96
 1a4:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x23, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x21, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	subs	x26, x23, x21
  48:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  4c:	mov	x22, x0
  50:	add	x0, x0, x26
  54:	add	x8, x0, #0x10
  58:	str	x8, [x0]
  5c:	ldp	x1, x8, [x24]
  60:	add	x2, x1, x8
  64:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  68:	cmp	x23, x21
  6c:	mov	x8, x22
  70:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc8>  // b.none
  74:	add	x8, x22, #0x10
  78:	add	x9, x21, #0x10
  7c:	stur	x8, [x8, #-16]
  80:	ldur	x10, [x9, #-16]
  84:	cmp	x10, x9
  88:	b.eq	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  8c:	stur	x10, [x8, #-16]
  90:	ldr	x10, [x9]
  94:	str	x10, [x8]
  98:	b	a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa4>
  9c:	ldr	q0, [x10]
  a0:	str	q0, [x8]
  a4:	ldur	x10, [x9, #-8]
  a8:	add	x11, x9, #0x10
  ac:	cmp	x11, x23
  b0:	stur	x10, [x8, #-8]
  b4:	stp	x9, xzr, [x9, #-16]
  b8:	strb	wzr, [x9], #32
  bc:	add	x8, x8, #0x20
  c0:	b.ne	7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>  // b.any
  c4:	sub	x8, x8, #0x10
  c8:	cmp	x25, x23
  cc:	b.eq	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d0:	mov	x9, xzr
  d4:	add	x11, x8, x9
  d8:	add	x10, x11, #0x30
  dc:	add	x12, x23, x9
  e0:	str	x10, [x11, #32]
  e4:	mov	x10, x12
  e8:	ldr	x13, [x10], #16
  ec:	cmp	x13, x10
  f0:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  f4:	str	x13, [x11, #32]
  f8:	ldr	x12, [x12, #16]
  fc:	str	x12, [x11, #48]
 100:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 104:	ldr	q0, [x13]
 108:	str	q0, [x11, #48]
 10c:	ldur	x11, [x10, #-8]
 110:	add	x13, x10, #0x10
 114:	add	x12, x8, x9
 118:	cmp	x13, x25
 11c:	add	x9, x9, #0x20
 120:	str	x11, [x12, #40]
 124:	stp	x10, xzr, [x10, #-16]
 128:	strb	wzr, [x10]
 12c:	b.ne	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
 130:	add	x8, x8, x9
 134:	add	x23, x8, #0x20
 138:	cbz	x21, 144 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>
 13c:	mov	x0, x21
 140:	bl	0 <_ZdlPv>
 144:	add	x8, x22, x20, lsl #5
 148:	stp	x22, x23, [x19]
 14c:	str	x8, [x19, #16]
 150:	ldp	x20, x19, [sp, #64]
 154:	ldp	x22, x21, [sp, #48]
 158:	ldp	x24, x23, [sp, #32]
 15c:	ldp	x26, x25, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_:

0000000000000000 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x1, x0
  18:	mov	x19, x0
  1c:	cmp	x8, #0x1
  20:	b.lt	64 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x64>  // b.tstop
  24:	ldr	x20, [x2]
  28:	lsr	x21, x8, #6
  2c:	mov	x22, #0xffffffffffffffff    	// #-1
  30:	lsr	x23, x21, #1
  34:	add	x24, x19, x23, lsl #6
  38:	ldr	x0, [x24, #8]
  3c:	mov	x1, x20
  40:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  44:	eor	x9, x22, x21, lsr #1
  48:	cmp	w0, #0x0
  4c:	add	x9, x21, x9
  50:	add	x8, x24, #0x40
  54:	csel	x21, x9, x23, lt  // lt = tstop
  58:	csel	x19, x8, x19, lt  // lt = tstop
  5c:	cmp	x21, #0x0
  60:	b.gt	30 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x30>
  64:	mov	x0, x19
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldp	x24, x23, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	ret
