timestamp 1644969368
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use contact_12 contact_12_0 1 0 48 0 1 336
use contact_11 contact_11_0 1 0 3822 0 1 51
use contact_10 contact_10_0 1 0 3822 0 1 705
use nmos_m34_w0_495_sli_dli_da_p nmos_m34_w0_495_sli_dli_da_p_0 1 0 54 0 1 51
use pmos_m34_w1_480_sli_dli_da_p pmos_m34_w1_480_sli_dli_da_p_0 1 0 54 0 1 491
node "Z" 151 267.88 1894 167 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14348 912 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 363 270.43 48 336 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11226 650 0 0 4356 264 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 16842 10241.1 -36 402 nw 0 0 0 0 1973972 8994 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 268940 15888 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 3822 51 pw 0 0 4100 264 0 0 0 0 0 0 4100 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 167960 9948 0 0 0 0 0 0 0 0 0 0 0 0
cap "Z" "vdd" 9.85252
cap "A" "vdd" 5.5
subcap "vdd" -8170.47
cap "pmos_m34_w1_480_sli_dli_da_p_0/D" "nmos_m34_w0_495_sli_dli_da_p_0/D" 117.312
cap "nmos_m34_w0_495_sli_dli_da_p_0/S_uq9" "A" 1.35609
cap "pmos_m34_w1_480_sli_dli_da_p_0/w_n59_64#" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq9" -35.8289
cap "nmos_m34_w0_495_sli_dli_da_p_0/S_uq9" "nmos_m34_w0_495_sli_dli_da_p_0/D" 313.72
cap "pmos_m34_w1_480_sli_dli_da_p_0/D" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq9" 153.061
cap "vdd" "Z" 169.498
cap "vdd" "Z" -3.49095
cap "nmos_m34_w0_495_sli_dli_da_p_0/G" "pmos_m34_w1_480_sli_dli_da_p_0/G" 140.611
cap "vdd" "vdd" -38.1729
cap "gnd" "Z" 342.76
cap "nmos_m34_w0_495_sli_dli_da_p_0/G" "Z" -1.5905
cap "pmos_m34_w1_480_sli_dli_da_p_0/G" "Z" 26.497
subcap "gnd" -2128.03
cap "pmos_m34_w1_480_sli_dli_da_p_0/D" "nmos_m34_w0_495_sli_dli_da_p_0/D" 87.3472
cap "pmos_m34_w1_480_sli_dli_da_p_0/G" "nmos_m34_w0_495_sli_dli_da_p_0/G" 94.8122
cap "nmos_m34_w0_495_sli_dli_da_p_0/S" "nmos_m34_w0_495_sli_dli_da_p_0/D" 254.388
cap "pmos_m34_w1_480_sli_dli_da_p_0/D" "pmos_m34_w1_480_sli_dli_da_p_0/S" 114.78
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq0" "nmos_m34_w0_495_sli_dli_da_p_0/S" -326.408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1224 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m34_w0_495_sli_dli_da_p_0/S" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq1"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq1" "contact_10_0/gnd"
merge "contact_10_0/gnd" "contact_11_0/gnd"
merge "contact_11_0/gnd" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq2"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq2" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq3"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq3" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq4"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq4" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq5"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq5" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq6"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq6" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq7"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq7" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq8"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq8" "pmos_m34_w1_480_sli_dli_da_p_0/gnd"
merge "pmos_m34_w1_480_sli_dli_da_p_0/gnd" "nmos_m34_w0_495_sli_dli_da_p_0/gnd"
merge "nmos_m34_w0_495_sli_dli_da_p_0/gnd" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq9"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq9" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq10"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq10" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq11"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq11" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq12"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq12" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq13"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq13" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq14"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq14" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq15"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq15" "nmos_m34_w0_495_sli_dli_da_p_0/S_uq16"
merge "nmos_m34_w0_495_sli_dli_da_p_0/S_uq16" "contact_12_0/gnd"
merge "contact_12_0/gnd" "gnd"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq0" "pmos_m34_w1_480_sli_dli_da_p_0/S" -8585.86 0 0 0 0 -2235968 -11272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38412 -3600 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_m34_w1_480_sli_dli_da_p_0/S" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq1"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq1" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq2"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq2" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq3"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq3" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq4"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq4" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq5"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq5" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq6"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq6" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq7"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq7" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq8"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq8" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq9"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq9" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq10"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq10" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq11"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq11" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq12"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq12" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq13"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq13" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq14"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq14" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq15"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq15" "pmos_m34_w1_480_sli_dli_da_p_0/S_uq16"
merge "pmos_m34_w1_480_sli_dli_da_p_0/S_uq16" "pmos_m34_w1_480_sli_dli_da_p_0/w_n59_64#"
merge "pmos_m34_w1_480_sli_dli_da_p_0/w_n59_64#" "vdd"
merge "pmos_m34_w1_480_sli_dli_da_p_0/D" "nmos_m34_w0_495_sli_dli_da_p_0/D" -102.427 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m34_w0_495_sli_dli_da_p_0/D" "Z"
merge "pmos_m34_w1_480_sli_dli_da_p_0/G" "nmos_m34_w0_495_sli_dli_da_p_0/G" -33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nmos_m34_w0_495_sli_dli_da_p_0/G" "A"
