# Compile of PartD.vhd failed with 1 errors.
# Compile of PartD.vhd was successful.
vsim -gui work.partd
# vsim -gui work.partd 
# Start time: 21:25:42 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.partd(partddesign)
add wave -position insertpoint sim:/partd/*
force -freeze sim:/partd/A 000F 0
force -freeze sim:/partd/Cin  0 0
force -freeze sim:/partd/sel 0 0
run
force -freeze sim:/partd/A 0F0F 0
force -freeze sim:/partd/Cin 0 0
force -freeze sim:/partd/sel 1 0
run
force -freeze sim:/partd/A 0F0F 0
force -freeze sim:/partd/Cin 0 0
force -freeze sim:/partd/sel 2 0
run
force -freeze sim:/partd/A F000 0
force -freeze sim:/partd/Cin 0 0
force -freeze sim:/partd/sel 3 0
run
force -freeze sim:/partd/A 0F00 0
force -freeze sim:/partd/Cin 1 0
force -freeze sim:/partd/sel 2 0
run
# Compile of tb_PartC.vhd failed with 12 errors.
# Compile of tb_PartC.vhd failed with 11 errors.
# Compile of tb_PartC.vhd failed with 11 errors.
# Compile of tb_PartC.vhd failed with 8 errors.
# Compile of tb_PartC.vhd failed with 4 errors.
# Compile of tb_PartC.vhd failed with 4 errors.
# Compile of tb_PartC.vhd failed with 4 errors.
# Compile of tb_PartC.vhd failed with 3 errors.
# Compile of tb_PartC.vhd failed with 2 errors.
# Compile of tb_PartC.vhd failed with 7 errors.
# Compile of tb_PartC.vhd failed with 7 errors.
# Compile of tb_PartC.vhd failed with 7 errors.
# Compile of tb_PartC.vhd failed with 6 errors.
# Compile of tb_PartC.vhd failed with 7 errors.
# Compile of tb_PartC.vhd failed with 7 errors.
# Compile of tb_PartC.vhd failed with 2 errors.
# Compile of tb_PartC.vhd failed with 2 errors.
vcom -2008
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:18 on Feb 18,2023
# vcom -reportprogress 300 -2008 
#     The vcom command compiles VHDL source code into a specified working library
#     (or to the work library by default).
#     
#     You can invoke vcom either from within Questa SIM or from the command
#     prompt of your operating system. You can invoke this command during
#     simulation.
#     
#     Compiled libraries are dependent on the major version of Questa SIM. When
#     moving between major versions, you must refresh compiled libraries using
#     the -refresh argument to vcom. This is not required for minor versions
#     (letter releases).
#     
#     All arguments to the vcom command are case-sensitive. For example, -WORK
#     and -work are not equivalent.
#     
#     Try the following to get help on specific options or categories: 
# 
#     vcom -help all            : List all categories and options
#     vcom -help category       : List all categories
#     vcom -help <option>       : Help on an option
#     vcom -help <command-line> : Help on all options in a command-line
#     vcom -help <category>     : List all options in a category
# 
#     Category:       The list of categories in vcom tool.
# 
#     General         List most common general options
#     Analog          List options supporting analog mixed-signal (AMS)
#     Coverage        List options for Coverage
#     Debug           List options for debug, and assertion
#     GLS             List options for Gate Level Simulation
#     Language        List all options supported by hardware language Verilog/VHDL
#     Library         List options for design, work library
#     Messages        List all warn, error, note, fatal messages options
#     Optimize        List options for optimization
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:22:45 on Feb 18,2023
# vcom -reportprogress 300 -2008 
#     The vcom command compiles VHDL source code into a specified working library
#     (or to the work library by default).
#     
#     You can invoke vcom either from within Questa SIM or from the command
#     prompt of your operating system. You can invoke this command during
#     simulation.
#     
#     Compiled libraries are dependent on the major version of Questa SIM. When
#     moving between major versions, you must refresh compiled libraries using
#     the -refresh argument to vcom. This is not required for minor versions
#     (letter releases).
#     
#     All arguments to the vcom command are case-sensitive. For example, -WORK
#     and -work are not equivalent.
#     
#     Try the following to get help on specific options or categories: 
# 
#     vcom -help all            : List all categories and options
#     vcom -help category       : List all categories
#     vcom -help <option>       : Help on an option
#     vcom -help <command-line> : Help on all options in a command-line
#     vcom -help <category>     : List all options in a category
# 
#     Category:       The list of categories in vcom tool.
# 
#     General         List most common general options
#     Analog          List options supporting analog mixed-signal (AMS)
#     Coverage        List options for Coverage
#     Debug           List options for debug, and assertion
#     GLS             List options for Gate Level Simulation
#     Language        List all options supported by hardware language Verilog/VHDL
#     Library         List options for design, work library
#     Messages        List all warn, error, note, fatal messages options
#     Optimize        List options for optimization
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:01 on Feb 18,2023
# vcom -reportprogress 300 -2008 
#     The vcom command compiles VHDL source code into a specified working library
#     (or to the work library by default).
#     
#     You can invoke vcom either from within Questa SIM or from the command
#     prompt of your operating system. You can invoke this command during
#     simulation.
#     
#     Compiled libraries are dependent on the major version of Questa SIM. When
#     moving between major versions, you must refresh compiled libraries using
#     the -refresh argument to vcom. This is not required for minor versions
#     (letter releases).
#     
#     All arguments to the vcom command are case-sensitive. For example, -WORK
#     and -work are not equivalent.
#     
#     Try the following to get help on specific options or categories: 
# 
#     vcom -help all            : List all categories and options
#     vcom -help category       : List all categories
#     vcom -help <option>       : Help on an option
#     vcom -help <command-line> : Help on all options in a command-line
#     vcom -help <category>     : List all options in a category
# 
#     Category:       The list of categories in vcom tool.
# 
#     General         List most common general options
#     Analog          List options supporting analog mixed-signal (AMS)
#     Coverage        List options for Coverage
#     Debug           List options for debug, and assertion
#     GLS             List options for Gate Level Simulation
#     Language        List all options supported by hardware language Verilog/VHDL
#     Library         List options for design, work library
#     Messages        List all warn, error, note, fatal messages options
#     Optimize        List options for optimization
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Compile of tb_PartC.vhd failed with 6 errors.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:23:43 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:23:43 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_PartC.vhd failed with 6 errors.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:24:01 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:24:01 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:24:35 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:24:35 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_PartC.vhd failed with 6 errors.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:25:34 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:25:34 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_PartC.vhd failed with 6 errors.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:31 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:26:32 on Feb 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Load canceled
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:27:03 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:27:03 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run tb_PartC.vhd
# Invalid time value: tb_PartC.vhd
vsim -gui work.tb_partc
# End time: 22:28:01 on Feb 18,2023, Elapsed time: 1:02:19
# Errors: 0, Warnings: 25
# vsim -gui work.tb_partc 
# Start time: 22:28:01 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partc(testingpartc)
# Loading work.partc(partcdesign)
add wave -position insertpoint sim:/tb_partc/*
run
run -all
# ** Error: Failed Case: A00A0output: '0'
#    Time: 10 ns  Iteration: 0  Instance: /tb_partc
# ** Note: Done
#    Time: 20 ns  Iteration: 0  Instance: /tb_partc
run -all
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:54 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(42): Signal "test_F" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tb_PartC.vhd(62): VHDL Compiler exiting
# End time: 22:38:55 on Feb 18,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:36 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(42): Signal "test_F" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tb_PartC.vhd(62): VHDL Compiler exiting
# End time: 22:40:36 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:00 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Signal "test_F" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(51): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(62): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(72): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(82): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(92): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(102): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:42:00 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 29, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:14 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(51): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(62): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(72): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(82): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(92): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(102): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:42:14 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:27 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(51): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(62): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(72): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(82): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(92): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(102): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:42:27 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:48 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(51): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(62): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(72): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(82): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(92): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(102): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:42:48 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:54 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(51): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(62): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(72): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(82): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(92): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(102): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:42:54 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 28, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Compile of tb_PartC.vhd failed with 77 errors.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:36 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(51): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(51): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(62): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(62): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(72): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(72): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(82): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(82): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(92): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(92): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: tb_PartC.vhd(102): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(102): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:43:37 on Feb 18,2023, Elapsed time: 0:00:01
# Errors: 28, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:44:54 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(53): VHDL Compiler exiting
# End time: 22:44:54 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:39 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): near "severity": (vcom-1576) expecting ')'.
# ** Note: tb_PartC.vhd(53): VHDL Compiler exiting
# End time: 22:45:40 on Feb 18,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:07 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(53): VHDL Compiler exiting
# End time: 22:46:07 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:18 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): near "severity": syntax error
# ** Note: tb_PartC.vhd(53): VHDL Compiler exiting
# End time: 22:46:18 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:32 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(41): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(41): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(53): VHDL Compiler exiting
# End time: 22:46:32 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:32 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: tb_PartC.vhd(3): (vcom-1136) Unknown identifier "std_logic_1164".
# ** Note: tb_PartC.vhd(6): VHDL Compiler exiting
# End time: 22:47:32 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:47 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(42): (vcom-1600) No feasible entries for subprogram "to_hstring".
#    Visible subprograms are:
#       (implicit) STANDARD.to_hstring[BIT_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/standard.vhd(79)
#       (explicit) std_logic_1164.TO_HSTRING[STD_ULOGIC_VECTOR return std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(268)
# ** Error: tb_PartC.vhd(42): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(42): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: tb_PartC.vhd(42): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Note: tb_PartC.vhd(54): VHDL Compiler exiting
# End time: 22:47:47 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:20 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:48:20 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:59 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:48:59 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partc
# End time: 22:49:15 on Feb 18,2023, Elapsed time: 0:21:14
# Errors: 1, Warnings: 2
# vsim -gui work.tb_partc 
# Start time: 22:49:15 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partc(testingpartc)
# Loading work.partc(partcdesign)
add wave -position insertpoint sim:/tb_partc/*
run -all
# ** Error: Failed Case: 000C 2 '1' output: 0019
#    Time: 60 ns  Iteration: 0  Instance: /tb_partc
# ** Note: Done
#    Time: 80 ns  Iteration: 0  Instance: /tb_partc
run
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:36 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:55:36 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partc
# End time: 22:55:50 on Feb 18,2023, Elapsed time: 0:06:35
# Errors: 1, Warnings: 1
# vsim -gui work.tb_partc 
# Start time: 22:55:50 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partc(testingpartc)
# Loading work.partc(partcdesign)
run -all
# ** Error: Failed Case: 000C 2 '1' output: 0019
#    Time: 60 ns  Iteration: 0  Instance: /tb_partc
# ** Note: Done
#    Time: 80 ns  Iteration: 0  Instance: /tb_partc
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:56:48 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(66): near "'": syntax error
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:56:48 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:57:05 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error (suppressible): tb_PartC.vhd(66): (vcom-1272) Length of expected is 2; length of actual is 4.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:57:05 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:57:15 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:57:15 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partc
# End time: 22:57:36 on Feb 18,2023, Elapsed time: 0:01:46
# Errors: 1, Warnings: 1
# vsim -gui work.tb_partc 
# Start time: 22:57:36 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partc(testingpartc)
# Loading work.partc(partcdesign)
run -all
# ** Error: Failed Case: 000C 2 '1' output: 0019
#    Time: 60 ns  Iteration: 0  Instance: /tb_partc
# ** Note: Done
#    Time: 80 ns  Iteration: 0  Instance: /tb_partc
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:33 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(66): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:58:33 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
run -all
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:56 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error (suppressible): tb_PartC.vhd(66): (vcom-1272) Length of expected is 2; length of actual is 16.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:58:56 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:07 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:59:07 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:21 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error: tb_PartC.vhd(66): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:59:21 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:39 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# ** Error (suppressible): tb_PartC.vhd(66): (vcom-1272) Length of expected is 2; length of actual is 1.
# ** Note: tb_PartC.vhd(115): VHDL Compiler exiting
# End time: 22:59:39 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:48 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 22:59:48 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partc
# End time: 22:59:58 on Feb 18,2023, Elapsed time: 0:02:22
# Errors: 1, Warnings: 1
# vsim -gui work.tb_partc 
# Start time: 22:59:58 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partc(testingpartc)
# Loading work.partc(partcdesign)
run -all
# ** Error: Failed Case: 000C 2 '1' output: 0019
#    Time: 60 ns  Iteration: 0  Instance: /tb_partc
# ** Note: Done
#    Time: 80 ns  Iteration: 0  Instance: /tb_partc
vcom -2008 tb_PartC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:19 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartC
# -- Compiling architecture testingPartC of tb_PartC
# End time: 23:01:19 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partc
# End time: 23:01:30 on Feb 18,2023, Elapsed time: 0:01:32
# Errors: 1, Warnings: 1
# vsim -gui work.tb_partc 
# Start time: 23:01:30 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partc(testingpartc)
# Loading work.partc(partcdesign)
run -all
# ** Note: Done
#    Time: 80 ns  Iteration: 0  Instance: /tb_partc
vcom -2008 tb_PartD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:46 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartD
# -- Compiling architecture testingPartD of tb_PartD
# End time: 23:04:46 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partd
# End time: 23:04:57 on Feb 18,2023, Elapsed time: 0:03:27
# Errors: 0, Warnings: 2
# vsim -gui work.tb_partd 
# Start time: 23:04:57 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partd(testingpartd)
# Loading work.partd(partddesign)
run -all
# ** Note: Done
#    Time: 60 ns  Iteration: 0  Instance: /tb_partd
# Compile of tb_PartC.vhd failed with 70 errors.
# Compile of tb_PartD.vhd failed with 50 errors.
# Compile of PartB.vhd was successful.
# Compile of PartC.vhd was successful.
# Compile of PartD.vhd was successful.
# Compile of tb_PartC.vhd was successful.
# Compile of tb_PartD.vhd was successful.
# 5 compiles, 0 failed with no errors.
vcom -2008 tb_PartB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:24 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartB
# -- Compiling architecture testingPartB of tb_PartB
# ** Error (suppressible): tb_PartB.vhd(31): (vcom-1141) Identifier "PartB" does not identify a component declaration.
# ** Note: tb_PartB.vhd(88): VHDL Compiler exiting
# End time: 23:15:24 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -2008 tb_PartB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:38 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartB
# -- Compiling architecture testingPartB of tb_PartB
# End time: 23:15:38 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.tb_partb
# End time: 23:15:50 on Feb 18,2023, Elapsed time: 0:10:53
# Errors: 0, Warnings: 7
# vsim -gui work.tb_partb 
# Start time: 23:15:50 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_partb(testingpartb)
# Loading work.partb(partbdesign)
vcom -2008 tb_PartB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:57 on Feb 18,2023
# vcom -reportprogress 300 -2008 tb_PartB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PartB
# -- Compiling architecture testingPartB of tb_PartB
# End time: 23:15:57 on Feb 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# ** Note: Done
#    Time: 50 ns  Iteration: 0  Instance: /tb_partb
# Compile of tb_PartB.vhd failed with 52 errors.
# Compile of tb_PartB.vhd was successful.
# Compile of tb_PartB.vhd was successful.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 3 errors.
# Compile of ALU.vhd was successful.
force -freeze sim:/alu/A F000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/A' not found.
# 
force -freeze sim:/alu/B 00B0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/B' not found.
# 
force -freeze sim:/alu/sel 10 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/sel' not found.
# 
run
force -freeze sim:/alu/A F000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/A' not found.
# 
force -freeze sim:/alu/B 000B 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/B' not found.
# 
force -freeze sim:/alu/sel 11 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/sel' not found.
# 
run
force -freeze sim:/alu/A F000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/A' not found.
# 
force -freeze sim:/alu/B B000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/B' not found.
# 
force -freeze sim:/alu/sel 12 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/sel' not found.
# 
run
force -freeze sim:/alu/A F000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/A' not found.
# 
force -freeze sim:/alu/B 0000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/B' not found.
# 
force -freeze sim:/alu/sel 13 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/alu/sel' not found.
# 
run
vsim -gui work.alu
# End time: 23:41:19 on Feb 18,2023, Elapsed time: 0:25:29
# Errors: 0, Warnings: 10
# vsim -gui work.alu 
# Start time: 23:41:19 on Feb 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(runningalu)
# Loading work.partb(partbdesign)
# Loading work.partc(partcdesign)
# Loading work.partd(partddesign)
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 00B0 0
force -freeze sim:/alu/sel 10 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 000B 0
force -freeze sim:/alu/sel 11 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B B000 0
force -freeze sim:/alu/sel 12 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 0000 0
force -freeze sim:/alu/sel 13 0
run
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 00B0 0
force -freeze sim:/alu/sel 10 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 000B 0
force -freeze sim:/alu/sel 11 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B B000 0
force -freeze sim:/alu/sel 12 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 0000 0
force -freeze sim:/alu/sel 13 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 00B0 0
force -freeze sim:/alu/sel 4 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 000B 0
force -freeze sim:/alu/sel 5 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B B000 0
force -freeze sim:/alu/sel 6 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/B 0000 0
force -freeze sim:/alu/sel 7 0
run

force -freeze sim:/partd/A 000F 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/A' not found.
# 
force -freeze sim:/partd/Cin  0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/Cin' not found.
# 
force -freeze sim:/partd/sel C 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/sel' not found.
# 
run
force -freeze sim:/partd/A 0F0F 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/A' not found.
# 
force -freeze sim:/partd/Cin 0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/Cin' not found.
# 
force -freeze sim:/partd/sel D 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/sel' not found.
# 
run
force -freeze sim:/partd/A 0F0F 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/A' not found.
# 
force -freeze sim:/partd/Cin 0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/Cin' not found.
# 
force -freeze sim:/partd/sel E 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/sel' not found.
# 
run
force -freeze sim:/partd/A F000 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/A' not found.
# 
force -freeze sim:/partd/Cin 0 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/Cin' not found.
# 
force -freeze sim:/partd/sel F 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/sel' not found.
# 
run
force -freeze sim:/partd/A 0F00 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/A' not found.
# 
force -freeze sim:/partd/Cin 1 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/Cin' not found.
# 
force -freeze sim:/partd/sel E 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'sim:/partd/sel' not found.
# 
run
force -freeze sim:/alu/A 000F 0
force -freeze sim:/alu/Cin  0 0
force -freeze sim:/alu/sel C 0
run
force -freeze sim:/alu/A 0F0F 0
force -freeze sim:/alu/Cin 0 0
force -freeze sim:/alu/sel D 0
run
force -freeze sim:/alu/A 0F0F 0
force -freeze sim:/alu/Cin 0 0
force -freeze sim:/alu/sel E 0
run
force -freeze sim:/alu/A F000 0
force -freeze sim:/alu/Cin 0 0
force -freeze sim:/alu/sel F 0
run
force -freeze sim:/alu/A 0F00 0
force -freeze sim:/alu/Cin 1 0
force -freeze sim:/alu/sel E 0
run
