{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732490506186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732490506188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 00:21:46 2024 " "Processing started: Mon Nov 25 00:21:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732490506188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732490506188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off global_lighting_system -c global_lighting_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off global_lighting_system -c global_lighting_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732490506188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732490506572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mesure_luminosite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mesure_luminosite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mesure_luminosite-Behavioral " "Found design unit 1: mesure_luminosite-Behavioral" {  } { { "mesure_luminosite.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/mesure_luminosite.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507422 ""} { "Info" "ISGN_ENTITY_NAME" "1 mesure_luminosite " "Found entity 1: mesure_luminosite" {  } { { "mesure_luminosite.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/mesure_luminosite.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732490507422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_etats_eclairage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine_etats_eclairage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_etats_eclairage-behavioral " "Found design unit 1: machine_etats_eclairage-behavioral" {  } { { "machine_etats_eclairage.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/machine_etats_eclairage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507429 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine_etats_eclairage " "Found entity 1: machine_etats_eclairage" {  } { { "machine_etats_eclairage.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/machine_etats_eclairage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732490507429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detection_presence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detection_presence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detection_presence-Behavioral " "Found design unit 1: detection_presence-Behavioral" {  } { { "detection_presence.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/detection_presence.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507438 ""} { "Info" "ISGN_ENTITY_NAME" "1 detection_presence " "Found entity 1: detection_presence" {  } { { "detection_presence.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/detection_presence.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732490507438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_lighting_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file global_lighting_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_lighting_system-Behavioral " "Found design unit 1: global_lighting_system-Behavioral" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507447 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_lighting_system " "Found entity 1: global_lighting_system" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732490507447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_global_lighting_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_global_lighting_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_global_lighting_system-Behavioral " "Found design unit 1: tb_global_lighting_system-Behavioral" {  } { { "tb_global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/tb_global_lighting_system.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507459 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_global_lighting_system " "Found entity 1: tb_global_lighting_system" {  } { { "tb_global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/tb_global_lighting_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732490507459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732490507459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "global_lighting_system " "Elaborating entity \"global_lighting_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732490507500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detection_presence detection_presence:presence_det_inst " "Elaborating entity \"detection_presence\" for hierarchy \"detection_presence:presence_det_inst\"" {  } { { "global_lighting_system.vhd" "presence_det_inst" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732490507516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mesure_luminosite mesure_luminosite:luminosity_inst " "Elaborating entity \"mesure_luminosite\" for hierarchy \"mesure_luminosite:luminosity_inst\"" {  } { { "global_lighting_system.vhd" "luminosity_inst" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732490507520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_etats_eclairage machine_etats_eclairage:state_machine_inst " "Elaborating entity \"machine_etats_eclairage\" for hierarchy \"machine_etats_eclairage:state_machine_inst\"" {  } { { "global_lighting_system.vhd" "state_machine_inst" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732490507524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732490508018 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732490508084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732490508526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[6\] " "No output dependent on input pin \"valeur_luminosite\[6\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[5\] " "No output dependent on input pin \"valeur_luminosite\[5\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[4\] " "No output dependent on input pin \"valeur_luminosite\[4\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[3\] " "No output dependent on input pin \"valeur_luminosite\[3\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[2\] " "No output dependent on input pin \"valeur_luminosite\[2\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[1\] " "No output dependent on input pin \"valeur_luminosite\[1\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valeur_luminosite\[0\] " "No output dependent on input pin \"valeur_luminosite\[0\]\"" {  } { { "global_lighting_system.vhd" "" { Text "E:/ProjetFPGA/global_lighting_system_project/global_lighting_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732490508752 "|global_lighting_system|valeur_luminosite[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1732490508752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732490508754 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732490508754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732490508754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732490508754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732490508848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 00:21:48 2024 " "Processing ended: Mon Nov 25 00:21:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732490508848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732490508848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732490508848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732490508848 ""}
