library verilog;
use verilog.vl_types.all;
entity clk_divider_tb is
end clk_divider_tb;
