// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Sun Dec  2 14:43:47 2018
// Host        : L3712-17 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_filter_0_0_sim_netlist.v
// Design      : design_1_sobel_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_filter_0_0,sobel_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_filter,Vivado 2018.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [31:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [31:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [31:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [31:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem1_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem0_ARADDR;
  wire [1:0]m_axi_gmem0_ARBURST;
  wire [3:0]m_axi_gmem0_ARCACHE;
  wire [7:0]m_axi_gmem0_ARLEN;
  wire [1:0]m_axi_gmem0_ARLOCK;
  wire [2:0]m_axi_gmem0_ARPROT;
  wire [3:0]m_axi_gmem0_ARQOS;
  wire m_axi_gmem0_ARREADY;
  wire [3:0]m_axi_gmem0_ARREGION;
  wire [2:0]m_axi_gmem0_ARSIZE;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_AWADDR;
  wire [1:0]m_axi_gmem0_AWBURST;
  wire [3:0]m_axi_gmem0_AWCACHE;
  wire [7:0]m_axi_gmem0_AWLEN;
  wire [1:0]m_axi_gmem0_AWLOCK;
  wire [2:0]m_axi_gmem0_AWPROT;
  wire [3:0]m_axi_gmem0_AWQOS;
  wire m_axi_gmem0_AWREADY;
  wire [3:0]m_axi_gmem0_AWREGION;
  wire [2:0]m_axi_gmem0_AWSIZE;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire [1:0]m_axi_gmem0_BRESP;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:0]m_axi_gmem1_ARADDR;
  wire [1:0]m_axi_gmem1_ARBURST;
  wire [3:0]m_axi_gmem1_ARCACHE;
  wire [7:0]m_axi_gmem1_ARLEN;
  wire [1:0]m_axi_gmem1_ARLOCK;
  wire [2:0]m_axi_gmem1_ARPROT;
  wire [3:0]m_axi_gmem1_ARQOS;
  wire m_axi_gmem1_ARREADY;
  wire [3:0]m_axi_gmem1_ARREGION;
  wire [2:0]m_axi_gmem1_ARSIZE;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_AWADDR;
  wire [1:0]m_axi_gmem1_AWBURST;
  wire [3:0]m_axi_gmem1_AWCACHE;
  wire [7:0]m_axi_gmem1_AWLEN;
  wire [1:0]m_axi_gmem1_AWLOCK;
  wire [2:0]m_axi_gmem1_AWPROT;
  wire [3:0]m_axi_gmem1_AWQOS;
  wire m_axi_gmem1_AWREADY;
  wire [3:0]m_axi_gmem1_AWREGION;
  wire [2:0]m_axi_gmem1_AWSIZE;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire [1:0]m_axi_gmem1_BRESP;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "40'b0000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_pp0_stage1 = "40'b0000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "40'b0000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "40'b0000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "40'b0000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state1 = "40'b0000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state2 = "40'b0000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state28 = "40'b0000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state29 = "40'b0000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state3 = "40'b0000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "40'b0000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state31 = "40'b0000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state32 = "40'b0000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state33 = "40'b0000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state34 = "40'b0000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state35 = "40'b0000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "40'b0000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "40'b0000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "40'b0000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "40'b0000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "40'b0000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "40'b0000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "40'b0000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "40'b0000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "40'b0000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "40'b0000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "40'b0000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "40'b0000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "40'b0000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "40'b0000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "40'b0000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "40'b0000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "40'b0001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "40'b0010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "40'b0100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "40'b1000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "40'b0000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "40'b0000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "40'b0000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "40'b0000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARBURST(m_axi_gmem0_ARBURST),
        .m_axi_gmem0_ARCACHE(m_axi_gmem0_ARCACHE),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARLOCK(m_axi_gmem0_ARLOCK),
        .m_axi_gmem0_ARPROT(m_axi_gmem0_ARPROT),
        .m_axi_gmem0_ARQOS(m_axi_gmem0_ARQOS),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(m_axi_gmem0_ARREGION),
        .m_axi_gmem0_ARSIZE(m_axi_gmem0_ARSIZE),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(m_axi_gmem0_AWADDR),
        .m_axi_gmem0_AWBURST(m_axi_gmem0_AWBURST),
        .m_axi_gmem0_AWCACHE(m_axi_gmem0_AWCACHE),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(m_axi_gmem0_AWLEN),
        .m_axi_gmem0_AWLOCK(m_axi_gmem0_AWLOCK),
        .m_axi_gmem0_AWPROT(m_axi_gmem0_AWPROT),
        .m_axi_gmem0_AWQOS(m_axi_gmem0_AWQOS),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(m_axi_gmem0_AWREGION),
        .m_axi_gmem0_AWSIZE(m_axi_gmem0_AWSIZE),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARBURST(m_axi_gmem1_ARBURST),
        .m_axi_gmem1_ARCACHE(m_axi_gmem1_ARCACHE),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARLOCK(m_axi_gmem1_ARLOCK),
        .m_axi_gmem1_ARPROT(m_axi_gmem1_ARPROT),
        .m_axi_gmem1_ARQOS(m_axi_gmem1_ARQOS),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(m_axi_gmem1_ARREGION),
        .m_axi_gmem1_ARSIZE(m_axi_gmem1_ARSIZE),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .m_axi_gmem1_AWBURST(m_axi_gmem1_AWBURST),
        .m_axi_gmem1_AWCACHE(m_axi_gmem1_AWCACHE),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(m_axi_gmem1_AWLEN),
        .m_axi_gmem1_AWLOCK(m_axi_gmem1_AWLOCK),
        .m_axi_gmem1_AWPROT(m_axi_gmem1_AWPROT),
        .m_axi_gmem1_AWQOS(m_axi_gmem1_AWQOS),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(m_axi_gmem1_AWREGION),
        .m_axi_gmem1_AWSIZE(m_axi_gmem1_AWSIZE),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal
   (\Y_5_read_1_reg_205_reg[0]_0 ,
    \Y_5_read_1_reg_205_reg[0]_1 ,
    E,
    grp_getVal_fu_544_ap_return,
    D,
    \tmp_112_reg_2062_reg[7] ,
    O,
    x_weight_1_0_2_cast_fu_1127_p1,
    \x_weight_1_1_1_reg_2021_reg[0] ,
    CO,
    \x_weight_1_2_reg_2031_reg[10] ,
    Q,
    \reg_614_pp0_iter1_reg_reg[7] ,
    \reg_622_reg[7] ,
    \ap_CS_fsm_reg[31] ,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ,
    \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ,
    \tmp_6_reg_1861_reg[0] ,
    tmp_5_reg_1857,
    ap_enable_reg_pp0_iter1_reg_0,
    \reg_600_reg[7] ,
    \ap_CS_fsm_reg[12] ,
    \reg_600_pp0_iter1_reg_reg[7] ,
    \reg_607_reg[7] ,
    \reg_607_pp0_iter1_reg_reg[7] ,
    \reg_593_reg[7] ,
    \ap_CS_fsm_reg[11] ,
    \reg_593_pp0_iter1_reg_reg[7] ,
    \reg_586_reg[7] ,
    \reg_586_pp0_iter1_reg_reg[7] ,
    \reg_630_reg[7] ,
    \reg_638_reg[7] ,
    tmp_50_reg_2169,
    tmp_99_0_1_reg_2202,
    tmp_99_0_2_reg_2235,
    grp_getVal_fu_561_ap_return,
    \y_weight_1_2_reg_2036_reg[9] ,
    \x_weight_1_1_1_reg_2021_reg[9] ,
    \reg_653_reg[7] ,
    \tmp_68_reg_2016_reg[7] ,
    DI,
    S,
    \y_weight_1_2_reg_2036_reg[10] ,
    \x_weight_1_1_1_reg_2021_reg[6] ,
    \x_weight_1_1_1_reg_2021_reg[7] ,
    \x_weight_1_1_1_reg_2021_reg[9]_0 ,
    \ap_CS_fsm_reg[24] ,
    ap_clk,
    \reg_646_reg[7] );
  output \Y_5_read_1_reg_205_reg[0]_0 ;
  output \Y_5_read_1_reg_205_reg[0]_1 ;
  output [0:0]E;
  output [7:0]grp_getVal_fu_544_ap_return;
  output [9:0]D;
  output [7:0]\tmp_112_reg_2062_reg[7] ;
  output [2:0]O;
  output [6:0]x_weight_1_0_2_cast_fu_1127_p1;
  output [0:0]\x_weight_1_1_1_reg_2021_reg[0] ;
  output [0:0]CO;
  output [2:0]\x_weight_1_2_reg_2031_reg[10] ;
  input [7:0]Q;
  input [7:0]\reg_614_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_622_reg[7] ;
  input [6:0]\ap_CS_fsm_reg[31] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  input \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  input \tmp_6_reg_1861_reg[0] ;
  input tmp_5_reg_1857;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [7:0]\reg_600_reg[7] ;
  input \ap_CS_fsm_reg[12] ;
  input [7:0]\reg_600_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_607_reg[7] ;
  input [7:0]\reg_607_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_593_reg[7] ;
  input \ap_CS_fsm_reg[11] ;
  input [7:0]\reg_593_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_586_reg[7] ;
  input [7:0]\reg_586_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_630_reg[7] ;
  input [7:0]\reg_638_reg[7] ;
  input [1:0]tmp_50_reg_2169;
  input [1:0]tmp_99_0_1_reg_2202;
  input [1:0]tmp_99_0_2_reg_2235;
  input [6:0]grp_getVal_fu_561_ap_return;
  input [8:0]\y_weight_1_2_reg_2036_reg[9] ;
  input [2:0]\x_weight_1_1_1_reg_2021_reg[9] ;
  input [7:0]\reg_653_reg[7] ;
  input [7:0]\tmp_68_reg_2016_reg[7] ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\y_weight_1_2_reg_2036_reg[10] ;
  input [0:0]\x_weight_1_1_1_reg_2021_reg[6] ;
  input [0:0]\x_weight_1_1_1_reg_2021_reg[7] ;
  input [0:0]\x_weight_1_1_1_reg_2021_reg[9]_0 ;
  input [0:0]\ap_CS_fsm_reg[24] ;
  input ap_clk;
  input [7:0]\reg_646_reg[7] ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [2:0]O;
  wire [7:0]Q;
  wire [1:0]S;
  wire [7:0]Y_0_read_1_reg_230;
  wire [7:0]Y_1_read_1_reg_225;
  wire [7:0]Y_2_read_1_reg_220;
  wire [7:0]Y_3_read_1_reg_215;
  wire [7:0]Y_4_read_1_reg_210;
  wire [7:0]Y_5_read_1_reg_205;
  wire \Y_5_read_1_reg_205_reg[0]_0 ;
  wire \Y_5_read_1_reg_205_reg[0]_1 ;
  wire [7:0]Y_6_read_1_reg_200;
  wire [7:0]Y_7_read_1_reg_195;
  wire [7:0]Y_8_read_1_reg_190;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [0:0]\ap_CS_fsm_reg[24] ;
  wire [6:0]\ap_CS_fsm_reg[31] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [7:0]grp_getVal_fu_544_Y_0_read;
  wire [7:0]grp_getVal_fu_544_Y_1_read;
  wire [7:0]grp_getVal_fu_544_Y_2_read;
  wire [7:0]grp_getVal_fu_544_Y_3_read;
  wire [7:0]grp_getVal_fu_544_Y_4_read;
  wire [7:0]grp_getVal_fu_544_Y_5_read;
  wire [7:0]grp_getVal_fu_544_Y_6_read;
  wire [7:0]grp_getVal_fu_544_Y_7_read;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire [1:0]grp_getVal_fu_544_xDiff;
  wire [6:0]grp_getVal_fu_561_ap_return;
  wire p_1_in;
  wire [7:0]\reg_586_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_586_reg[7] ;
  wire [7:0]\reg_593_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_593_reg[7] ;
  wire [7:0]\reg_600_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_600_reg[7] ;
  wire [7:0]\reg_607_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_607_reg[7] ;
  wire [7:0]\reg_614_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_622_reg[7] ;
  wire [7:0]\reg_630_reg[7] ;
  wire [7:0]\reg_638_reg[7] ;
  wire [7:0]\reg_646_reg[7] ;
  wire [7:0]\reg_653_reg[7] ;
  wire [3:0]tmp_109_fu_170_p2;
  wire \tmp_109_reg_235[3]_i_10_n_2 ;
  wire \tmp_109_reg_235[3]_i_11_n_2 ;
  wire \tmp_109_reg_235[3]_i_12_n_2 ;
  wire \tmp_109_reg_235[3]_i_13_n_2 ;
  wire \tmp_109_reg_235[3]_i_14_n_2 ;
  wire \tmp_109_reg_235[3]_i_5_n_2 ;
  wire \tmp_109_reg_235[3]_i_7_n_2 ;
  wire \tmp_109_reg_235[3]_i_8_n_2 ;
  wire \tmp_109_reg_235[3]_i_9_n_2 ;
  wire \tmp_109_reg_235_reg_n_2_[0] ;
  wire \tmp_109_reg_235_reg_n_2_[2] ;
  wire \tmp_109_reg_235_reg_n_2_[3] ;
  wire \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  wire \tmp_112_reg_2062[3]_i_2_n_2 ;
  wire \tmp_112_reg_2062[3]_i_3_n_2 ;
  wire \tmp_112_reg_2062[3]_i_6_n_2 ;
  wire \tmp_112_reg_2062[3]_i_7_n_2 ;
  wire \tmp_112_reg_2062[7]_i_10_n_2 ;
  wire \tmp_112_reg_2062[7]_i_3_n_2 ;
  wire \tmp_112_reg_2062[7]_i_4_n_2 ;
  wire \tmp_112_reg_2062[7]_i_5_n_2 ;
  wire \tmp_112_reg_2062[7]_i_6_n_2 ;
  wire \tmp_112_reg_2062[7]_i_7_n_2 ;
  wire \tmp_112_reg_2062[7]_i_8_n_2 ;
  wire \tmp_112_reg_2062[7]_i_9_n_2 ;
  wire \tmp_112_reg_2062_reg[3]_i_1_n_2 ;
  wire \tmp_112_reg_2062_reg[3]_i_1_n_3 ;
  wire \tmp_112_reg_2062_reg[3]_i_1_n_4 ;
  wire \tmp_112_reg_2062_reg[3]_i_1_n_5 ;
  wire [7:0]\tmp_112_reg_2062_reg[7] ;
  wire \tmp_112_reg_2062_reg[7]_i_2_n_2 ;
  wire \tmp_112_reg_2062_reg[7]_i_2_n_3 ;
  wire \tmp_112_reg_2062_reg[7]_i_2_n_4 ;
  wire \tmp_112_reg_2062_reg[7]_i_2_n_5 ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  wire [1:0]tmp_50_reg_2169;
  wire tmp_5_reg_1857;
  wire [7:0]\tmp_68_reg_2016_reg[7] ;
  wire \tmp_6_reg_1861_reg[0] ;
  wire \tmp_80_reg_2057[0]_i_4_n_2 ;
  wire \tmp_80_reg_2057[0]_i_6_n_2 ;
  wire \tmp_80_reg_2057[0]_i_7_n_2 ;
  wire \tmp_80_reg_2057_reg[0]_i_2_n_4 ;
  wire \tmp_80_reg_2057_reg[0]_i_2_n_5 ;
  wire [1:0]tmp_99_0_1_reg_2202;
  wire [1:0]tmp_99_0_2_reg_2235;
  wire [6:0]x_weight_1_0_2_cast_fu_1127_p1;
  wire \x_weight_1_1_1_reg_2021[0]_i_2_n_2 ;
  wire \x_weight_1_1_1_reg_2021[0]_i_3_n_2 ;
  wire \x_weight_1_1_1_reg_2021[0]_i_4_n_2 ;
  wire \x_weight_1_1_1_reg_2021[0]_i_5_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_11_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_12_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_13_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_14_n_2 ;
  wire [0:0]\x_weight_1_1_1_reg_2021_reg[0] ;
  wire \x_weight_1_1_1_reg_2021_reg[0]_i_1_n_2 ;
  wire \x_weight_1_1_1_reg_2021_reg[0]_i_1_n_3 ;
  wire \x_weight_1_1_1_reg_2021_reg[0]_i_1_n_4 ;
  wire \x_weight_1_1_1_reg_2021_reg[0]_i_1_n_5 ;
  wire [0:0]\x_weight_1_1_1_reg_2021_reg[6] ;
  wire [0:0]\x_weight_1_1_1_reg_2021_reg[7] ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_10_n_2 ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_10_n_3 ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_10_n_4 ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_10_n_5 ;
  wire [2:0]\x_weight_1_1_1_reg_2021_reg[9] ;
  wire [0:0]\x_weight_1_1_1_reg_2021_reg[9]_0 ;
  wire \x_weight_1_2_reg_2031[10]_i_2_n_2 ;
  wire \x_weight_1_2_reg_2031[10]_i_5_n_2 ;
  wire \x_weight_1_2_reg_2031[10]_i_6_n_2 ;
  wire [2:0]\x_weight_1_2_reg_2031_reg[10] ;
  wire \x_weight_1_2_reg_2031_reg[10]_i_1_n_4 ;
  wire \x_weight_1_2_reg_2031_reg[10]_i_1_n_5 ;
  wire \y_weight_1_1_2_reg_2026[3]_i_2_n_2 ;
  wire \y_weight_1_1_2_reg_2026[3]_i_3_n_2 ;
  wire \y_weight_1_1_2_reg_2026[3]_i_4_n_2 ;
  wire \y_weight_1_1_2_reg_2026[3]_i_5_n_2 ;
  wire \y_weight_1_1_2_reg_2026[3]_i_6_n_2 ;
  wire \y_weight_1_1_2_reg_2026[3]_i_7_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_2_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_3_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_4_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_5_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_6_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_7_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_8_n_2 ;
  wire \y_weight_1_1_2_reg_2026[7]_i_9_n_2 ;
  wire \y_weight_1_1_2_reg_2026[9]_i_3_n_2 ;
  wire \y_weight_1_1_2_reg_2026_reg[3]_i_1_n_2 ;
  wire \y_weight_1_1_2_reg_2026_reg[3]_i_1_n_3 ;
  wire \y_weight_1_1_2_reg_2026_reg[3]_i_1_n_4 ;
  wire \y_weight_1_1_2_reg_2026_reg[3]_i_1_n_5 ;
  wire \y_weight_1_1_2_reg_2026_reg[7]_i_1_n_2 ;
  wire \y_weight_1_1_2_reg_2026_reg[7]_i_1_n_3 ;
  wire \y_weight_1_1_2_reg_2026_reg[7]_i_1_n_4 ;
  wire \y_weight_1_1_2_reg_2026_reg[7]_i_1_n_5 ;
  wire [0:0]\y_weight_1_2_reg_2036_reg[10] ;
  wire [8:0]\y_weight_1_2_reg_2036_reg[9] ;
  wire [3:2]\NLW_tmp_80_reg_2057_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_80_reg_2057_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_1_2_reg_2031_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_weight_1_2_reg_2031_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y_weight_1_1_2_reg_2026_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_y_weight_1_1_2_reg_2026_reg[9]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[0]_i_1 
       (.I0(\reg_638_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_0_read[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[1]_i_1 
       (.I0(\reg_638_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_0_read[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[2]_i_1 
       (.I0(\reg_638_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_0_read[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[3]_i_1 
       (.I0(\reg_638_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_0_read[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[4]_i_1 
       (.I0(\reg_638_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_0_read[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[5]_i_1 
       (.I0(\reg_638_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_0_read[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[6]_i_1 
       (.I0(\reg_638_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_0_read[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_0_read_1_reg_230[7]_i_1 
       (.I0(\reg_638_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_586_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_0_read[7]));
  FDRE \Y_0_read_1_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[0]),
        .Q(Y_0_read_1_reg_230[0]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[1]),
        .Q(Y_0_read_1_reg_230[1]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[2]),
        .Q(Y_0_read_1_reg_230[2]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[3]),
        .Q(Y_0_read_1_reg_230[3]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[4]),
        .Q(Y_0_read_1_reg_230[4]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[5]),
        .Q(Y_0_read_1_reg_230[5]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[6]),
        .Q(Y_0_read_1_reg_230[6]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_0_read[7]),
        .Q(Y_0_read_1_reg_230[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[0]_i_1 
       (.I0(\reg_586_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [0]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_1_read[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[1]_i_1 
       (.I0(\reg_586_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [1]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_1_read[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[2]_i_1 
       (.I0(\reg_586_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [2]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_1_read[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[3]_i_1 
       (.I0(\reg_586_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [3]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_1_read[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[4]_i_1 
       (.I0(\reg_586_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [4]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_1_read[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[5]_i_1 
       (.I0(\reg_586_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [5]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_1_read[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[6]_i_1 
       (.I0(\reg_586_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [6]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_1_read[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_1_read_1_reg_225[7]_i_1 
       (.I0(\reg_586_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [7]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_593_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_1_read[7]));
  FDRE \Y_1_read_1_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[0]),
        .Q(Y_1_read_1_reg_225[0]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[1]),
        .Q(Y_1_read_1_reg_225[1]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[2]),
        .Q(Y_1_read_1_reg_225[2]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[3]),
        .Q(Y_1_read_1_reg_225[3]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[4]),
        .Q(Y_1_read_1_reg_225[4]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[5]),
        .Q(Y_1_read_1_reg_225[5]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[6]),
        .Q(Y_1_read_1_reg_225[6]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_1_read[7]),
        .Q(Y_1_read_1_reg_225[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[0]_i_1 
       (.I0(\reg_593_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [0]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_2_read[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[1]_i_1 
       (.I0(\reg_593_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [1]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_2_read[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[2]_i_1 
       (.I0(\reg_593_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [2]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_2_read[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[3]_i_1 
       (.I0(\reg_593_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [3]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_2_read[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[4]_i_1 
       (.I0(\reg_593_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [4]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_2_read[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[5]_i_1 
       (.I0(\reg_593_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [5]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_2_read[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[6]_i_1 
       (.I0(\reg_593_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [6]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_2_read[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_2_read_1_reg_220[7]_i_1 
       (.I0(\reg_593_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[11] ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [7]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_600_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_2_read[7]));
  FDRE \Y_2_read_1_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[0]),
        .Q(Y_2_read_1_reg_220[0]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[1]),
        .Q(Y_2_read_1_reg_220[1]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[2]),
        .Q(Y_2_read_1_reg_220[2]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[3]),
        .Q(Y_2_read_1_reg_220[3]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[4]),
        .Q(Y_2_read_1_reg_220[4]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[5]),
        .Q(Y_2_read_1_reg_220[5]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[6]),
        .Q(Y_2_read_1_reg_220[6]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_2_read[7]),
        .Q(Y_2_read_1_reg_220[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[0]_i_1 
       (.I0(\reg_600_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [0]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_3_read[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[1]_i_1 
       (.I0(\reg_600_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [1]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_3_read[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[2]_i_1 
       (.I0(\reg_600_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [2]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_3_read[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[3]_i_1 
       (.I0(\reg_600_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [3]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_3_read[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[4]_i_1 
       (.I0(\reg_600_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [4]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_3_read[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[5]_i_1 
       (.I0(\reg_600_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [5]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_3_read[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[6]_i_1 
       (.I0(\reg_600_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [6]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_3_read[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_3_read_1_reg_215[7]_i_1 
       (.I0(\reg_600_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [7]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_607_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_3_read[7]));
  FDRE \Y_3_read_1_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[0]),
        .Q(Y_3_read_1_reg_215[0]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[1]),
        .Q(Y_3_read_1_reg_215[1]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[2]),
        .Q(Y_3_read_1_reg_215[2]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[3]),
        .Q(Y_3_read_1_reg_215[3]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[4]),
        .Q(Y_3_read_1_reg_215[4]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[5]),
        .Q(Y_3_read_1_reg_215[5]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[6]),
        .Q(Y_3_read_1_reg_215[6]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_3_read[7]),
        .Q(Y_3_read_1_reg_215[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[0]_i_1 
       (.I0(\reg_607_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [0]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[0]),
        .O(grp_getVal_fu_544_Y_4_read[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[1]_i_1 
       (.I0(\reg_607_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [1]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[1]),
        .O(grp_getVal_fu_544_Y_4_read[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[2]_i_1 
       (.I0(\reg_607_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [2]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[2]),
        .O(grp_getVal_fu_544_Y_4_read[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[3]_i_1 
       (.I0(\reg_607_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [3]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[3]),
        .O(grp_getVal_fu_544_Y_4_read[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[4]_i_1 
       (.I0(\reg_607_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [4]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[4]),
        .O(grp_getVal_fu_544_Y_4_read[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[5]_i_1 
       (.I0(\reg_607_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [5]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[5]),
        .O(grp_getVal_fu_544_Y_4_read[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[6]_i_1 
       (.I0(\reg_607_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [6]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[6]),
        .O(grp_getVal_fu_544_Y_4_read[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_4_read_1_reg_210[7]_i_1 
       (.I0(\reg_607_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [7]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(Q[7]),
        .O(grp_getVal_fu_544_Y_4_read[7]));
  FDRE \Y_4_read_1_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[0]),
        .Q(Y_4_read_1_reg_210[0]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[1]),
        .Q(Y_4_read_1_reg_210[1]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[2]),
        .Q(Y_4_read_1_reg_210[2]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[3]),
        .Q(Y_4_read_1_reg_210[3]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[4]),
        .Q(Y_4_read_1_reg_210[4]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[5]),
        .Q(Y_4_read_1_reg_210[5]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[6]),
        .Q(Y_4_read_1_reg_210[6]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_4_read[7]),
        .Q(Y_4_read_1_reg_210[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[0]_i_1 
       (.I0(Q[0]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [0]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_5_read[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[1]_i_1 
       (.I0(Q[1]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [1]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_5_read[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[2]_i_1 
       (.I0(Q[2]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [2]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_5_read[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[3]_i_1 
       (.I0(Q[3]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [3]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_5_read[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[4]_i_1 
       (.I0(Q[4]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [4]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_5_read[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[5]_i_1 
       (.I0(Q[5]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [5]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_5_read[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[6]_i_1 
       (.I0(Q[6]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [6]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_5_read[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \Y_5_read_1_reg_205[7]_i_1 
       (.I0(Q[7]),
        .I1(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [7]),
        .I3(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I4(\reg_622_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_5_read[7]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \Y_5_read_1_reg_205[7]_i_2 
       (.I0(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I1(\tmp_110_reg_1946_pp0_iter1_reg_reg[0] ),
        .I2(\tmp_6_reg_1861_reg[0] ),
        .I3(tmp_5_reg_1857),
        .I4(\ap_CS_fsm_reg[31] [3]),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\Y_5_read_1_reg_205_reg[0]_0 ));
  FDRE \Y_5_read_1_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[0]),
        .Q(Y_5_read_1_reg_205[0]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[1]),
        .Q(Y_5_read_1_reg_205[1]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[2]),
        .Q(Y_5_read_1_reg_205[2]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[3]),
        .Q(Y_5_read_1_reg_205[3]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[4]),
        .Q(Y_5_read_1_reg_205[4]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[5]),
        .Q(Y_5_read_1_reg_205[5]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[6]),
        .Q(Y_5_read_1_reg_205[6]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_5_read[7]),
        .Q(Y_5_read_1_reg_205[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[0]_i_1 
       (.I0(\reg_622_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_6_read[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[1]_i_1 
       (.I0(\reg_622_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_6_read[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[2]_i_1 
       (.I0(\reg_622_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_6_read[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[3]_i_1 
       (.I0(\reg_622_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_6_read[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[4]_i_1 
       (.I0(\reg_622_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_6_read[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[5]_i_1 
       (.I0(\reg_622_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_6_read[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[6]_i_1 
       (.I0(\reg_622_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_6_read[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_6_read_1_reg_200[7]_i_1 
       (.I0(\reg_622_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_630_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_6_read[7]));
  FDRE \Y_6_read_1_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[0]),
        .Q(Y_6_read_1_reg_200[0]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[1]),
        .Q(Y_6_read_1_reg_200[1]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[2]),
        .Q(Y_6_read_1_reg_200[2]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[3]),
        .Q(Y_6_read_1_reg_200[3]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[4]),
        .Q(Y_6_read_1_reg_200[4]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[5]),
        .Q(Y_6_read_1_reg_200[5]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[6]),
        .Q(Y_6_read_1_reg_200[6]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_6_read[7]),
        .Q(Y_6_read_1_reg_200[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[0]_i_1 
       (.I0(\reg_630_reg[7] [0]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [0]),
        .O(grp_getVal_fu_544_Y_7_read[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[1]_i_1 
       (.I0(\reg_630_reg[7] [1]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [1]),
        .O(grp_getVal_fu_544_Y_7_read[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[2]_i_1 
       (.I0(\reg_630_reg[7] [2]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [2]),
        .O(grp_getVal_fu_544_Y_7_read[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[3]_i_1 
       (.I0(\reg_630_reg[7] [3]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [3]),
        .O(grp_getVal_fu_544_Y_7_read[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[4]_i_1 
       (.I0(\reg_630_reg[7] [4]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [4]),
        .O(grp_getVal_fu_544_Y_7_read[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[5]_i_1 
       (.I0(\reg_630_reg[7] [5]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [5]),
        .O(grp_getVal_fu_544_Y_7_read[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[6]_i_1 
       (.I0(\reg_630_reg[7] [6]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [6]),
        .O(grp_getVal_fu_544_Y_7_read[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \Y_7_read_1_reg_195[7]_i_1 
       (.I0(\reg_630_reg[7] [7]),
        .I1(\ap_CS_fsm_reg[31] [4]),
        .I2(\ap_CS_fsm_reg[31] [5]),
        .I3(\ap_CS_fsm_reg[31] [6]),
        .I4(\reg_638_reg[7] [7]),
        .O(grp_getVal_fu_544_Y_7_read[7]));
  FDRE \Y_7_read_1_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[0]),
        .Q(Y_7_read_1_reg_195[0]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[1]),
        .Q(Y_7_read_1_reg_195[1]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[2]),
        .Q(Y_7_read_1_reg_195[2]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[3]),
        .Q(Y_7_read_1_reg_195[3]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[4]),
        .Q(Y_7_read_1_reg_195[4]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[5]),
        .Q(Y_7_read_1_reg_195[5]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[6]),
        .Q(Y_7_read_1_reg_195[6]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(grp_getVal_fu_544_Y_7_read[7]),
        .Q(Y_7_read_1_reg_195[7]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [0]),
        .Q(Y_8_read_1_reg_190[0]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [1]),
        .Q(Y_8_read_1_reg_190[1]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [2]),
        .Q(Y_8_read_1_reg_190[2]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [3]),
        .Q(Y_8_read_1_reg_190[3]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [4]),
        .Q(Y_8_read_1_reg_190[4]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [5]),
        .Q(Y_8_read_1_reg_190[5]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [6]),
        .Q(Y_8_read_1_reg_190[6]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(\reg_646_reg[7] [7]),
        .Q(Y_8_read_1_reg_190[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mux_bkb_8 sobel_filter_mux_bkb_U1
       (.DI(grp_getVal_fu_544_ap_return[3:0]),
        .Q(Y_8_read_1_reg_190),
        .\Y_0_read_1_reg_230_reg[7] (Y_0_read_1_reg_230),
        .\Y_1_read_1_reg_225_reg[7] (Y_1_read_1_reg_225),
        .\Y_2_read_1_reg_220_reg[7] (Y_2_read_1_reg_220),
        .\Y_3_read_1_reg_215_reg[7] (Y_3_read_1_reg_215),
        .\Y_4_read_1_reg_210_reg[7] (Y_4_read_1_reg_210),
        .\Y_5_read_1_reg_205_reg[7] (Y_5_read_1_reg_205),
        .\Y_6_read_1_reg_200_reg[7] (Y_6_read_1_reg_200),
        .\Y_7_read_1_reg_195_reg[7] (Y_7_read_1_reg_195),
        .p(grp_getVal_fu_544_ap_return[7:4]),
        .\tmp_109_reg_235_reg[3] ({\tmp_109_reg_235_reg_n_2_[3] ,\tmp_109_reg_235_reg_n_2_[2] ,p_1_in,\tmp_109_reg_235_reg_n_2_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_109_reg_235[0]_i_1 
       (.I0(\tmp_109_reg_235[3]_i_7_n_2 ),
        .I1(grp_getVal_fu_544_xDiff[0]),
        .O(tmp_109_fu_170_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_109_reg_235[1]_i_1__0 
       (.I0(\tmp_109_reg_235[3]_i_7_n_2 ),
        .I1(grp_getVal_fu_544_xDiff[0]),
        .I2(grp_getVal_fu_544_xDiff[1]),
        .I3(\tmp_109_reg_235[3]_i_5_n_2 ),
        .O(tmp_109_fu_170_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00B5)) 
    \tmp_109_reg_235[2]_i_1 
       (.I0(grp_getVal_fu_544_xDiff[1]),
        .I1(grp_getVal_fu_544_xDiff[0]),
        .I2(\tmp_109_reg_235[3]_i_7_n_2 ),
        .I3(\tmp_109_reg_235[3]_i_5_n_2 ),
        .O(tmp_109_fu_170_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \tmp_109_reg_235[3]_i_10 
       (.I0(\ap_CS_fsm_reg[31] [1]),
        .I1(\ap_CS_fsm_reg[31] [0]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\ap_CS_fsm_reg[31] [2]),
        .I4(\ap_CS_fsm_reg[31] [3]),
        .O(\tmp_109_reg_235[3]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    \tmp_109_reg_235[3]_i_11 
       (.I0(\ap_CS_fsm_reg[31] [4]),
        .I1(tmp_50_reg_2169[1]),
        .I2(\ap_CS_fsm_reg[31] [6]),
        .I3(tmp_99_0_2_reg_2235[1]),
        .I4(tmp_99_0_1_reg_2202[1]),
        .I5(\ap_CS_fsm_reg[31] [5]),
        .O(\tmp_109_reg_235[3]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \tmp_109_reg_235[3]_i_12 
       (.I0(\ap_CS_fsm_reg[31] [4]),
        .I1(\ap_CS_fsm_reg[31] [0]),
        .I2(\ap_CS_fsm_reg[31] [1]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(\tmp_109_reg_235[3]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_109_reg_235[3]_i_13 
       (.I0(\ap_CS_fsm_reg[31] [2]),
        .I1(\ap_CS_fsm_reg[31] [0]),
        .I2(\ap_CS_fsm_reg[31] [1]),
        .O(\tmp_109_reg_235[3]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \tmp_109_reg_235[3]_i_14 
       (.I0(\ap_CS_fsm_reg[31] [4]),
        .I1(tmp_50_reg_2169[0]),
        .I2(tmp_99_0_1_reg_2202[0]),
        .I3(\ap_CS_fsm_reg[31] [5]),
        .I4(\ap_CS_fsm_reg[31] [6]),
        .I5(tmp_99_0_2_reg_2235[0]),
        .O(\tmp_109_reg_235[3]_i_14_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h18CC)) 
    \tmp_109_reg_235[3]_i_2 
       (.I0(grp_getVal_fu_544_xDiff[1]),
        .I1(\tmp_109_reg_235[3]_i_5_n_2 ),
        .I2(grp_getVal_fu_544_xDiff[0]),
        .I3(\tmp_109_reg_235[3]_i_7_n_2 ),
        .O(tmp_109_fu_170_p2[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_109_reg_235[3]_i_3__0 
       (.I0(\ap_CS_fsm_reg[31] [4]),
        .I1(\ap_CS_fsm_reg[31] [5]),
        .I2(\ap_CS_fsm_reg[31] [6]),
        .O(\Y_5_read_1_reg_205_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3022302230222022)) 
    \tmp_109_reg_235[3]_i_4 
       (.I0(\ap_CS_fsm_reg[31] [4]),
        .I1(\tmp_109_reg_235[3]_i_8_n_2 ),
        .I2(\tmp_109_reg_235[3]_i_9_n_2 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\ap_CS_fsm_reg[31] [1]),
        .I5(\ap_CS_fsm_reg[31] [0]),
        .O(grp_getVal_fu_544_xDiff[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \tmp_109_reg_235[3]_i_5 
       (.I0(\ap_CS_fsm_reg[31] [4]),
        .I1(\ap_CS_fsm_reg[31] [5]),
        .I2(\ap_CS_fsm_reg[31] [6]),
        .I3(\tmp_109_reg_235[3]_i_10_n_2 ),
        .I4(\tmp_109_reg_235[3]_i_11_n_2 ),
        .O(\tmp_109_reg_235[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1500FFFF)) 
    \tmp_109_reg_235[3]_i_6 
       (.I0(\ap_CS_fsm_reg[31] [5]),
        .I1(E),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\tmp_109_reg_235[3]_i_12_n_2 ),
        .I4(\Y_5_read_1_reg_205_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[31] [6]),
        .O(grp_getVal_fu_544_xDiff[0]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \tmp_109_reg_235[3]_i_7 
       (.I0(\tmp_109_reg_235[3]_i_13_n_2 ),
        .I1(\ap_CS_fsm_reg[31] [3]),
        .I2(\Y_5_read_1_reg_205_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\tmp_109_reg_235[3]_i_14_n_2 ),
        .O(\tmp_109_reg_235[3]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_109_reg_235[3]_i_8 
       (.I0(\ap_CS_fsm_reg[31] [6]),
        .I1(\ap_CS_fsm_reg[31] [5]),
        .O(\tmp_109_reg_235[3]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_109_reg_235[3]_i_9 
       (.I0(\ap_CS_fsm_reg[31] [3]),
        .I1(\ap_CS_fsm_reg[31] [2]),
        .O(\tmp_109_reg_235[3]_i_9_n_2 ));
  FDRE \tmp_109_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(tmp_109_fu_170_p2[0]),
        .Q(\tmp_109_reg_235_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_109_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(tmp_109_fu_170_p2[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \tmp_109_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(tmp_109_fu_170_p2[2]),
        .Q(\tmp_109_reg_235_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_109_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[24] ),
        .D(tmp_109_fu_170_p2[3]),
        .Q(\tmp_109_reg_235_reg_n_2_[3] ),
        .R(1'b0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_112_reg_2062[3]_i_2 
       (.I0(grp_getVal_fu_544_ap_return[1]),
        .I1(grp_getVal_fu_561_ap_return[1]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [1]),
        .O(\tmp_112_reg_2062[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_112_reg_2062[3]_i_3 
       (.I0(grp_getVal_fu_544_ap_return[0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [0]),
        .O(\tmp_112_reg_2062[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[3]_i_6 
       (.I0(grp_getVal_fu_544_ap_return[2]),
        .I1(grp_getVal_fu_561_ap_return[2]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [2]),
        .I3(\tmp_112_reg_2062[3]_i_2_n_2 ),
        .O(\tmp_112_reg_2062[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[3]_i_7 
       (.I0(grp_getVal_fu_544_ap_return[1]),
        .I1(grp_getVal_fu_561_ap_return[1]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [1]),
        .I3(\tmp_112_reg_2062[3]_i_3_n_2 ),
        .O(\tmp_112_reg_2062[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[7]_i_10 
       (.I0(grp_getVal_fu_544_ap_return[3]),
        .I1(grp_getVal_fu_561_ap_return[3]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [3]),
        .I3(\tmp_112_reg_2062[7]_i_6_n_2 ),
        .O(\tmp_112_reg_2062[7]_i_10_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_112_reg_2062[7]_i_3 
       (.I0(grp_getVal_fu_544_ap_return[5]),
        .I1(grp_getVal_fu_561_ap_return[5]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [5]),
        .O(\tmp_112_reg_2062[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_112_reg_2062[7]_i_4 
       (.I0(grp_getVal_fu_544_ap_return[4]),
        .I1(grp_getVal_fu_561_ap_return[4]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [4]),
        .O(\tmp_112_reg_2062[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_112_reg_2062[7]_i_5 
       (.I0(grp_getVal_fu_544_ap_return[3]),
        .I1(grp_getVal_fu_561_ap_return[3]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [3]),
        .O(\tmp_112_reg_2062[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_112_reg_2062[7]_i_6 
       (.I0(grp_getVal_fu_544_ap_return[2]),
        .I1(grp_getVal_fu_561_ap_return[2]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [2]),
        .O(\tmp_112_reg_2062[7]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[7]_i_7 
       (.I0(\tmp_112_reg_2062[7]_i_3_n_2 ),
        .I1(grp_getVal_fu_561_ap_return[6]),
        .I2(grp_getVal_fu_544_ap_return[6]),
        .I3(\y_weight_1_2_reg_2036_reg[9] [6]),
        .O(\tmp_112_reg_2062[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[7]_i_8 
       (.I0(grp_getVal_fu_544_ap_return[5]),
        .I1(grp_getVal_fu_561_ap_return[5]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [5]),
        .I3(\tmp_112_reg_2062[7]_i_4_n_2 ),
        .O(\tmp_112_reg_2062[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[7]_i_9 
       (.I0(grp_getVal_fu_544_ap_return[4]),
        .I1(grp_getVal_fu_561_ap_return[4]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [4]),
        .I3(\tmp_112_reg_2062[7]_i_5_n_2 ),
        .O(\tmp_112_reg_2062[7]_i_9_n_2 ));
  CARRY4 \tmp_112_reg_2062_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_112_reg_2062_reg[3]_i_1_n_2 ,\tmp_112_reg_2062_reg[3]_i_1_n_3 ,\tmp_112_reg_2062_reg[3]_i_1_n_4 ,\tmp_112_reg_2062_reg[3]_i_1_n_5 }),
        .CYINIT(1'b1),
        .DI({\tmp_112_reg_2062[3]_i_2_n_2 ,\tmp_112_reg_2062[3]_i_3_n_2 ,DI}),
        .O(\tmp_112_reg_2062_reg[7] [3:0]),
        .S({\tmp_112_reg_2062[3]_i_6_n_2 ,\tmp_112_reg_2062[3]_i_7_n_2 ,S}));
  CARRY4 \tmp_112_reg_2062_reg[7]_i_2 
       (.CI(\tmp_112_reg_2062_reg[3]_i_1_n_2 ),
        .CO({\tmp_112_reg_2062_reg[7]_i_2_n_2 ,\tmp_112_reg_2062_reg[7]_i_2_n_3 ,\tmp_112_reg_2062_reg[7]_i_2_n_4 ,\tmp_112_reg_2062_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_112_reg_2062[7]_i_3_n_2 ,\tmp_112_reg_2062[7]_i_4_n_2 ,\tmp_112_reg_2062[7]_i_5_n_2 ,\tmp_112_reg_2062[7]_i_6_n_2 }),
        .O(\tmp_112_reg_2062_reg[7] [7:4]),
        .S({\tmp_112_reg_2062[7]_i_7_n_2 ,\tmp_112_reg_2062[7]_i_8_n_2 ,\tmp_112_reg_2062[7]_i_9_n_2 ,\tmp_112_reg_2062[7]_i_10_n_2 }));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp_80_reg_2057[0]_i_4 
       (.I0(grp_getVal_fu_544_ap_return[6]),
        .I1(grp_getVal_fu_561_ap_return[6]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [6]),
        .O(\tmp_80_reg_2057[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \tmp_80_reg_2057[0]_i_6 
       (.I0(grp_getVal_fu_544_ap_return[7]),
        .I1(\y_weight_1_2_reg_2036_reg[9] [7]),
        .I2(\y_weight_1_2_reg_2036_reg[9] [8]),
        .O(\tmp_80_reg_2057[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \tmp_80_reg_2057[0]_i_7 
       (.I0(\y_weight_1_2_reg_2036_reg[9] [6]),
        .I1(grp_getVal_fu_561_ap_return[6]),
        .I2(grp_getVal_fu_544_ap_return[6]),
        .I3(grp_getVal_fu_544_ap_return[7]),
        .I4(\y_weight_1_2_reg_2036_reg[9] [7]),
        .O(\tmp_80_reg_2057[0]_i_7_n_2 ));
  CARRY4 \tmp_80_reg_2057_reg[0]_i_2 
       (.CI(\tmp_112_reg_2062_reg[7]_i_2_n_2 ),
        .CO({\NLW_tmp_80_reg_2057_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_80_reg_2057_reg[0]_i_2_n_4 ,\tmp_80_reg_2057_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_weight_1_2_reg_2036_reg[9] [8],\tmp_80_reg_2057[0]_i_4_n_2 }),
        .O({\NLW_tmp_80_reg_2057_reg[0]_i_2_O_UNCONNECTED [3],O}),
        .S({1'b0,\y_weight_1_2_reg_2036_reg[10] ,\tmp_80_reg_2057[0]_i_6_n_2 ,\tmp_80_reg_2057[0]_i_7_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[0]_i_2 
       (.I0(grp_getVal_fu_544_ap_return[3]),
        .I1(\reg_653_reg[7] [3]),
        .O(\x_weight_1_1_1_reg_2021[0]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[0]_i_3 
       (.I0(grp_getVal_fu_544_ap_return[2]),
        .I1(\reg_653_reg[7] [2]),
        .O(\x_weight_1_1_1_reg_2021[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[0]_i_4 
       (.I0(grp_getVal_fu_544_ap_return[1]),
        .I1(\reg_653_reg[7] [1]),
        .O(\x_weight_1_1_1_reg_2021[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[0]_i_5 
       (.I0(grp_getVal_fu_544_ap_return[0]),
        .I1(\reg_653_reg[7] [0]),
        .O(\x_weight_1_1_1_reg_2021[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[8]_i_11 
       (.I0(grp_getVal_fu_544_ap_return[7]),
        .I1(\reg_653_reg[7] [7]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[8]_i_12 
       (.I0(grp_getVal_fu_544_ap_return[6]),
        .I1(\reg_653_reg[7] [6]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[8]_i_13 
       (.I0(grp_getVal_fu_544_ap_return[5]),
        .I1(\reg_653_reg[7] [5]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_1_1_reg_2021[8]_i_14 
       (.I0(grp_getVal_fu_544_ap_return[4]),
        .I1(\reg_653_reg[7] [4]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_14_n_2 ));
  CARRY4 \x_weight_1_1_1_reg_2021_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_1_1_1_reg_2021_reg[0]_i_1_n_2 ,\x_weight_1_1_1_reg_2021_reg[0]_i_1_n_3 ,\x_weight_1_1_1_reg_2021_reg[0]_i_1_n_4 ,\x_weight_1_1_1_reg_2021_reg[0]_i_1_n_5 }),
        .CYINIT(1'b1),
        .DI(grp_getVal_fu_544_ap_return[3:0]),
        .O({x_weight_1_0_2_cast_fu_1127_p1[2:0],\x_weight_1_1_1_reg_2021_reg[0] }),
        .S({\x_weight_1_1_1_reg_2021[0]_i_2_n_2 ,\x_weight_1_1_1_reg_2021[0]_i_3_n_2 ,\x_weight_1_1_1_reg_2021[0]_i_4_n_2 ,\x_weight_1_1_1_reg_2021[0]_i_5_n_2 }));
  CARRY4 \x_weight_1_1_1_reg_2021_reg[10]_i_3 
       (.CI(\x_weight_1_1_1_reg_2021_reg[8]_i_10_n_2 ),
        .CO({\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \x_weight_1_1_1_reg_2021_reg[8]_i_10 
       (.CI(\x_weight_1_1_1_reg_2021_reg[0]_i_1_n_2 ),
        .CO({\x_weight_1_1_1_reg_2021_reg[8]_i_10_n_2 ,\x_weight_1_1_1_reg_2021_reg[8]_i_10_n_3 ,\x_weight_1_1_1_reg_2021_reg[8]_i_10_n_4 ,\x_weight_1_1_1_reg_2021_reg[8]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI(grp_getVal_fu_544_ap_return[7:4]),
        .O(x_weight_1_0_2_cast_fu_1127_p1[6:3]),
        .S({\x_weight_1_1_1_reg_2021[8]_i_11_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_12_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_13_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_14_n_2 }));
  LUT2 #(
    .INIT(4'hE)) 
    \x_weight_1_2_reg_2031[10]_i_2 
       (.I0(\x_weight_1_1_1_reg_2021_reg[9] [1]),
        .I1(grp_getVal_fu_544_ap_return[7]),
        .O(\x_weight_1_2_reg_2031[10]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \x_weight_1_2_reg_2031[10]_i_5 
       (.I0(grp_getVal_fu_544_ap_return[7]),
        .I1(\x_weight_1_1_1_reg_2021_reg[9] [1]),
        .I2(\x_weight_1_1_1_reg_2021_reg[9] [2]),
        .O(\x_weight_1_2_reg_2031[10]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \x_weight_1_2_reg_2031[10]_i_6 
       (.I0(\x_weight_1_1_1_reg_2021_reg[9] [0]),
        .I1(grp_getVal_fu_544_ap_return[6]),
        .I2(grp_getVal_fu_561_ap_return[6]),
        .I3(grp_getVal_fu_544_ap_return[7]),
        .I4(\x_weight_1_1_1_reg_2021_reg[9] [1]),
        .O(\x_weight_1_2_reg_2031[10]_i_6_n_2 ));
  CARRY4 \x_weight_1_2_reg_2031_reg[10]_i_1 
       (.CI(\x_weight_1_1_1_reg_2021_reg[6] ),
        .CO({\NLW_x_weight_1_2_reg_2031_reg[10]_i_1_CO_UNCONNECTED [3:2],\x_weight_1_2_reg_2031_reg[10]_i_1_n_4 ,\x_weight_1_2_reg_2031_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_weight_1_2_reg_2031[10]_i_2_n_2 ,\x_weight_1_1_1_reg_2021_reg[7] }),
        .O({\NLW_x_weight_1_2_reg_2031_reg[10]_i_1_O_UNCONNECTED [3],\x_weight_1_2_reg_2031_reg[10] }),
        .S({1'b0,\x_weight_1_1_1_reg_2021_reg[9]_0 ,\x_weight_1_2_reg_2031[10]_i_5_n_2 ,\x_weight_1_2_reg_2031[10]_i_6_n_2 }));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_weight_1_1_2_reg_2026[3]_i_2 
       (.I0(grp_getVal_fu_544_ap_return[2]),
        .I1(\tmp_68_reg_2016_reg[7] [1]),
        .I2(\reg_653_reg[7] [2]),
        .O(\y_weight_1_1_2_reg_2026[3]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_1_2_reg_2026[3]_i_3 
       (.I0(\reg_653_reg[7] [2]),
        .I1(grp_getVal_fu_544_ap_return[2]),
        .I2(\tmp_68_reg_2016_reg[7] [1]),
        .O(\y_weight_1_1_2_reg_2026[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_1_2_reg_2026[3]_i_4 
       (.I0(grp_getVal_fu_544_ap_return[3]),
        .I1(\tmp_68_reg_2016_reg[7] [2]),
        .I2(\reg_653_reg[7] [3]),
        .I3(\y_weight_1_1_2_reg_2026[3]_i_2_n_2 ),
        .O(\y_weight_1_1_2_reg_2026[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \y_weight_1_1_2_reg_2026[3]_i_5 
       (.I0(grp_getVal_fu_544_ap_return[2]),
        .I1(\tmp_68_reg_2016_reg[7] [1]),
        .I2(\reg_653_reg[7] [2]),
        .I3(\tmp_68_reg_2016_reg[7] [0]),
        .I4(grp_getVal_fu_544_ap_return[1]),
        .O(\y_weight_1_1_2_reg_2026[3]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_1_2_reg_2026[3]_i_6 
       (.I0(grp_getVal_fu_544_ap_return[1]),
        .I1(\tmp_68_reg_2016_reg[7] [0]),
        .I2(\reg_653_reg[7] [1]),
        .O(\y_weight_1_1_2_reg_2026[3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_weight_1_1_2_reg_2026[3]_i_7 
       (.I0(\reg_653_reg[7] [0]),
        .I1(grp_getVal_fu_544_ap_return[0]),
        .O(\y_weight_1_1_2_reg_2026[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_weight_1_1_2_reg_2026[7]_i_2 
       (.I0(grp_getVal_fu_544_ap_return[6]),
        .I1(\tmp_68_reg_2016_reg[7] [5]),
        .I2(\reg_653_reg[7] [6]),
        .O(\y_weight_1_1_2_reg_2026[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_weight_1_1_2_reg_2026[7]_i_3 
       (.I0(grp_getVal_fu_544_ap_return[5]),
        .I1(\tmp_68_reg_2016_reg[7] [4]),
        .I2(\reg_653_reg[7] [5]),
        .O(\y_weight_1_1_2_reg_2026[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_weight_1_1_2_reg_2026[7]_i_4 
       (.I0(grp_getVal_fu_544_ap_return[4]),
        .I1(\tmp_68_reg_2016_reg[7] [3]),
        .I2(\reg_653_reg[7] [4]),
        .O(\y_weight_1_1_2_reg_2026[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \y_weight_1_1_2_reg_2026[7]_i_5 
       (.I0(grp_getVal_fu_544_ap_return[3]),
        .I1(\tmp_68_reg_2016_reg[7] [2]),
        .I2(\reg_653_reg[7] [3]),
        .O(\y_weight_1_1_2_reg_2026[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_1_2_reg_2026[7]_i_6 
       (.I0(\y_weight_1_1_2_reg_2026[7]_i_2_n_2 ),
        .I1(\tmp_68_reg_2016_reg[7] [6]),
        .I2(grp_getVal_fu_544_ap_return[7]),
        .I3(\reg_653_reg[7] [7]),
        .O(\y_weight_1_1_2_reg_2026[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_1_2_reg_2026[7]_i_7 
       (.I0(grp_getVal_fu_544_ap_return[6]),
        .I1(\tmp_68_reg_2016_reg[7] [5]),
        .I2(\reg_653_reg[7] [6]),
        .I3(\y_weight_1_1_2_reg_2026[7]_i_3_n_2 ),
        .O(\y_weight_1_1_2_reg_2026[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_1_2_reg_2026[7]_i_8 
       (.I0(grp_getVal_fu_544_ap_return[5]),
        .I1(\tmp_68_reg_2016_reg[7] [4]),
        .I2(\reg_653_reg[7] [5]),
        .I3(\y_weight_1_1_2_reg_2026[7]_i_4_n_2 ),
        .O(\y_weight_1_1_2_reg_2026[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_1_1_2_reg_2026[7]_i_9 
       (.I0(grp_getVal_fu_544_ap_return[4]),
        .I1(\tmp_68_reg_2016_reg[7] [3]),
        .I2(\reg_653_reg[7] [4]),
        .I3(\y_weight_1_1_2_reg_2026[7]_i_5_n_2 ),
        .O(\y_weight_1_1_2_reg_2026[7]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \y_weight_1_1_2_reg_2026[9]_i_1 
       (.I0(\ap_CS_fsm_reg[31] [2]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\tmp_110_reg_1946_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_6_reg_1861_reg[0] ),
        .I4(tmp_5_reg_1857),
        .O(E));
  LUT4 #(
    .INIT(16'h17E8)) 
    \y_weight_1_1_2_reg_2026[9]_i_3 
       (.I0(\reg_653_reg[7] [7]),
        .I1(\tmp_68_reg_2016_reg[7] [6]),
        .I2(grp_getVal_fu_544_ap_return[7]),
        .I3(\tmp_68_reg_2016_reg[7] [7]),
        .O(\y_weight_1_1_2_reg_2026[9]_i_3_n_2 ));
  CARRY4 \y_weight_1_1_2_reg_2026_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y_weight_1_1_2_reg_2026_reg[3]_i_1_n_2 ,\y_weight_1_1_2_reg_2026_reg[3]_i_1_n_3 ,\y_weight_1_1_2_reg_2026_reg[3]_i_1_n_4 ,\y_weight_1_1_2_reg_2026_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\y_weight_1_1_2_reg_2026[3]_i_2_n_2 ,\y_weight_1_1_2_reg_2026[3]_i_3_n_2 ,\reg_653_reg[7] [1:0]}),
        .O(D[3:0]),
        .S({\y_weight_1_1_2_reg_2026[3]_i_4_n_2 ,\y_weight_1_1_2_reg_2026[3]_i_5_n_2 ,\y_weight_1_1_2_reg_2026[3]_i_6_n_2 ,\y_weight_1_1_2_reg_2026[3]_i_7_n_2 }));
  CARRY4 \y_weight_1_1_2_reg_2026_reg[7]_i_1 
       (.CI(\y_weight_1_1_2_reg_2026_reg[3]_i_1_n_2 ),
        .CO({\y_weight_1_1_2_reg_2026_reg[7]_i_1_n_2 ,\y_weight_1_1_2_reg_2026_reg[7]_i_1_n_3 ,\y_weight_1_1_2_reg_2026_reg[7]_i_1_n_4 ,\y_weight_1_1_2_reg_2026_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\y_weight_1_1_2_reg_2026[7]_i_2_n_2 ,\y_weight_1_1_2_reg_2026[7]_i_3_n_2 ,\y_weight_1_1_2_reg_2026[7]_i_4_n_2 ,\y_weight_1_1_2_reg_2026[7]_i_5_n_2 }),
        .O(D[7:4]),
        .S({\y_weight_1_1_2_reg_2026[7]_i_6_n_2 ,\y_weight_1_1_2_reg_2026[7]_i_7_n_2 ,\y_weight_1_1_2_reg_2026[7]_i_8_n_2 ,\y_weight_1_1_2_reg_2026[7]_i_9_n_2 }));
  CARRY4 \y_weight_1_1_2_reg_2026_reg[9]_i_2 
       (.CI(\y_weight_1_1_2_reg_2026_reg[7]_i_1_n_2 ),
        .CO({\NLW_y_weight_1_1_2_reg_2026_reg[9]_i_2_CO_UNCONNECTED [3:2],D[9],\NLW_y_weight_1_1_2_reg_2026_reg[9]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_68_reg_2016_reg[7] [7]}),
        .O({\NLW_y_weight_1_1_2_reg_2026_reg[9]_i_2_O_UNCONNECTED [3:1],D[8]}),
        .S({1'b0,1'b0,1'b1,\y_weight_1_1_2_reg_2026[9]_i_3_n_2 }));
endmodule

(* ORIG_REF_NAME = "getVal" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal_0
   (\Y_3_read_1_reg_215_reg[7]_0 ,
    \Y_2_read_1_reg_220_reg[0]_0 ,
    \tmp_109_reg_235_reg[0]_0 ,
    \x_weight_1_2_reg_2031_reg[10] ,
    grp_getVal_fu_561_ap_return,
    DI,
    D,
    \x_weight_1_1_1_reg_2021_reg[10] ,
    x_weight_1_2_fu_1189_p2,
    \x_weight_1_2_reg_2031_reg[10]_0 ,
    \tmp_77_reg_2051_reg[7] ,
    x_weight_1_2_2_fu_1226_p2,
    \tmp_112_reg_2062_reg[3] ,
    Q,
    \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ,
    \reg_614_pp0_iter1_reg_reg[7] ,
    \reg_600_reg[7] ,
    \reg_600_pp0_iter1_reg_reg[7] ,
    \reg_607_reg[7] ,
    \reg_607_pp0_iter1_reg_reg[7] ,
    \reg_593_reg[7] ,
    \reg_593_pp0_iter1_reg_reg[7] ,
    \reg_586_reg[7] ,
    \reg_586_pp0_iter1_reg_reg[7] ,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_17_reg_1937_pp0_iter1_reg_reg[0]_0 ,
    \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ,
    \tmp_6_reg_1861_reg[0] ,
    tmp_5_reg_1857,
    grp_getVal_fu_544_ap_return,
    \x_weight_1_1_1_reg_2021_reg[7] ,
    \y_weight_1_2_reg_2036_reg[1] ,
    x_weight_1_2_reg_2031,
    \y_weight_1_1_2_reg_2026_reg[9] ,
    S,
    x_weight_1_0_2_cast_fu_1127_p1,
    CO,
    E,
    ap_clk,
    \reg_630_reg[7] ,
    \reg_622_reg[7] ,
    \reg_638_reg[7] ,
    \reg_646_reg[7] );
  output \Y_3_read_1_reg_215_reg[7]_0 ;
  output \Y_2_read_1_reg_220_reg[0]_0 ;
  output \tmp_109_reg_235_reg[0]_0 ;
  output [0:0]\x_weight_1_2_reg_2031_reg[10] ;
  output [7:0]grp_getVal_fu_561_ap_return;
  output [1:0]DI;
  output [10:0]D;
  output [9:0]\x_weight_1_1_1_reg_2021_reg[10] ;
  output [7:0]x_weight_1_2_fu_1189_p2;
  output [0:0]\x_weight_1_2_reg_2031_reg[10]_0 ;
  output [7:0]\tmp_77_reg_2051_reg[7] ;
  output [10:0]x_weight_1_2_2_fu_1226_p2;
  output [1:0]\tmp_112_reg_2062_reg[3] ;
  input [7:0]Q;
  input \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  input [7:0]\reg_614_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_600_reg[7] ;
  input [7:0]\reg_600_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_607_reg[7] ;
  input [7:0]\reg_607_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_593_reg[7] ;
  input [7:0]\reg_593_pp0_iter1_reg_reg[7] ;
  input [7:0]\reg_586_reg[7] ;
  input [7:0]\reg_586_pp0_iter1_reg_reg[7] ;
  input [3:0]\ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter1_reg;
  input \tmp_17_reg_1937_pp0_iter1_reg_reg[0]_0 ;
  input \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  input \tmp_6_reg_1861_reg[0] ;
  input tmp_5_reg_1857;
  input [6:0]grp_getVal_fu_544_ap_return;
  input [7:0]\x_weight_1_1_1_reg_2021_reg[7] ;
  input [1:0]\y_weight_1_2_reg_2036_reg[1] ;
  input [10:0]x_weight_1_2_reg_2031;
  input [9:0]\y_weight_1_1_2_reg_2026_reg[9] ;
  input [1:0]S;
  input [6:0]x_weight_1_0_2_cast_fu_1127_p1;
  input [0:0]CO;
  input [0:0]E;
  input ap_clk;
  input [7:0]\reg_630_reg[7] ;
  input [7:0]\reg_622_reg[7] ;
  input [7:0]\reg_638_reg[7] ;
  input [7:0]\reg_646_reg[7] ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [1:0]S;
  wire [7:0]Y_0_read_1_reg_230;
  wire [7:0]Y_1_read_1_reg_225;
  wire [7:0]Y_2_read_1_reg_220;
  wire \Y_2_read_1_reg_220_reg[0]_0 ;
  wire [7:0]Y_3_read_1_reg_215;
  wire \Y_3_read_1_reg_215_reg[7]_0 ;
  wire [7:0]Y_4_read_1_reg_210;
  wire [7:0]Y_5_read_1_reg_205;
  wire [7:0]Y_6_read_1_reg_200;
  wire [7:0]Y_7_read_1_reg_195;
  wire [7:0]Y_8_read_1_reg_190;
  wire [3:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [6:0]grp_getVal_fu_544_ap_return;
  wire [7:0]grp_getVal_fu_561_Y_1_read;
  wire [7:0]grp_getVal_fu_561_Y_2_read;
  wire [7:0]grp_getVal_fu_561_Y_3_read;
  wire [7:0]grp_getVal_fu_561_Y_4_read;
  wire [7:0]grp_getVal_fu_561_Y_5_read;
  wire [7:0]grp_getVal_fu_561_ap_return;
  wire p_1_in;
  wire [7:0]\reg_586_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_586_reg[7] ;
  wire [7:0]\reg_593_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_593_reg[7] ;
  wire [7:0]\reg_600_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_600_reg[7] ;
  wire [7:0]\reg_607_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_607_reg[7] ;
  wire [7:0]\reg_614_pp0_iter1_reg_reg[7] ;
  wire [7:0]\reg_622_reg[7] ;
  wire [7:0]\reg_630_reg[7] ;
  wire [7:0]\reg_638_reg[7] ;
  wire [7:0]\reg_646_reg[7] ;
  wire [3:0]tmp_109_fu_170_p2;
  wire \tmp_109_reg_235_reg[0]_0 ;
  wire \tmp_109_reg_235_reg_n_2_[0] ;
  wire \tmp_109_reg_235_reg_n_2_[2] ;
  wire \tmp_109_reg_235_reg_n_2_[3] ;
  wire \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  wire [1:0]\tmp_112_reg_2062_reg[3] ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg[0]_0 ;
  wire tmp_5_reg_1857;
  wire \tmp_6_reg_1861_reg[0] ;
  wire \tmp_76_reg_2046[0]_i_10_n_2 ;
  wire \tmp_76_reg_2046[0]_i_11_n_2 ;
  wire \tmp_76_reg_2046[0]_i_12_n_2 ;
  wire \tmp_76_reg_2046[0]_i_13_n_2 ;
  wire \tmp_76_reg_2046[0]_i_6_n_2 ;
  wire \tmp_76_reg_2046[0]_i_7_n_2 ;
  wire \tmp_76_reg_2046[0]_i_8_n_2 ;
  wire \tmp_76_reg_2046[0]_i_9_n_2 ;
  wire \tmp_76_reg_2046_reg[0]_i_2_n_4 ;
  wire \tmp_76_reg_2046_reg[0]_i_2_n_5 ;
  wire \tmp_76_reg_2046_reg[0]_i_3_n_2 ;
  wire \tmp_76_reg_2046_reg[0]_i_3_n_3 ;
  wire \tmp_76_reg_2046_reg[0]_i_3_n_4 ;
  wire \tmp_76_reg_2046_reg[0]_i_3_n_5 ;
  wire \tmp_76_reg_2046_reg[0]_i_5_n_2 ;
  wire \tmp_76_reg_2046_reg[0]_i_5_n_3 ;
  wire \tmp_76_reg_2046_reg[0]_i_5_n_4 ;
  wire \tmp_76_reg_2046_reg[0]_i_5_n_5 ;
  wire \tmp_77_reg_2051[3]_i_2_n_2 ;
  wire \tmp_77_reg_2051[3]_i_3_n_2 ;
  wire \tmp_77_reg_2051[3]_i_4_n_2 ;
  wire \tmp_77_reg_2051[3]_i_5_n_2 ;
  wire \tmp_77_reg_2051[7]_i_2_n_2 ;
  wire \tmp_77_reg_2051[7]_i_3_n_2 ;
  wire \tmp_77_reg_2051[7]_i_4_n_2 ;
  wire \tmp_77_reg_2051[7]_i_5_n_2 ;
  wire \tmp_77_reg_2051_reg[3]_i_1_n_2 ;
  wire \tmp_77_reg_2051_reg[3]_i_1_n_3 ;
  wire \tmp_77_reg_2051_reg[3]_i_1_n_4 ;
  wire \tmp_77_reg_2051_reg[3]_i_1_n_5 ;
  wire [7:0]\tmp_77_reg_2051_reg[7] ;
  wire \tmp_77_reg_2051_reg[7]_i_1_n_3 ;
  wire \tmp_77_reg_2051_reg[7]_i_1_n_4 ;
  wire \tmp_77_reg_2051_reg[7]_i_1_n_5 ;
  wire [6:0]x_weight_1_0_2_cast_fu_1127_p1;
  wire \x_weight_1_1_1_reg_2021[10]_i_2_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_2_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_3_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_4_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_5_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_6_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_7_n_2 ;
  wire \x_weight_1_1_1_reg_2021[4]_i_8_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_2_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_3_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_4_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_5_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_6_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_7_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_8_n_2 ;
  wire \x_weight_1_1_1_reg_2021[8]_i_9_n_2 ;
  wire [9:0]\x_weight_1_1_1_reg_2021_reg[10] ;
  wire \x_weight_1_1_1_reg_2021_reg[10]_i_1_n_5 ;
  wire \x_weight_1_1_1_reg_2021_reg[4]_i_1_n_2 ;
  wire \x_weight_1_1_1_reg_2021_reg[4]_i_1_n_3 ;
  wire \x_weight_1_1_1_reg_2021_reg[4]_i_1_n_4 ;
  wire \x_weight_1_1_1_reg_2021_reg[4]_i_1_n_5 ;
  wire [7:0]\x_weight_1_1_1_reg_2021_reg[7] ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_1_n_2 ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_1_n_3 ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_1_n_4 ;
  wire \x_weight_1_1_1_reg_2021_reg[8]_i_1_n_5 ;
  wire [10:0]x_weight_1_2_2_fu_1226_p2;
  wire [7:0]x_weight_1_2_fu_1189_p2;
  wire [10:0]x_weight_1_2_reg_2031;
  wire \x_weight_1_2_reg_2031[0]_i_2_n_2 ;
  wire \x_weight_1_2_reg_2031[0]_i_3_n_2 ;
  wire \x_weight_1_2_reg_2031[0]_i_4_n_2 ;
  wire \x_weight_1_2_reg_2031[0]_i_5_n_2 ;
  wire \x_weight_1_2_reg_2031[0]_i_6_n_2 ;
  wire \x_weight_1_2_reg_2031[0]_i_7_n_2 ;
  wire \x_weight_1_2_reg_2031[0]_i_8_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_2_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_3_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_4_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_5_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_6_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_7_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_8_n_2 ;
  wire \x_weight_1_2_reg_2031[7]_i_9_n_2 ;
  wire \x_weight_1_2_reg_2031_reg[0]_i_1_n_2 ;
  wire \x_weight_1_2_reg_2031_reg[0]_i_1_n_3 ;
  wire \x_weight_1_2_reg_2031_reg[0]_i_1_n_4 ;
  wire \x_weight_1_2_reg_2031_reg[0]_i_1_n_5 ;
  wire [0:0]\x_weight_1_2_reg_2031_reg[10] ;
  wire [0:0]\x_weight_1_2_reg_2031_reg[10]_0 ;
  wire \x_weight_1_2_reg_2031_reg[7]_i_1_n_3 ;
  wire \x_weight_1_2_reg_2031_reg[7]_i_1_n_4 ;
  wire \x_weight_1_2_reg_2031_reg[7]_i_1_n_5 ;
  wire [9:0]\y_weight_1_1_2_reg_2026_reg[9] ;
  wire \y_weight_1_2_reg_2036[3]_i_2_n_2 ;
  wire \y_weight_1_2_reg_2036[3]_i_3_n_2 ;
  wire \y_weight_1_2_reg_2036[3]_i_4_n_2 ;
  wire \y_weight_1_2_reg_2036[3]_i_5_n_2 ;
  wire \y_weight_1_2_reg_2036[7]_i_2_n_2 ;
  wire \y_weight_1_2_reg_2036[7]_i_3_n_2 ;
  wire \y_weight_1_2_reg_2036[7]_i_4_n_2 ;
  wire \y_weight_1_2_reg_2036[7]_i_5_n_2 ;
  wire \y_weight_1_2_reg_2036_reg[10]_i_2_n_4 ;
  wire \y_weight_1_2_reg_2036_reg[10]_i_2_n_5 ;
  wire [1:0]\y_weight_1_2_reg_2036_reg[1] ;
  wire \y_weight_1_2_reg_2036_reg[3]_i_1_n_2 ;
  wire \y_weight_1_2_reg_2036_reg[3]_i_1_n_3 ;
  wire \y_weight_1_2_reg_2036_reg[3]_i_1_n_4 ;
  wire \y_weight_1_2_reg_2036_reg[3]_i_1_n_5 ;
  wire \y_weight_1_2_reg_2036_reg[7]_i_1_n_2 ;
  wire \y_weight_1_2_reg_2036_reg[7]_i_1_n_3 ;
  wire \y_weight_1_2_reg_2036_reg[7]_i_1_n_4 ;
  wire \y_weight_1_2_reg_2036_reg[7]_i_1_n_5 ;
  wire [3:2]\NLW_tmp_76_reg_2046_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_76_reg_2046_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_77_reg_2051_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_y_weight_1_2_reg_2036_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_weight_1_2_reg_2036_reg[10]_i_2_O_UNCONNECTED ;

  FDRE \Y_0_read_1_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [0]),
        .Q(Y_0_read_1_reg_230[0]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [1]),
        .Q(Y_0_read_1_reg_230[1]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [2]),
        .Q(Y_0_read_1_reg_230[2]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [3]),
        .Q(Y_0_read_1_reg_230[3]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [4]),
        .Q(Y_0_read_1_reg_230[4]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [5]),
        .Q(Y_0_read_1_reg_230[5]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [6]),
        .Q(Y_0_read_1_reg_230[6]),
        .R(1'b0));
  FDRE \Y_0_read_1_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_638_reg[7] [7]),
        .Q(Y_0_read_1_reg_230[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[0]_i_1__0 
       (.I0(\reg_586_reg[7] [0]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [0]),
        .O(grp_getVal_fu_561_Y_1_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[1]_i_1__0 
       (.I0(\reg_586_reg[7] [1]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [1]),
        .O(grp_getVal_fu_561_Y_1_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[2]_i_1__0 
       (.I0(\reg_586_reg[7] [2]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [2]),
        .O(grp_getVal_fu_561_Y_1_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[3]_i_1__0 
       (.I0(\reg_586_reg[7] [3]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [3]),
        .O(grp_getVal_fu_561_Y_1_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[4]_i_1__0 
       (.I0(\reg_586_reg[7] [4]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [4]),
        .O(grp_getVal_fu_561_Y_1_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[5]_i_1__0 
       (.I0(\reg_586_reg[7] [5]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [5]),
        .O(grp_getVal_fu_561_Y_1_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[6]_i_1__0 
       (.I0(\reg_586_reg[7] [6]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [6]),
        .O(grp_getVal_fu_561_Y_1_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_1_read_1_reg_225[7]_i_1__0 
       (.I0(\reg_586_reg[7] [7]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_586_pp0_iter1_reg_reg[7] [7]),
        .O(grp_getVal_fu_561_Y_1_read[7]));
  FDRE \Y_1_read_1_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[0]),
        .Q(Y_1_read_1_reg_225[0]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[1]),
        .Q(Y_1_read_1_reg_225[1]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[2]),
        .Q(Y_1_read_1_reg_225[2]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[3]),
        .Q(Y_1_read_1_reg_225[3]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[4]),
        .Q(Y_1_read_1_reg_225[4]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[5]),
        .Q(Y_1_read_1_reg_225[5]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[6]),
        .Q(Y_1_read_1_reg_225[6]),
        .R(1'b0));
  FDRE \Y_1_read_1_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_1_read[7]),
        .Q(Y_1_read_1_reg_225[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[0]_i_1__0 
       (.I0(\reg_593_reg[7] [0]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [0]),
        .O(grp_getVal_fu_561_Y_2_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[1]_i_1__0 
       (.I0(\reg_593_reg[7] [1]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [1]),
        .O(grp_getVal_fu_561_Y_2_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[2]_i_1__0 
       (.I0(\reg_593_reg[7] [2]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [2]),
        .O(grp_getVal_fu_561_Y_2_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[3]_i_1__0 
       (.I0(\reg_593_reg[7] [3]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [3]),
        .O(grp_getVal_fu_561_Y_2_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[4]_i_1__0 
       (.I0(\reg_593_reg[7] [4]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [4]),
        .O(grp_getVal_fu_561_Y_2_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[5]_i_1__0 
       (.I0(\reg_593_reg[7] [5]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [5]),
        .O(grp_getVal_fu_561_Y_2_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[6]_i_1__0 
       (.I0(\reg_593_reg[7] [6]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [6]),
        .O(grp_getVal_fu_561_Y_2_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_2_read_1_reg_220[7]_i_1__0 
       (.I0(\reg_593_reg[7] [7]),
        .I1(\Y_2_read_1_reg_220_reg[0]_0 ),
        .I2(\reg_593_pp0_iter1_reg_reg[7] [7]),
        .O(grp_getVal_fu_561_Y_2_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \Y_2_read_1_reg_220[7]_i_2 
       (.I0(\ap_CS_fsm_reg[13] [1]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\ap_CS_fsm_reg[13] [2]),
        .I3(\tmp_109_reg_235_reg[0]_0 ),
        .O(\Y_2_read_1_reg_220_reg[0]_0 ));
  FDRE \Y_2_read_1_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[0]),
        .Q(Y_2_read_1_reg_220[0]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[1]),
        .Q(Y_2_read_1_reg_220[1]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[2]),
        .Q(Y_2_read_1_reg_220[2]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[3]),
        .Q(Y_2_read_1_reg_220[3]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[4]),
        .Q(Y_2_read_1_reg_220[4]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[5]),
        .Q(Y_2_read_1_reg_220[5]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[6]),
        .Q(Y_2_read_1_reg_220[6]),
        .R(1'b0));
  FDRE \Y_2_read_1_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_2_read[7]),
        .Q(Y_2_read_1_reg_220[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[0]_i_1__0 
       (.I0(\reg_600_reg[7] [0]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [0]),
        .O(grp_getVal_fu_561_Y_3_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[1]_i_1__0 
       (.I0(\reg_600_reg[7] [1]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [1]),
        .O(grp_getVal_fu_561_Y_3_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[2]_i_1__0 
       (.I0(\reg_600_reg[7] [2]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [2]),
        .O(grp_getVal_fu_561_Y_3_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[3]_i_1__0 
       (.I0(\reg_600_reg[7] [3]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [3]),
        .O(grp_getVal_fu_561_Y_3_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[4]_i_1__0 
       (.I0(\reg_600_reg[7] [4]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [4]),
        .O(grp_getVal_fu_561_Y_3_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[5]_i_1__0 
       (.I0(\reg_600_reg[7] [5]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [5]),
        .O(grp_getVal_fu_561_Y_3_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[6]_i_1__0 
       (.I0(\reg_600_reg[7] [6]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [6]),
        .O(grp_getVal_fu_561_Y_3_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_3_read_1_reg_215[7]_i_1__0 
       (.I0(\reg_600_reg[7] [7]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_600_pp0_iter1_reg_reg[7] [7]),
        .O(grp_getVal_fu_561_Y_3_read[7]));
  FDRE \Y_3_read_1_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[0]),
        .Q(Y_3_read_1_reg_215[0]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[1]),
        .Q(Y_3_read_1_reg_215[1]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[2]),
        .Q(Y_3_read_1_reg_215[2]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[3]),
        .Q(Y_3_read_1_reg_215[3]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[4]),
        .Q(Y_3_read_1_reg_215[4]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[5]),
        .Q(Y_3_read_1_reg_215[5]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[6]),
        .Q(Y_3_read_1_reg_215[6]),
        .R(1'b0));
  FDRE \Y_3_read_1_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_3_read[7]),
        .Q(Y_3_read_1_reg_215[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[0]_i_1__0 
       (.I0(\reg_607_reg[7] [0]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [0]),
        .O(grp_getVal_fu_561_Y_4_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[1]_i_1__0 
       (.I0(\reg_607_reg[7] [1]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [1]),
        .O(grp_getVal_fu_561_Y_4_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[2]_i_1__0 
       (.I0(\reg_607_reg[7] [2]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [2]),
        .O(grp_getVal_fu_561_Y_4_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[3]_i_1__0 
       (.I0(\reg_607_reg[7] [3]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [3]),
        .O(grp_getVal_fu_561_Y_4_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[4]_i_1__0 
       (.I0(\reg_607_reg[7] [4]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [4]),
        .O(grp_getVal_fu_561_Y_4_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[5]_i_1__0 
       (.I0(\reg_607_reg[7] [5]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [5]),
        .O(grp_getVal_fu_561_Y_4_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[6]_i_1__0 
       (.I0(\reg_607_reg[7] [6]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [6]),
        .O(grp_getVal_fu_561_Y_4_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_4_read_1_reg_210[7]_i_1__0 
       (.I0(\reg_607_reg[7] [7]),
        .I1(\Y_3_read_1_reg_215_reg[7]_0 ),
        .I2(\reg_607_pp0_iter1_reg_reg[7] [7]),
        .O(grp_getVal_fu_561_Y_4_read[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \Y_4_read_1_reg_210[7]_i_2 
       (.I0(\ap_CS_fsm_reg[13] [2]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\tmp_109_reg_235_reg[0]_0 ),
        .O(\Y_3_read_1_reg_215_reg[7]_0 ));
  FDRE \Y_4_read_1_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[0]),
        .Q(Y_4_read_1_reg_210[0]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[1]),
        .Q(Y_4_read_1_reg_210[1]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[2]),
        .Q(Y_4_read_1_reg_210[2]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[3]),
        .Q(Y_4_read_1_reg_210[3]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[4]),
        .Q(Y_4_read_1_reg_210[4]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[5]),
        .Q(Y_4_read_1_reg_210[5]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[6]),
        .Q(Y_4_read_1_reg_210[6]),
        .R(1'b0));
  FDRE \Y_4_read_1_reg_210_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_4_read[7]),
        .Q(Y_4_read_1_reg_210[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [0]),
        .O(grp_getVal_fu_561_Y_5_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [1]),
        .O(grp_getVal_fu_561_Y_5_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [2]),
        .O(grp_getVal_fu_561_Y_5_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [3]),
        .O(grp_getVal_fu_561_Y_5_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [4]),
        .O(grp_getVal_fu_561_Y_5_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [5]),
        .O(grp_getVal_fu_561_Y_5_read[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [6]),
        .O(grp_getVal_fu_561_Y_5_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Y_5_read_1_reg_205[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I2(\reg_614_pp0_iter1_reg_reg[7] [7]),
        .O(grp_getVal_fu_561_Y_5_read[7]));
  FDRE \Y_5_read_1_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[0]),
        .Q(Y_5_read_1_reg_205[0]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[1]),
        .Q(Y_5_read_1_reg_205[1]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[2]),
        .Q(Y_5_read_1_reg_205[2]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[3]),
        .Q(Y_5_read_1_reg_205[3]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[4]),
        .Q(Y_5_read_1_reg_205[4]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[5]),
        .Q(Y_5_read_1_reg_205[5]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[6]),
        .Q(Y_5_read_1_reg_205[6]),
        .R(1'b0));
  FDRE \Y_5_read_1_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_getVal_fu_561_Y_5_read[7]),
        .Q(Y_5_read_1_reg_205[7]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [0]),
        .Q(Y_6_read_1_reg_200[0]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [1]),
        .Q(Y_6_read_1_reg_200[1]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [2]),
        .Q(Y_6_read_1_reg_200[2]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [3]),
        .Q(Y_6_read_1_reg_200[3]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [4]),
        .Q(Y_6_read_1_reg_200[4]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [5]),
        .Q(Y_6_read_1_reg_200[5]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [6]),
        .Q(Y_6_read_1_reg_200[6]),
        .R(1'b0));
  FDRE \Y_6_read_1_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_622_reg[7] [7]),
        .Q(Y_6_read_1_reg_200[7]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [0]),
        .Q(Y_7_read_1_reg_195[0]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [1]),
        .Q(Y_7_read_1_reg_195[1]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [2]),
        .Q(Y_7_read_1_reg_195[2]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [3]),
        .Q(Y_7_read_1_reg_195[3]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [4]),
        .Q(Y_7_read_1_reg_195[4]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [5]),
        .Q(Y_7_read_1_reg_195[5]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [6]),
        .Q(Y_7_read_1_reg_195[6]),
        .R(1'b0));
  FDRE \Y_7_read_1_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_630_reg[7] [7]),
        .Q(Y_7_read_1_reg_195[7]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [0]),
        .Q(Y_8_read_1_reg_190[0]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [1]),
        .Q(Y_8_read_1_reg_190[1]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [2]),
        .Q(Y_8_read_1_reg_190[2]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [3]),
        .Q(Y_8_read_1_reg_190[3]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [4]),
        .Q(Y_8_read_1_reg_190[4]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [5]),
        .Q(Y_8_read_1_reg_190[5]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [6]),
        .Q(Y_8_read_1_reg_190[6]),
        .R(1'b0));
  FDRE \Y_8_read_1_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_646_reg[7] [7]),
        .Q(Y_8_read_1_reg_190[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mux_bkb sobel_filter_mux_bkb_U1
       (.DI(grp_getVal_fu_561_ap_return[3:0]),
        .Q(Y_8_read_1_reg_190),
        .\Y_0_read_1_reg_230_reg[7] (Y_0_read_1_reg_230),
        .\Y_1_read_1_reg_225_reg[7] (Y_1_read_1_reg_225),
        .\Y_2_read_1_reg_220_reg[7] (Y_2_read_1_reg_220),
        .\Y_3_read_1_reg_215_reg[7] (Y_3_read_1_reg_215),
        .\Y_4_read_1_reg_210_reg[7] (Y_4_read_1_reg_210),
        .\Y_5_read_1_reg_205_reg[7] (Y_5_read_1_reg_205),
        .\Y_6_read_1_reg_200_reg[7] (Y_6_read_1_reg_200),
        .\Y_7_read_1_reg_195_reg[7] (Y_7_read_1_reg_195),
        .\tmp_109_reg_235_reg[3] ({\tmp_109_reg_235_reg_n_2_[3] ,\tmp_109_reg_235_reg_n_2_[2] ,p_1_in,\tmp_109_reg_235_reg_n_2_[0] }),
        .\tmp_68_reg_2016_reg[6] (grp_getVal_fu_561_ap_return[6:4]),
        .\tmp_68_reg_2016_reg[7] (grp_getVal_fu_561_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h000000E0)) 
    \tmp_109_reg_235[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[13] [1]),
        .I1(\ap_CS_fsm_reg[13] [0]),
        .I2(\tmp_109_reg_235_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[13] [3]),
        .I4(\ap_CS_fsm_reg[13] [2]),
        .O(tmp_109_fu_170_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0000F040)) 
    \tmp_109_reg_235[1]_i_1 
       (.I0(\ap_CS_fsm_reg[13] [1]),
        .I1(\ap_CS_fsm_reg[13] [0]),
        .I2(\tmp_109_reg_235_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .O(tmp_109_fu_170_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    \tmp_109_reg_235[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[13] [1]),
        .I1(\ap_CS_fsm_reg[13] [0]),
        .I2(\tmp_109_reg_235_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .O(tmp_109_fu_170_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_109_reg_235[3]_i_2__0 
       (.I0(\tmp_109_reg_235_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .O(tmp_109_fu_170_p2[3]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_109_reg_235[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg[0]_0 ),
        .I2(\tmp_110_reg_1946_pp0_iter1_reg_reg[0] ),
        .I3(\tmp_6_reg_1861_reg[0] ),
        .I4(tmp_5_reg_1857),
        .O(\tmp_109_reg_235_reg[0]_0 ));
  FDRE \tmp_109_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_109_fu_170_p2[0]),
        .Q(\tmp_109_reg_235_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_109_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_109_fu_170_p2[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \tmp_109_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_109_fu_170_p2[2]),
        .Q(\tmp_109_reg_235_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_109_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_109_fu_170_p2[3]),
        .Q(\tmp_109_reg_235_reg_n_2_[3] ),
        .R(1'b0));
  (* HLUTNM = "lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_112_reg_2062[3]_i_4 
       (.I0(\y_weight_1_2_reg_2036_reg[1] [0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_112_reg_2062[3]_i_5 
       (.I0(grp_getVal_fu_561_ap_return[0]),
        .I1(\y_weight_1_2_reg_2036_reg[1] [0]),
        .O(DI[0]));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_112_reg_2062[3]_i_8 
       (.I0(grp_getVal_fu_544_ap_return[0]),
        .I1(grp_getVal_fu_561_ap_return[1]),
        .I2(\y_weight_1_2_reg_2036_reg[1] [1]),
        .I3(DI[1]),
        .O(\tmp_112_reg_2062_reg[3] [1]));
  (* HLUTNM = "lutpair23" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_112_reg_2062[3]_i_9 
       (.I0(\y_weight_1_2_reg_2036_reg[1] [0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\tmp_112_reg_2062_reg[3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_10 
       (.I0(x_weight_1_2_reg_2031[3]),
        .I1(grp_getVal_fu_561_ap_return[3]),
        .O(\tmp_76_reg_2046[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_11 
       (.I0(x_weight_1_2_reg_2031[2]),
        .I1(grp_getVal_fu_561_ap_return[2]),
        .O(\tmp_76_reg_2046[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_12 
       (.I0(x_weight_1_2_reg_2031[1]),
        .I1(grp_getVal_fu_561_ap_return[1]),
        .O(\tmp_76_reg_2046[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_13 
       (.I0(x_weight_1_2_reg_2031[0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\tmp_76_reg_2046[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_6 
       (.I0(x_weight_1_2_reg_2031[7]),
        .I1(grp_getVal_fu_561_ap_return[7]),
        .O(\tmp_76_reg_2046[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_7 
       (.I0(x_weight_1_2_reg_2031[6]),
        .I1(grp_getVal_fu_561_ap_return[6]),
        .O(\tmp_76_reg_2046[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_8 
       (.I0(x_weight_1_2_reg_2031[5]),
        .I1(grp_getVal_fu_561_ap_return[5]),
        .O(\tmp_76_reg_2046[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_76_reg_2046[0]_i_9 
       (.I0(x_weight_1_2_reg_2031[4]),
        .I1(grp_getVal_fu_561_ap_return[4]),
        .O(\tmp_76_reg_2046[0]_i_9_n_2 ));
  CARRY4 \tmp_76_reg_2046_reg[0]_i_2 
       (.CI(\tmp_76_reg_2046_reg[0]_i_3_n_2 ),
        .CO({\NLW_tmp_76_reg_2046_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_76_reg_2046_reg[0]_i_2_n_4 ,\tmp_76_reg_2046_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_76_reg_2046_reg[0]_i_2_O_UNCONNECTED [3],x_weight_1_2_2_fu_1226_p2[10:8]}),
        .S({1'b0,x_weight_1_2_reg_2031[10:8]}));
  CARRY4 \tmp_76_reg_2046_reg[0]_i_3 
       (.CI(\tmp_76_reg_2046_reg[0]_i_5_n_2 ),
        .CO({\tmp_76_reg_2046_reg[0]_i_3_n_2 ,\tmp_76_reg_2046_reg[0]_i_3_n_3 ,\tmp_76_reg_2046_reg[0]_i_3_n_4 ,\tmp_76_reg_2046_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI(x_weight_1_2_reg_2031[7:4]),
        .O(x_weight_1_2_2_fu_1226_p2[7:4]),
        .S({\tmp_76_reg_2046[0]_i_6_n_2 ,\tmp_76_reg_2046[0]_i_7_n_2 ,\tmp_76_reg_2046[0]_i_8_n_2 ,\tmp_76_reg_2046[0]_i_9_n_2 }));
  CARRY4 \tmp_76_reg_2046_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\tmp_76_reg_2046_reg[0]_i_5_n_2 ,\tmp_76_reg_2046_reg[0]_i_5_n_3 ,\tmp_76_reg_2046_reg[0]_i_5_n_4 ,\tmp_76_reg_2046_reg[0]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI(x_weight_1_2_reg_2031[3:0]),
        .O(x_weight_1_2_2_fu_1226_p2[3:0]),
        .S({\tmp_76_reg_2046[0]_i_10_n_2 ,\tmp_76_reg_2046[0]_i_11_n_2 ,\tmp_76_reg_2046[0]_i_12_n_2 ,\tmp_76_reg_2046[0]_i_13_n_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[3]_i_2 
       (.I0(grp_getVal_fu_561_ap_return[3]),
        .I1(x_weight_1_2_reg_2031[3]),
        .O(\tmp_77_reg_2051[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[3]_i_3 
       (.I0(grp_getVal_fu_561_ap_return[2]),
        .I1(x_weight_1_2_reg_2031[2]),
        .O(\tmp_77_reg_2051[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[3]_i_4 
       (.I0(grp_getVal_fu_561_ap_return[1]),
        .I1(x_weight_1_2_reg_2031[1]),
        .O(\tmp_77_reg_2051[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[3]_i_5 
       (.I0(grp_getVal_fu_561_ap_return[0]),
        .I1(x_weight_1_2_reg_2031[0]),
        .O(\tmp_77_reg_2051[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[7]_i_2 
       (.I0(grp_getVal_fu_561_ap_return[7]),
        .I1(x_weight_1_2_reg_2031[7]),
        .O(\tmp_77_reg_2051[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[7]_i_3 
       (.I0(grp_getVal_fu_561_ap_return[6]),
        .I1(x_weight_1_2_reg_2031[6]),
        .O(\tmp_77_reg_2051[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[7]_i_4 
       (.I0(grp_getVal_fu_561_ap_return[5]),
        .I1(x_weight_1_2_reg_2031[5]),
        .O(\tmp_77_reg_2051[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_77_reg_2051[7]_i_5 
       (.I0(grp_getVal_fu_561_ap_return[4]),
        .I1(x_weight_1_2_reg_2031[4]),
        .O(\tmp_77_reg_2051[7]_i_5_n_2 ));
  CARRY4 \tmp_77_reg_2051_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_77_reg_2051_reg[3]_i_1_n_2 ,\tmp_77_reg_2051_reg[3]_i_1_n_3 ,\tmp_77_reg_2051_reg[3]_i_1_n_4 ,\tmp_77_reg_2051_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(grp_getVal_fu_561_ap_return[3:0]),
        .O(\tmp_77_reg_2051_reg[7] [3:0]),
        .S({\tmp_77_reg_2051[3]_i_2_n_2 ,\tmp_77_reg_2051[3]_i_3_n_2 ,\tmp_77_reg_2051[3]_i_4_n_2 ,\tmp_77_reg_2051[3]_i_5_n_2 }));
  CARRY4 \tmp_77_reg_2051_reg[7]_i_1 
       (.CI(\tmp_77_reg_2051_reg[3]_i_1_n_2 ),
        .CO({\NLW_tmp_77_reg_2051_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_77_reg_2051_reg[7]_i_1_n_3 ,\tmp_77_reg_2051_reg[7]_i_1_n_4 ,\tmp_77_reg_2051_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_getVal_fu_561_ap_return[6:4]}),
        .O(\tmp_77_reg_2051_reg[7] [7:4]),
        .S({\tmp_77_reg_2051[7]_i_2_n_2 ,\tmp_77_reg_2051[7]_i_3_n_2 ,\tmp_77_reg_2051[7]_i_4_n_2 ,\tmp_77_reg_2051[7]_i_5_n_2 }));
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_1_1_1_reg_2021[10]_i_2 
       (.I0(CO),
        .I1(grp_getVal_fu_561_ap_return[7]),
        .O(\x_weight_1_1_1_reg_2021[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_2021[4]_i_2 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[2]),
        .I1(grp_getVal_fu_561_ap_return[2]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_2021[4]_i_3 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[1]),
        .I1(grp_getVal_fu_561_ap_return[1]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_1_1_1_reg_2021[4]_i_4 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_2021[4]_i_5 
       (.I0(grp_getVal_fu_561_ap_return[2]),
        .I1(x_weight_1_0_2_cast_fu_1127_p1[2]),
        .I2(grp_getVal_fu_561_ap_return[3]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[3]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_2021[4]_i_6 
       (.I0(grp_getVal_fu_561_ap_return[1]),
        .I1(x_weight_1_0_2_cast_fu_1127_p1[1]),
        .I2(grp_getVal_fu_561_ap_return[2]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[2]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \x_weight_1_1_1_reg_2021[4]_i_7 
       (.I0(grp_getVal_fu_561_ap_return[0]),
        .I1(x_weight_1_0_2_cast_fu_1127_p1[0]),
        .I2(grp_getVal_fu_561_ap_return[1]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[1]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_1_1_1_reg_2021[4]_i_8 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\x_weight_1_1_1_reg_2021[4]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_1_1_1_reg_2021[8]_i_2 
       (.I0(CO),
        .I1(grp_getVal_fu_561_ap_return[7]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_2021[8]_i_3 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[5]),
        .I1(grp_getVal_fu_561_ap_return[5]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_2021[8]_i_4 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[4]),
        .I1(grp_getVal_fu_561_ap_return[4]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_weight_1_1_1_reg_2021[8]_i_5 
       (.I0(x_weight_1_0_2_cast_fu_1127_p1[3]),
        .I1(grp_getVal_fu_561_ap_return[3]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \x_weight_1_1_1_reg_2021[8]_i_6 
       (.I0(grp_getVal_fu_561_ap_return[7]),
        .I1(CO),
        .I2(grp_getVal_fu_561_ap_return[6]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[6]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_2021[8]_i_7 
       (.I0(grp_getVal_fu_561_ap_return[5]),
        .I1(x_weight_1_0_2_cast_fu_1127_p1[5]),
        .I2(grp_getVal_fu_561_ap_return[6]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[6]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_2021[8]_i_8 
       (.I0(grp_getVal_fu_561_ap_return[4]),
        .I1(x_weight_1_0_2_cast_fu_1127_p1[4]),
        .I2(grp_getVal_fu_561_ap_return[5]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[5]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \x_weight_1_1_1_reg_2021[8]_i_9 
       (.I0(grp_getVal_fu_561_ap_return[3]),
        .I1(x_weight_1_0_2_cast_fu_1127_p1[3]),
        .I2(grp_getVal_fu_561_ap_return[4]),
        .I3(x_weight_1_0_2_cast_fu_1127_p1[4]),
        .O(\x_weight_1_1_1_reg_2021[8]_i_9_n_2 ));
  CARRY4 \x_weight_1_1_1_reg_2021_reg[10]_i_1 
       (.CI(\x_weight_1_1_1_reg_2021_reg[8]_i_1_n_2 ),
        .CO({\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_1_CO_UNCONNECTED [3:1],\x_weight_1_1_1_reg_2021_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_weight_1_1_1_reg_2021_reg[10]_i_1_O_UNCONNECTED [3:2],\x_weight_1_1_1_reg_2021_reg[10] [9:8]}),
        .S({1'b0,1'b0,1'b1,\x_weight_1_1_1_reg_2021[10]_i_2_n_2 }));
  CARRY4 \x_weight_1_1_1_reg_2021_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_1_1_1_reg_2021_reg[4]_i_1_n_2 ,\x_weight_1_1_1_reg_2021_reg[4]_i_1_n_3 ,\x_weight_1_1_1_reg_2021_reg[4]_i_1_n_4 ,\x_weight_1_1_1_reg_2021_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\x_weight_1_1_1_reg_2021[4]_i_2_n_2 ,\x_weight_1_1_1_reg_2021[4]_i_3_n_2 ,\x_weight_1_1_1_reg_2021[4]_i_4_n_2 ,1'b0}),
        .O(\x_weight_1_1_1_reg_2021_reg[10] [3:0]),
        .S({\x_weight_1_1_1_reg_2021[4]_i_5_n_2 ,\x_weight_1_1_1_reg_2021[4]_i_6_n_2 ,\x_weight_1_1_1_reg_2021[4]_i_7_n_2 ,\x_weight_1_1_1_reg_2021[4]_i_8_n_2 }));
  CARRY4 \x_weight_1_1_1_reg_2021_reg[8]_i_1 
       (.CI(\x_weight_1_1_1_reg_2021_reg[4]_i_1_n_2 ),
        .CO({\x_weight_1_1_1_reg_2021_reg[8]_i_1_n_2 ,\x_weight_1_1_1_reg_2021_reg[8]_i_1_n_3 ,\x_weight_1_1_1_reg_2021_reg[8]_i_1_n_4 ,\x_weight_1_1_1_reg_2021_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\x_weight_1_1_1_reg_2021[8]_i_2_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_3_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_4_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_5_n_2 }),
        .O(\x_weight_1_1_1_reg_2021_reg[10] [7:4]),
        .S({\x_weight_1_1_1_reg_2021[8]_i_6_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_7_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_8_n_2 ,\x_weight_1_1_1_reg_2021[8]_i_9_n_2 }));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[0]_i_2 
       (.I0(grp_getVal_fu_561_ap_return[2]),
        .I1(grp_getVal_fu_544_ap_return[1]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [2]),
        .O(\x_weight_1_2_reg_2031[0]_i_2_n_2 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[0]_i_3 
       (.I0(grp_getVal_fu_561_ap_return[1]),
        .I1(grp_getVal_fu_544_ap_return[0]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [1]),
        .O(\x_weight_1_2_reg_2031[0]_i_3_n_2 ));
  (* HLUTNM = "lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \x_weight_1_2_reg_2031[0]_i_4 
       (.I0(\x_weight_1_1_1_reg_2021_reg[7] [0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\x_weight_1_2_reg_2031[0]_i_4_n_2 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[0]_i_5 
       (.I0(grp_getVal_fu_561_ap_return[3]),
        .I1(grp_getVal_fu_544_ap_return[2]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [3]),
        .I3(\x_weight_1_2_reg_2031[0]_i_2_n_2 ),
        .O(\x_weight_1_2_reg_2031[0]_i_5_n_2 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[0]_i_6 
       (.I0(grp_getVal_fu_561_ap_return[2]),
        .I1(grp_getVal_fu_544_ap_return[1]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [2]),
        .I3(\x_weight_1_2_reg_2031[0]_i_3_n_2 ),
        .O(\x_weight_1_2_reg_2031[0]_i_6_n_2 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[0]_i_7 
       (.I0(grp_getVal_fu_561_ap_return[1]),
        .I1(grp_getVal_fu_544_ap_return[0]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [1]),
        .I3(\x_weight_1_2_reg_2031[0]_i_4_n_2 ),
        .O(\x_weight_1_2_reg_2031[0]_i_7_n_2 ));
  (* HLUTNM = "lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_1_2_reg_2031[0]_i_8 
       (.I0(\x_weight_1_1_1_reg_2021_reg[7] [0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\x_weight_1_2_reg_2031[0]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[10]_i_3 
       (.I0(grp_getVal_fu_561_ap_return[7]),
        .I1(grp_getVal_fu_544_ap_return[6]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [7]),
        .O(\x_weight_1_2_reg_2031_reg[10] ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[7]_i_2 
       (.I0(grp_getVal_fu_561_ap_return[6]),
        .I1(grp_getVal_fu_544_ap_return[5]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [6]),
        .O(\x_weight_1_2_reg_2031[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[7]_i_3 
       (.I0(grp_getVal_fu_561_ap_return[5]),
        .I1(grp_getVal_fu_544_ap_return[4]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [5]),
        .O(\x_weight_1_2_reg_2031[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[7]_i_4 
       (.I0(grp_getVal_fu_561_ap_return[4]),
        .I1(grp_getVal_fu_544_ap_return[3]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [4]),
        .O(\x_weight_1_2_reg_2031[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \x_weight_1_2_reg_2031[7]_i_5 
       (.I0(grp_getVal_fu_561_ap_return[3]),
        .I1(grp_getVal_fu_544_ap_return[2]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [3]),
        .O(\x_weight_1_2_reg_2031[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[7]_i_6 
       (.I0(\x_weight_1_2_reg_2031[7]_i_2_n_2 ),
        .I1(grp_getVal_fu_544_ap_return[6]),
        .I2(grp_getVal_fu_561_ap_return[7]),
        .I3(\x_weight_1_1_1_reg_2021_reg[7] [7]),
        .O(\x_weight_1_2_reg_2031[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[7]_i_7 
       (.I0(grp_getVal_fu_561_ap_return[6]),
        .I1(grp_getVal_fu_544_ap_return[5]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [6]),
        .I3(\x_weight_1_2_reg_2031[7]_i_3_n_2 ),
        .O(\x_weight_1_2_reg_2031[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[7]_i_8 
       (.I0(grp_getVal_fu_561_ap_return[5]),
        .I1(grp_getVal_fu_544_ap_return[4]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [5]),
        .I3(\x_weight_1_2_reg_2031[7]_i_4_n_2 ),
        .O(\x_weight_1_2_reg_2031[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \x_weight_1_2_reg_2031[7]_i_9 
       (.I0(grp_getVal_fu_561_ap_return[4]),
        .I1(grp_getVal_fu_544_ap_return[3]),
        .I2(\x_weight_1_1_1_reg_2021_reg[7] [4]),
        .I3(\x_weight_1_2_reg_2031[7]_i_5_n_2 ),
        .O(\x_weight_1_2_reg_2031[7]_i_9_n_2 ));
  CARRY4 \x_weight_1_2_reg_2031_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_1_2_reg_2031_reg[0]_i_1_n_2 ,\x_weight_1_2_reg_2031_reg[0]_i_1_n_3 ,\x_weight_1_2_reg_2031_reg[0]_i_1_n_4 ,\x_weight_1_2_reg_2031_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\x_weight_1_2_reg_2031[0]_i_2_n_2 ,\x_weight_1_2_reg_2031[0]_i_3_n_2 ,\x_weight_1_2_reg_2031[0]_i_4_n_2 ,1'b0}),
        .O(x_weight_1_2_fu_1189_p2[3:0]),
        .S({\x_weight_1_2_reg_2031[0]_i_5_n_2 ,\x_weight_1_2_reg_2031[0]_i_6_n_2 ,\x_weight_1_2_reg_2031[0]_i_7_n_2 ,\x_weight_1_2_reg_2031[0]_i_8_n_2 }));
  CARRY4 \x_weight_1_2_reg_2031_reg[7]_i_1 
       (.CI(\x_weight_1_2_reg_2031_reg[0]_i_1_n_2 ),
        .CO({\x_weight_1_2_reg_2031_reg[10]_0 ,\x_weight_1_2_reg_2031_reg[7]_i_1_n_3 ,\x_weight_1_2_reg_2031_reg[7]_i_1_n_4 ,\x_weight_1_2_reg_2031_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\x_weight_1_2_reg_2031[7]_i_2_n_2 ,\x_weight_1_2_reg_2031[7]_i_3_n_2 ,\x_weight_1_2_reg_2031[7]_i_4_n_2 ,\x_weight_1_2_reg_2031[7]_i_5_n_2 }),
        .O(x_weight_1_2_fu_1189_p2[7:4]),
        .S({\x_weight_1_2_reg_2031[7]_i_6_n_2 ,\x_weight_1_2_reg_2031[7]_i_7_n_2 ,\x_weight_1_2_reg_2031[7]_i_8_n_2 ,\x_weight_1_2_reg_2031[7]_i_9_n_2 }));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[3]_i_2 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [3]),
        .I1(grp_getVal_fu_561_ap_return[3]),
        .O(\y_weight_1_2_reg_2036[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[3]_i_3 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [2]),
        .I1(grp_getVal_fu_561_ap_return[2]),
        .O(\y_weight_1_2_reg_2036[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[3]_i_4 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [1]),
        .I1(grp_getVal_fu_561_ap_return[1]),
        .O(\y_weight_1_2_reg_2036[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[3]_i_5 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [0]),
        .I1(grp_getVal_fu_561_ap_return[0]),
        .O(\y_weight_1_2_reg_2036[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[7]_i_2 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [7]),
        .I1(grp_getVal_fu_561_ap_return[7]),
        .O(\y_weight_1_2_reg_2036[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[7]_i_3 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [6]),
        .I1(grp_getVal_fu_561_ap_return[6]),
        .O(\y_weight_1_2_reg_2036[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[7]_i_4 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [5]),
        .I1(grp_getVal_fu_561_ap_return[5]),
        .O(\y_weight_1_2_reg_2036[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_2036[7]_i_5 
       (.I0(\y_weight_1_1_2_reg_2026_reg[9] [4]),
        .I1(grp_getVal_fu_561_ap_return[4]),
        .O(\y_weight_1_2_reg_2036[7]_i_5_n_2 ));
  CARRY4 \y_weight_1_2_reg_2036_reg[10]_i_2 
       (.CI(\y_weight_1_2_reg_2036_reg[7]_i_1_n_2 ),
        .CO({\NLW_y_weight_1_2_reg_2036_reg[10]_i_2_CO_UNCONNECTED [3:2],\y_weight_1_2_reg_2036_reg[10]_i_2_n_4 ,\y_weight_1_2_reg_2036_reg[10]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_weight_1_1_2_reg_2026_reg[9] [9:8]}),
        .O({\NLW_y_weight_1_2_reg_2036_reg[10]_i_2_O_UNCONNECTED [3],D[10:8]}),
        .S({1'b0,1'b1,S}));
  CARRY4 \y_weight_1_2_reg_2036_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y_weight_1_2_reg_2036_reg[3]_i_1_n_2 ,\y_weight_1_2_reg_2036_reg[3]_i_1_n_3 ,\y_weight_1_2_reg_2036_reg[3]_i_1_n_4 ,\y_weight_1_2_reg_2036_reg[3]_i_1_n_5 }),
        .CYINIT(1'b1),
        .DI(\y_weight_1_1_2_reg_2026_reg[9] [3:0]),
        .O(D[3:0]),
        .S({\y_weight_1_2_reg_2036[3]_i_2_n_2 ,\y_weight_1_2_reg_2036[3]_i_3_n_2 ,\y_weight_1_2_reg_2036[3]_i_4_n_2 ,\y_weight_1_2_reg_2036[3]_i_5_n_2 }));
  CARRY4 \y_weight_1_2_reg_2036_reg[7]_i_1 
       (.CI(\y_weight_1_2_reg_2036_reg[3]_i_1_n_2 ),
        .CO({\y_weight_1_2_reg_2036_reg[7]_i_1_n_2 ,\y_weight_1_2_reg_2036_reg[7]_i_1_n_3 ,\y_weight_1_2_reg_2036_reg[7]_i_1_n_4 ,\y_weight_1_2_reg_2036_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\y_weight_1_1_2_reg_2026_reg[9] [7:4]),
        .O(D[7:4]),
        .S({\y_weight_1_2_reg_2036[7]_i_2_n_2 ,\y_weight_1_2_reg_2036[7]_i_3_n_2 ,\y_weight_1_2_reg_2036[7]_i_4_n_2 ,\y_weight_1_2_reg_2036[7]_i_5_n_2 }));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "40'b0000000000000000000000000000001000000000" *) (* ap_ST_fsm_pp0_stage1 = "40'b0000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_pp0_stage2 = "40'b0000000000000000000000000000100000000000" *) (* ap_ST_fsm_pp0_stage3 = "40'b0000000000000000000000000001000000000000" *) (* ap_ST_fsm_pp0_stage4 = "40'b0000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state1 = "40'b0000000000000000000000000000000000000001" *) (* ap_ST_fsm_state2 = "40'b0000000000000000000000000000000000000010" *) (* ap_ST_fsm_state28 = "40'b0000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state29 = "40'b0000000000000000000000001000000000000000" *) (* ap_ST_fsm_state3 = "40'b0000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "40'b0000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state31 = "40'b0000000000000000000000100000000000000000" *) (* ap_ST_fsm_state32 = "40'b0000000000000000000001000000000000000000" *) (* ap_ST_fsm_state33 = "40'b0000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state34 = "40'b0000000000000000000100000000000000000000" *) (* ap_ST_fsm_state35 = "40'b0000000000000000001000000000000000000000" *) (* ap_ST_fsm_state36 = "40'b0000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state37 = "40'b0000000000000000100000000000000000000000" *) (* ap_ST_fsm_state38 = "40'b0000000000000001000000000000000000000000" *) (* ap_ST_fsm_state39 = "40'b0000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "40'b0000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "40'b0000000000000100000000000000000000000000" *) (* ap_ST_fsm_state41 = "40'b0000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "40'b0000000000010000000000000000000000000000" *) (* ap_ST_fsm_state43 = "40'b0000000000100000000000000000000000000000" *) (* ap_ST_fsm_state44 = "40'b0000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "40'b0000000010000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "40'b0000000100000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "40'b0000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "40'b0000010000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "40'b0000100000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "40'b0000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "40'b0001000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "40'b0010000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "40'b0100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "40'b1000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "40'b0000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "40'b0000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "40'b0000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "40'b0000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [31:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [31:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [31:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [31:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]B;
  wire \ap_CS_fsm[10]_i_3_n_2 ;
  wire \ap_CS_fsm[10]_i_4_n_2 ;
  wire \ap_CS_fsm[10]_i_5_n_2 ;
  wire \ap_CS_fsm[14]_i_3_n_2 ;
  wire \ap_CS_fsm[15]_i_2_n_2 ;
  wire \ap_CS_fsm[17]_i_2_n_2 ;
  wire \ap_CS_fsm[17]_i_3_n_2 ;
  wire \ap_CS_fsm[17]_i_4_n_2 ;
  wire \ap_CS_fsm[17]_i_5_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_2 ;
  wire \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_2 ;
  wire ap_CS_fsm_reg_gate_n_2;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire ap_CS_fsm_reg_r_0_n_2;
  wire ap_CS_fsm_reg_r_1_n_2;
  wire ap_CS_fsm_reg_r_2_n_2;
  wire ap_CS_fsm_reg_r_3_n_2;
  wire ap_CS_fsm_reg_r_n_2;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state9;
  wire [39:0]ap_NS_fsm;
  wire ap_NS_fsm142_out;
  wire ap_NS_fsm147_out;
  wire ap_NS_fsm155_out;
  wire ap_NS_fsm156_out;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_2;
  wire ap_enable_reg_pp0_iter0_i_2_n_2;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire ap_enable_reg_pp0_iter1_i_2_n_2;
  wire ap_enable_reg_pp0_iter1_i_3_n_2;
  wire ap_enable_reg_pp0_iter1_i_4_n_2;
  wire ap_enable_reg_pp0_iter1_i_5_n_2;
  wire ap_enable_reg_pp0_iter1_i_6_n_2;
  wire ap_enable_reg_pp0_iter1_i_7_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter31;
  wire ap_enable_reg_pp0_iter3_reg_n_2;
  wire [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  wire ap_phi_reg_pp0_iter2_val_reg_400032_out;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_10_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_3_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_4_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_5_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_6_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_7_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_8_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_9_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_10_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_11_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_12_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_13_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_14_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_15_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_16_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_17_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_18_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_19_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_6_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_8_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_9_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_4 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_n_3 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_n_4 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_n_5 ;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \bus_read/rs_rreq/load_p2 ;
  wire cache1_U_n_10;
  wire cache1_U_n_11;
  wire cache1_U_n_12;
  wire cache1_U_n_13;
  wire cache1_U_n_2;
  wire cache1_U_n_3;
  wire cache1_U_n_30;
  wire cache1_U_n_31;
  wire cache1_U_n_32;
  wire cache1_U_n_33;
  wire cache1_U_n_34;
  wire cache1_U_n_35;
  wire cache1_U_n_36;
  wire cache1_U_n_37;
  wire cache1_U_n_38;
  wire cache1_U_n_39;
  wire cache1_U_n_40;
  wire cache1_U_n_41;
  wire cache1_U_n_42;
  wire cache1_U_n_43;
  wire cache1_U_n_44;
  wire cache1_U_n_45;
  wire cache1_U_n_46;
  wire cache1_U_n_47;
  wire cache1_U_n_48;
  wire cache1_U_n_49;
  wire cache1_U_n_5;
  wire cache1_U_n_50;
  wire cache1_U_n_51;
  wire cache1_U_n_52;
  wire cache1_U_n_53;
  wire cache1_U_n_54;
  wire cache1_U_n_55;
  wire cache1_U_n_56;
  wire cache1_U_n_57;
  wire cache1_U_n_58;
  wire cache1_U_n_59;
  wire cache1_U_n_6;
  wire cache1_U_n_60;
  wire cache1_U_n_61;
  wire cache1_U_n_7;
  wire cache1_U_n_8;
  wire cache1_U_n_9;
  wire cache1_ce0;
  wire cache1_ce1;
  wire [7:0]cache1_q0;
  wire [7:0]cache1_q1;
  wire cache1_we0;
  wire ce05;
  wire [12:0]data5;
  wire [12:0]data6;
  wire [7:0]edge_val1_fu_1697_p2;
  wire [7:0]gmem0_RDATA;
  wire gmem0_RVALID;
  wire [7:0]gmem0_addr_read_reg_1960;
  wire gmem0_addr_read_reg_19600;
  wire [31:0]gmem0_addr_reg_1865;
  wire gmem0_addr_reg_18650;
  wire \gmem0_addr_reg_1865[10]_i_2_n_2 ;
  wire \gmem0_addr_reg_1865[10]_i_3_n_2 ;
  wire \gmem0_addr_reg_1865[10]_i_4_n_2 ;
  wire \gmem0_addr_reg_1865[10]_i_5_n_2 ;
  wire \gmem0_addr_reg_1865[14]_i_2_n_2 ;
  wire \gmem0_addr_reg_1865[14]_i_3_n_2 ;
  wire \gmem0_addr_reg_1865[14]_i_4_n_2 ;
  wire \gmem0_addr_reg_1865[14]_i_5_n_2 ;
  wire \gmem0_addr_reg_1865[18]_i_2_n_2 ;
  wire \gmem0_addr_reg_1865[18]_i_3_n_2 ;
  wire \gmem0_addr_reg_1865[18]_i_4_n_2 ;
  wire \gmem0_addr_reg_1865[18]_i_5_n_2 ;
  wire \gmem0_addr_reg_1865[22]_i_3_n_2 ;
  wire \gmem0_addr_reg_1865[22]_i_4_n_2 ;
  wire \gmem0_addr_reg_1865[22]_i_5_n_2 ;
  wire \gmem0_addr_reg_1865[22]_i_6_n_2 ;
  wire \gmem0_addr_reg_1865[26]_i_2_n_2 ;
  wire \gmem0_addr_reg_1865[26]_i_3_n_2 ;
  wire \gmem0_addr_reg_1865[26]_i_4_n_2 ;
  wire \gmem0_addr_reg_1865[26]_i_5_n_2 ;
  wire \gmem0_addr_reg_1865[30]_i_2_n_2 ;
  wire \gmem0_addr_reg_1865[30]_i_3_n_2 ;
  wire \gmem0_addr_reg_1865[30]_i_4_n_2 ;
  wire \gmem0_addr_reg_1865[30]_i_5_n_2 ;
  wire \gmem0_addr_reg_1865[31]_i_2_n_2 ;
  wire \gmem0_addr_reg_1865_reg[10]_i_1_n_2 ;
  wire \gmem0_addr_reg_1865_reg[10]_i_1_n_3 ;
  wire \gmem0_addr_reg_1865_reg[10]_i_1_n_4 ;
  wire \gmem0_addr_reg_1865_reg[10]_i_1_n_5 ;
  wire \gmem0_addr_reg_1865_reg[14]_i_1_n_2 ;
  wire \gmem0_addr_reg_1865_reg[14]_i_1_n_3 ;
  wire \gmem0_addr_reg_1865_reg[14]_i_1_n_4 ;
  wire \gmem0_addr_reg_1865_reg[14]_i_1_n_5 ;
  wire \gmem0_addr_reg_1865_reg[18]_i_1_n_2 ;
  wire \gmem0_addr_reg_1865_reg[18]_i_1_n_3 ;
  wire \gmem0_addr_reg_1865_reg[18]_i_1_n_4 ;
  wire \gmem0_addr_reg_1865_reg[18]_i_1_n_5 ;
  wire \gmem0_addr_reg_1865_reg[22]_i_1_n_2 ;
  wire \gmem0_addr_reg_1865_reg[22]_i_1_n_3 ;
  wire \gmem0_addr_reg_1865_reg[22]_i_1_n_4 ;
  wire \gmem0_addr_reg_1865_reg[22]_i_1_n_5 ;
  wire \gmem0_addr_reg_1865_reg[22]_i_2_n_5 ;
  wire \gmem0_addr_reg_1865_reg[26]_i_1_n_2 ;
  wire \gmem0_addr_reg_1865_reg[26]_i_1_n_3 ;
  wire \gmem0_addr_reg_1865_reg[26]_i_1_n_4 ;
  wire \gmem0_addr_reg_1865_reg[26]_i_1_n_5 ;
  wire \gmem0_addr_reg_1865_reg[30]_i_1_n_2 ;
  wire \gmem0_addr_reg_1865_reg[30]_i_1_n_3 ;
  wire \gmem0_addr_reg_1865_reg[30]_i_1_n_4 ;
  wire \gmem0_addr_reg_1865_reg[30]_i_1_n_5 ;
  wire gmem1_AWVALID;
  wire gmem1_BVALID;
  wire [29:0]gmem1_addr_reg_2068;
  wire gmem1_addr_reg_20680;
  wire \gmem1_addr_reg_2068[11]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[11]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[11]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[11]_i_6_n_2 ;
  wire \gmem1_addr_reg_2068[11]_i_7_n_2 ;
  wire \gmem1_addr_reg_2068[11]_i_8_n_2 ;
  wire \gmem1_addr_reg_2068[11]_i_9_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_10_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_6_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_7_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_8_n_2 ;
  wire \gmem1_addr_reg_2068[15]_i_9_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_10_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_6_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_7_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_8_n_2 ;
  wire \gmem1_addr_reg_2068[19]_i_9_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_10_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_11_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_6_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_7_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_8_n_2 ;
  wire \gmem1_addr_reg_2068[23]_i_9_n_2 ;
  wire \gmem1_addr_reg_2068[27]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068[27]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[27]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[27]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[29]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[29]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[3]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068[3]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[3]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[3]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[7]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068[7]_i_3_n_2 ;
  wire \gmem1_addr_reg_2068[7]_i_4_n_2 ;
  wire \gmem1_addr_reg_2068[7]_i_5_n_2 ;
  wire \gmem1_addr_reg_2068[7]_i_7_n_2 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_2_n_3 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_2_n_4 ;
  wire \gmem1_addr_reg_2068_reg[11]_i_2_n_5 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_2_n_3 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_2_n_4 ;
  wire \gmem1_addr_reg_2068_reg[15]_i_2_n_5 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_2_n_2 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_2_n_3 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_2_n_4 ;
  wire \gmem1_addr_reg_2068_reg[19]_i_2_n_5 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_3_n_3 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_3_n_4 ;
  wire \gmem1_addr_reg_2068_reg[23]_i_3_n_5 ;
  wire \gmem1_addr_reg_2068_reg[27]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[27]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[27]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[27]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[29]_i_2_n_5 ;
  wire \gmem1_addr_reg_2068_reg[3]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[3]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[3]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[3]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_1_n_2 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_1_n_3 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_1_n_4 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_1_n_5 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_6_n_2 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_6_n_3 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_6_n_4 ;
  wire \gmem1_addr_reg_2068_reg[7]_i_6_n_5 ;
  wire grp_getVal_fu_544_ap_ce;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire grp_getVal_fu_544_n_2;
  wire grp_getVal_fu_544_n_3;
  wire grp_getVal_fu_544_n_42;
  wire grp_getVal_fu_561_ap_ce;
  wire [7:0]grp_getVal_fu_561_ap_return;
  wire grp_getVal_fu_561_n_14;
  wire grp_getVal_fu_561_n_15;
  wire grp_getVal_fu_561_n_2;
  wire grp_getVal_fu_561_n_3;
  wire grp_getVal_fu_561_n_4;
  wire grp_getVal_fu_561_n_45;
  wire grp_getVal_fu_561_n_5;
  wire grp_getVal_fu_561_n_65;
  wire grp_getVal_fu_561_n_66;
  wire [1:1]i_1_cast_fu_793_p2;
  wire [10:0]i_1_fu_689_p2;
  wire [10:0]i_1_reg_1847;
  wire \i_1_reg_1847[10]_i_2_n_2 ;
  wire \i_1_reg_1847[2]_i_1_n_2 ;
  wire \i_1_reg_1847[3]_i_1_n_2 ;
  wire \i_1_reg_1847[4]_i_1_n_2 ;
  wire \i_1_reg_1847[6]_i_1_n_2 ;
  wire \i_1_reg_1847[7]_i_1_n_2 ;
  wire \i_1_reg_1847[7]_i_2_n_2 ;
  wire \i_1_reg_1847[8]_i_1_n_2 ;
  wire i_reg_378;
  wire [31:0]inter_pix;
  wire interrupt;
  wire [10:0]j2_cast1_reg_2089;
  wire j2_reg_418;
  wire \j2_reg_418_reg_n_2_[0] ;
  wire \j2_reg_418_reg_n_2_[10] ;
  wire \j2_reg_418_reg_n_2_[1] ;
  wire \j2_reg_418_reg_n_2_[2] ;
  wire \j2_reg_418_reg_n_2_[3] ;
  wire \j2_reg_418_reg_n_2_[4] ;
  wire \j2_reg_418_reg_n_2_[5] ;
  wire \j2_reg_418_reg_n_2_[6] ;
  wire \j2_reg_418_reg_n_2_[7] ;
  wire \j2_reg_418_reg_n_2_[8] ;
  wire \j2_reg_418_reg_n_2_[9] ;
  wire \j_0_i1_0_1_reg_485[0]_i_1_n_2 ;
  wire \j_0_i1_0_1_reg_485[1]_i_1_n_2 ;
  wire \j_0_i1_0_1_reg_485_reg_n_2_[0] ;
  wire \j_0_i1_0_1_reg_485_reg_n_2_[1] ;
  wire \j_0_i1_0_2_reg_517[0]_i_1_n_2 ;
  wire \j_0_i1_0_2_reg_517[1]_i_1_n_2 ;
  wire \j_0_i1_0_2_reg_517_reg_n_2_[0] ;
  wire \j_0_i1_0_2_reg_517_reg_n_2_[1] ;
  wire \j_0_i1_reg_453[0]_i_1_n_2 ;
  wire \j_0_i1_reg_453[1]_i_1_n_2 ;
  wire \j_0_i1_reg_453_reg_n_2_[0] ;
  wire \j_0_i1_reg_453_reg_n_2_[1] ;
  wire [1:0]j_1_0_1_reg_2197;
  wire \j_1_0_1_reg_2197[0]_i_1_n_2 ;
  wire \j_1_0_1_reg_2197[1]_i_1_n_2 ;
  wire [1:0]j_1_0_2_reg_2230;
  wire \j_1_0_2_reg_2230[0]_i_1_n_2 ;
  wire \j_1_0_2_reg_2230[1]_i_1_n_2 ;
  wire [10:0]j_1_fu_950_p2;
  wire \j_1_reg_1941[10]_i_3_n_2 ;
  wire \j_1_reg_1941[10]_i_4_n_2 ;
  wire \j_1_reg_1941[10]_i_5_n_2 ;
  wire \j_1_reg_1941[10]_i_6_n_2 ;
  wire \j_1_reg_1941[2]_i_1_n_2 ;
  wire \j_1_reg_1941[3]_i_1_n_2 ;
  wire \j_1_reg_1941[3]_i_2_n_2 ;
  wire \j_1_reg_1941[4]_i_2_n_2 ;
  wire \j_1_reg_1941[5]_i_2_n_2 ;
  wire \j_1_reg_1941[6]_i_2_n_2 ;
  wire \j_1_reg_1941[7]_i_2_n_2 ;
  wire \j_1_reg_1941[7]_i_3_n_2 ;
  wire \j_1_reg_1941[8]_i_2_n_2 ;
  wire \j_1_reg_1941[9]_i_2_n_2 ;
  wire [10:0]j_1_reg_1941_reg__0;
  wire [10:0]j_3_fu_1386_p2;
  wire [10:0]j_3_reg_2108;
  wire \j_3_reg_2108[10]_i_2_n_2 ;
  wire \j_3_reg_2108[2]_i_1_n_2 ;
  wire \j_3_reg_2108[3]_i_1_n_2 ;
  wire \j_3_reg_2108[4]_i_1_n_2 ;
  wire \j_3_reg_2108[5]_i_1_n_2 ;
  wire \j_3_reg_2108[6]_i_1_n_2 ;
  wire \j_3_reg_2108[7]_i_1_n_2 ;
  wire \j_cast1_reg_1914[0]_i_1_n_2 ;
  wire \j_cast1_reg_1914[10]_i_1_n_2 ;
  wire \j_cast1_reg_1914[1]_i_1_n_2 ;
  wire \j_cast1_reg_1914[2]_i_1_n_2 ;
  wire \j_cast1_reg_1914[3]_i_1_n_2 ;
  wire \j_cast1_reg_1914[4]_i_1_n_2 ;
  wire \j_cast1_reg_1914[5]_i_1_n_2 ;
  wire \j_cast1_reg_1914[6]_i_1_n_2 ;
  wire \j_cast1_reg_1914[7]_i_1_n_2 ;
  wire \j_cast1_reg_1914[8]_i_1_n_2 ;
  wire \j_cast1_reg_1914[9]_i_1_n_2 ;
  wire [10:0]j_cast1_reg_1914_pp0_iter1_reg_reg__0;
  wire [10:0]j_cast2_reg_1919;
  wire j_reg_389;
  wire \j_reg_389[10]_i_2_n_2 ;
  wire \j_reg_389_reg_n_2_[0] ;
  wire \j_reg_389_reg_n_2_[10] ;
  wire \j_reg_389_reg_n_2_[1] ;
  wire \j_reg_389_reg_n_2_[2] ;
  wire \j_reg_389_reg_n_2_[3] ;
  wire \j_reg_389_reg_n_2_[4] ;
  wire \j_reg_389_reg_n_2_[5] ;
  wire \j_reg_389_reg_n_2_[6] ;
  wire \j_reg_389_reg_n_2_[7] ;
  wire \j_reg_389_reg_n_2_[8] ;
  wire \j_reg_389_reg_n_2_[9] ;
  wire [1:0]j_s_reg_2164;
  wire \j_s_reg_2164[0]_i_1_n_2 ;
  wire \j_s_reg_2164[1]_i_1_n_2 ;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [31:2]out_pix;
  wire [29:0]out_pix4_sum_fu_1280_p2;
  wire [15:0]p_0_in;
  wire p_i1_reg_2243;
  wire \p_i1_reg_2243_reg_n_2_[0] ;
  wire \p_i1_reg_2243_reg_n_2_[1] ;
  wire \p_i1_reg_2243_reg_n_2_[2] ;
  wire \p_i1_reg_2243_reg_n_2_[3] ;
  wire \p_i1_reg_2243_reg_n_2_[4] ;
  wire \p_i1_reg_2243_reg_n_2_[5] ;
  wire \p_i1_reg_2243_reg_n_2_[6] ;
  wire \p_i1_reg_2243_reg_n_2_[7] ;
  wire [21:11]p_shl1_cast_fu_703_p1;
  wire ram_reg_0_i_100_n_2;
  wire ram_reg_0_i_101_n_2;
  wire ram_reg_0_i_102_n_2;
  wire ram_reg_0_i_103_n_2;
  wire ram_reg_0_i_104_n_2;
  wire ram_reg_0_i_111_n_2;
  wire ram_reg_0_i_112_n_2;
  wire ram_reg_0_i_113_n_2;
  wire ram_reg_0_i_114_n_2;
  wire ram_reg_0_i_115_n_2;
  wire ram_reg_0_i_116_n_2;
  wire ram_reg_0_i_117_n_2;
  wire ram_reg_0_i_118_n_2;
  wire ram_reg_0_i_124_n_2;
  wire ram_reg_0_i_125_n_2;
  wire ram_reg_0_i_126_n_2;
  wire ram_reg_0_i_127_n_2;
  wire ram_reg_0_i_128_n_2;
  wire ram_reg_0_i_129_n_2;
  wire ram_reg_0_i_130_n_2;
  wire ram_reg_0_i_131_n_2;
  wire ram_reg_0_i_142_n_2;
  wire ram_reg_0_i_143_n_2;
  wire ram_reg_0_i_144_n_2;
  wire ram_reg_0_i_145_n_2;
  wire ram_reg_0_i_146_n_2;
  wire ram_reg_0_i_147_n_2;
  wire ram_reg_0_i_148_n_2;
  wire ram_reg_0_i_149_n_2;
  wire ram_reg_0_i_150_n_4;
  wire ram_reg_0_i_150_n_9;
  wire ram_reg_0_i_152_n_2;
  wire ram_reg_0_i_152_n_3;
  wire ram_reg_0_i_152_n_4;
  wire ram_reg_0_i_152_n_5;
  wire ram_reg_0_i_152_n_6;
  wire ram_reg_0_i_152_n_7;
  wire ram_reg_0_i_152_n_8;
  wire ram_reg_0_i_154_n_2;
  wire ram_reg_0_i_154_n_3;
  wire ram_reg_0_i_154_n_4;
  wire ram_reg_0_i_154_n_5;
  wire ram_reg_0_i_155_n_2;
  wire ram_reg_0_i_156_n_2;
  wire ram_reg_0_i_157_n_2;
  wire ram_reg_0_i_158_n_2;
  wire ram_reg_0_i_159_n_2;
  wire ram_reg_0_i_160_n_2;
  wire ram_reg_0_i_161_n_2;
  wire ram_reg_0_i_162_n_2;
  wire ram_reg_0_i_168_n_2;
  wire ram_reg_0_i_176_n_2;
  wire ram_reg_0_i_177_n_2;
  wire ram_reg_0_i_178_n_2;
  wire ram_reg_0_i_179_n_2;
  wire ram_reg_0_i_180_n_2;
  wire ram_reg_0_i_181_n_2;
  wire ram_reg_0_i_182_n_2;
  wire ram_reg_0_i_183_n_2;
  wire ram_reg_0_i_184_n_2;
  wire ram_reg_0_i_185_n_2;
  wire ram_reg_0_i_190_n_2;
  wire ram_reg_0_i_191_n_2;
  wire ram_reg_0_i_192_n_2;
  wire ram_reg_0_i_193_n_2;
  wire ram_reg_0_i_198_n_2;
  wire ram_reg_0_i_203_n_2;
  wire ram_reg_0_i_204_n_2;
  wire ram_reg_0_i_205_n_2;
  wire ram_reg_0_i_206_n_2;
  wire ram_reg_0_i_207_n_2;
  wire ram_reg_0_i_208_n_2;
  wire ram_reg_0_i_210_n_2;
  wire ram_reg_0_i_211_n_2;
  wire ram_reg_0_i_212_n_2;
  wire ram_reg_0_i_215_n_2;
  wire ram_reg_0_i_216_n_2;
  wire ram_reg_0_i_217_n_2;
  wire ram_reg_0_i_218_n_2;
  wire ram_reg_0_i_219_n_2;
  wire ram_reg_0_i_220_n_2;
  wire ram_reg_0_i_221_n_2;
  wire ram_reg_0_i_222_n_2;
  wire ram_reg_0_i_223_n_2;
  wire ram_reg_0_i_228_n_2;
  wire ram_reg_0_i_229_n_2;
  wire ram_reg_0_i_43_n_2;
  wire ram_reg_0_i_43_n_3;
  wire ram_reg_0_i_43_n_4;
  wire ram_reg_0_i_43_n_5;
  wire ram_reg_0_i_52_n_2;
  wire ram_reg_0_i_52_n_3;
  wire ram_reg_0_i_52_n_4;
  wire ram_reg_0_i_52_n_5;
  wire ram_reg_0_i_62_n_2;
  wire ram_reg_0_i_62_n_3;
  wire ram_reg_0_i_62_n_4;
  wire ram_reg_0_i_62_n_5;
  wire ram_reg_0_i_72_n_2;
  wire ram_reg_0_i_72_n_3;
  wire ram_reg_0_i_72_n_4;
  wire ram_reg_0_i_72_n_5;
  wire ram_reg_0_i_81_n_2;
  wire ram_reg_0_i_81_n_3;
  wire ram_reg_0_i_81_n_4;
  wire ram_reg_0_i_81_n_5;
  wire ram_reg_0_i_97_n_2;
  wire ram_reg_0_i_98_n_2;
  wire ram_reg_0_i_99_n_2;
  wire [7:0]reg_586;
  wire reg_5860;
  wire \reg_586[7]_i_3_n_2 ;
  wire [7:0]reg_586_pp0_iter1_reg;
  wire [7:0]reg_593;
  wire reg_5930;
  wire [7:0]reg_593_pp0_iter1_reg;
  wire [7:0]reg_600;
  wire reg_6000;
  wire \reg_600[7]_i_2_n_2 ;
  wire [7:0]reg_600_pp0_iter1_reg;
  wire [7:0]reg_607;
  wire reg_6070;
  wire [7:0]reg_607_pp0_iter1_reg;
  wire [7:0]reg_614;
  wire \reg_614[7]_i_1_n_2 ;
  wire [7:0]reg_614_pp0_iter1_reg;
  wire [7:0]reg_622;
  wire reg_630;
  wire \reg_630_reg_n_2_[0] ;
  wire \reg_630_reg_n_2_[1] ;
  wire \reg_630_reg_n_2_[2] ;
  wire \reg_630_reg_n_2_[3] ;
  wire \reg_630_reg_n_2_[4] ;
  wire \reg_630_reg_n_2_[5] ;
  wire \reg_630_reg_n_2_[6] ;
  wire \reg_630_reg_n_2_[7] ;
  wire [7:0]reg_638;
  wire reg_646;
  wire \reg_646_reg_n_2_[0] ;
  wire \reg_646_reg_n_2_[1] ;
  wire \reg_646_reg_n_2_[2] ;
  wire \reg_646_reg_n_2_[3] ;
  wire \reg_646_reg_n_2_[4] ;
  wire \reg_646_reg_n_2_[5] ;
  wire \reg_646_reg_n_2_[6] ;
  wire \reg_646_reg_n_2_[7] ;
  wire [7:0]reg_653;
  wire reg_6530;
  wire reg_6531;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sobel_filter_gmem0_m_axi_U_n_10;
  wire sobel_filter_gmem0_m_axi_U_n_19;
  wire sobel_filter_gmem0_m_axi_U_n_2;
  wire sobel_filter_gmem0_m_axi_U_n_20;
  wire sobel_filter_gmem0_m_axi_U_n_3;
  wire sobel_filter_gmem0_m_axi_U_n_4;
  wire sobel_filter_gmem0_m_axi_U_n_5;
  wire sobel_filter_gmem0_m_axi_U_n_6;
  wire sobel_filter_gmem0_m_axi_U_n_7;
  wire sobel_filter_gmem0_m_axi_U_n_8;
  wire sobel_filter_gmem0_m_axi_U_n_9;
  wire sobel_filter_gmem1_m_axi_U_n_13;
  wire sobel_filter_gmem1_m_axi_U_n_15;
  wire sobel_filter_gmem1_m_axi_U_n_2;
  wire sobel_filter_gmem1_m_axi_U_n_20;
  wire sobel_filter_gmem1_m_axi_U_n_30;
  wire sobel_filter_gmem1_m_axi_U_n_32;
  wire sobel_filter_mac_eOg_U22_n_10;
  wire sobel_filter_mac_eOg_U22_n_11;
  wire sobel_filter_mac_eOg_U22_n_12;
  wire sobel_filter_mac_eOg_U22_n_13;
  wire sobel_filter_mac_eOg_U22_n_14;
  wire sobel_filter_mac_eOg_U22_n_15;
  wire sobel_filter_mac_eOg_U22_n_16;
  wire sobel_filter_mac_eOg_U22_n_17;
  wire sobel_filter_mac_eOg_U22_n_18;
  wire sobel_filter_mac_eOg_U22_n_19;
  wire sobel_filter_mac_eOg_U22_n_2;
  wire sobel_filter_mac_eOg_U22_n_20;
  wire sobel_filter_mac_eOg_U22_n_22;
  wire sobel_filter_mac_eOg_U22_n_3;
  wire sobel_filter_mac_eOg_U22_n_4;
  wire sobel_filter_mac_eOg_U22_n_5;
  wire sobel_filter_mac_eOg_U22_n_6;
  wire sobel_filter_mac_eOg_U22_n_7;
  wire sobel_filter_mac_eOg_U22_n_8;
  wire sobel_filter_mac_eOg_U22_n_9;
  wire sobel_filter_mac_eOg_U23_n_10;
  wire sobel_filter_mac_eOg_U23_n_11;
  wire sobel_filter_mac_eOg_U23_n_12;
  wire sobel_filter_mac_eOg_U23_n_13;
  wire sobel_filter_mac_eOg_U23_n_14;
  wire sobel_filter_mac_eOg_U23_n_15;
  wire sobel_filter_mac_eOg_U23_n_16;
  wire sobel_filter_mac_eOg_U23_n_17;
  wire sobel_filter_mac_eOg_U23_n_18;
  wire sobel_filter_mac_eOg_U23_n_19;
  wire sobel_filter_mac_eOg_U23_n_2;
  wire sobel_filter_mac_eOg_U23_n_20;
  wire sobel_filter_mac_eOg_U23_n_3;
  wire sobel_filter_mac_eOg_U23_n_4;
  wire sobel_filter_mac_eOg_U23_n_5;
  wire sobel_filter_mac_eOg_U23_n_6;
  wire sobel_filter_mac_eOg_U23_n_7;
  wire sobel_filter_mac_eOg_U23_n_8;
  wire sobel_filter_mac_eOg_U23_n_9;
  wire sobel_filter_mac_fYi_U24_n_11;
  wire sobel_filter_mac_fYi_U24_n_12;
  wire sobel_filter_mac_fYi_U24_n_13;
  wire sobel_filter_mac_fYi_U24_n_14;
  wire sobel_filter_mac_fYi_U24_n_15;
  wire sobel_filter_mac_fYi_U24_n_16;
  wire sobel_filter_mac_fYi_U24_n_2;
  wire sobel_filter_mac_fYi_U24_n_3;
  wire sobel_filter_mac_fYi_U24_n_4;
  wire sobel_filter_mac_fYi_U24_n_5;
  wire sobel_filter_mac_fYi_U24_n_6;
  wire sobel_filter_mac_fYi_U24_n_7;
  wire sobel_filter_mac_fYi_U24_n_8;
  wire sobel_filter_mac_fYi_U25_n_10;
  wire sobel_filter_mac_fYi_U25_n_11;
  wire sobel_filter_mac_fYi_U25_n_12;
  wire sobel_filter_mac_fYi_U25_n_13;
  wire sobel_filter_mac_fYi_U25_n_14;
  wire sobel_filter_mac_fYi_U25_n_15;
  wire sobel_filter_mac_fYi_U25_n_2;
  wire sobel_filter_mac_fYi_U25_n_26;
  wire sobel_filter_mac_fYi_U25_n_3;
  wire sobel_filter_mac_fYi_U25_n_4;
  wire sobel_filter_mac_fYi_U25_n_5;
  wire sobel_filter_mac_fYi_U25_n_6;
  wire sobel_filter_mac_fYi_U25_n_8;
  wire sobel_filter_mac_fYi_U25_n_9;
  wire [7:7]\sobel_filter_mux_cud_U14/mux_2_0 ;
  wire [0:0]\sobel_filter_mux_cud_U19/mux_2_0 ;
  wire [11:7]tmp127_cast_fu_1263_p1;
  wire [31:0]tmp_10_cast_reg_1830;
  wire [1:0]tmp_10_reg_1835;
  wire tmp_110_fu_968_p2;
  wire \tmp_110_reg_1946[0]_i_1_n_2 ;
  wire \tmp_110_reg_1946[0]_i_3_n_2 ;
  wire \tmp_110_reg_1946[0]_i_4_n_2 ;
  wire \tmp_110_reg_1946[0]_i_5_n_2 ;
  wire \tmp_110_reg_1946[0]_i_6_n_2 ;
  wire \tmp_110_reg_1946[0]_i_7_n_2 ;
  wire \tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ;
  wire tmp_110_reg_1946_pp0_iter2_reg;
  wire \tmp_110_reg_1946_reg_n_2_[0] ;
  wire tmp_111_reg_20410;
  wire [7:0]tmp_112_reg_2062;
  wire tmp_112_reg_20620;
  wire [10:10]tmp_11_fu_867_p2;
  wire \tmp_11_reg_1892[11]_i_1_n_2 ;
  wire \tmp_11_reg_1892[12]_i_1_n_2 ;
  wire \tmp_11_reg_1892[8]_i_1_n_2 ;
  wire [5:0]tmp_12_reg_1898_reg;
  wire [29:7]tmp_13_fu_760_p2;
  wire [29:0]tmp_13_reg_1871;
  wire \tmp_13_reg_1871[10]_i_2_n_2 ;
  wire \tmp_13_reg_1871[10]_i_3_n_2 ;
  wire \tmp_13_reg_1871[14]_i_2_n_2 ;
  wire \tmp_13_reg_1871[18]_i_2_n_2 ;
  wire \tmp_13_reg_1871[18]_i_3_n_2 ;
  wire \tmp_13_reg_1871[18]_i_4_n_2 ;
  wire \tmp_13_reg_1871[18]_i_5_n_2 ;
  wire \tmp_13_reg_1871[22]_i_2_n_2 ;
  wire \tmp_13_reg_1871[22]_i_3_n_2 ;
  wire \tmp_13_reg_1871_reg[10]_i_1_n_2 ;
  wire \tmp_13_reg_1871_reg[10]_i_1_n_3 ;
  wire \tmp_13_reg_1871_reg[10]_i_1_n_4 ;
  wire \tmp_13_reg_1871_reg[10]_i_1_n_5 ;
  wire \tmp_13_reg_1871_reg[14]_i_1_n_2 ;
  wire \tmp_13_reg_1871_reg[14]_i_1_n_3 ;
  wire \tmp_13_reg_1871_reg[14]_i_1_n_4 ;
  wire \tmp_13_reg_1871_reg[14]_i_1_n_5 ;
  wire \tmp_13_reg_1871_reg[18]_i_1_n_2 ;
  wire \tmp_13_reg_1871_reg[18]_i_1_n_3 ;
  wire \tmp_13_reg_1871_reg[18]_i_1_n_4 ;
  wire \tmp_13_reg_1871_reg[18]_i_1_n_5 ;
  wire \tmp_13_reg_1871_reg[22]_i_1_n_2 ;
  wire \tmp_13_reg_1871_reg[22]_i_1_n_3 ;
  wire \tmp_13_reg_1871_reg[22]_i_1_n_4 ;
  wire \tmp_13_reg_1871_reg[22]_i_1_n_5 ;
  wire \tmp_13_reg_1871_reg[26]_i_1_n_2 ;
  wire \tmp_13_reg_1871_reg[26]_i_1_n_3 ;
  wire \tmp_13_reg_1871_reg[26]_i_1_n_4 ;
  wire \tmp_13_reg_1871_reg[26]_i_1_n_5 ;
  wire \tmp_13_reg_1871_reg[29]_i_2_n_4 ;
  wire \tmp_13_reg_1871_reg[29]_i_2_n_5 ;
  wire [10:10]tmp_14_fu_912_p2;
  wire \tmp_14_reg_1903[11]_i_1_n_2 ;
  wire [4:1]tmp_15_reg_1909_reg;
  wire tmp_17_fu_944_p2;
  wire \tmp_17_reg_1937[0]_i_2_n_2 ;
  wire \tmp_17_reg_1937[0]_i_3_n_2 ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ;
  wire tmp_17_reg_1937_pp0_iter2_reg;
  wire \tmp_17_reg_1937_reg_n_2_[0] ;
  wire [22:7]tmp_2_reg_1852;
  wire \tmp_2_reg_1852[13]_i_2_n_2 ;
  wire \tmp_2_reg_1852[13]_i_3_n_2 ;
  wire \tmp_2_reg_1852[13]_i_4_n_2 ;
  wire \tmp_2_reg_1852[13]_i_5_n_2 ;
  wire \tmp_2_reg_1852[17]_i_2_n_2 ;
  wire \tmp_2_reg_1852[17]_i_3_n_2 ;
  wire \tmp_2_reg_1852[17]_i_4_n_2 ;
  wire \tmp_2_reg_1852[17]_i_5_n_2 ;
  wire \tmp_2_reg_1852[21]_i_2_n_2 ;
  wire \tmp_2_reg_1852[21]_i_3_n_2 ;
  wire \tmp_2_reg_1852[21]_i_4_n_2 ;
  wire \tmp_2_reg_1852[21]_i_5_n_2 ;
  wire \tmp_2_reg_1852[9]_i_2_n_2 ;
  wire \tmp_2_reg_1852[9]_i_3_n_2 ;
  wire \tmp_2_reg_1852[9]_i_4_n_2 ;
  wire \tmp_2_reg_1852_reg[13]_i_1_n_2 ;
  wire \tmp_2_reg_1852_reg[13]_i_1_n_3 ;
  wire \tmp_2_reg_1852_reg[13]_i_1_n_4 ;
  wire \tmp_2_reg_1852_reg[13]_i_1_n_5 ;
  wire \tmp_2_reg_1852_reg[17]_i_1_n_2 ;
  wire \tmp_2_reg_1852_reg[17]_i_1_n_3 ;
  wire \tmp_2_reg_1852_reg[17]_i_1_n_4 ;
  wire \tmp_2_reg_1852_reg[17]_i_1_n_5 ;
  wire \tmp_2_reg_1852_reg[21]_i_1_n_2 ;
  wire \tmp_2_reg_1852_reg[21]_i_1_n_3 ;
  wire \tmp_2_reg_1852_reg[21]_i_1_n_4 ;
  wire \tmp_2_reg_1852_reg[21]_i_1_n_5 ;
  wire \tmp_2_reg_1852_reg[9]_i_1_n_2 ;
  wire \tmp_2_reg_1852_reg[9]_i_1_n_3 ;
  wire \tmp_2_reg_1852_reg[9]_i_1_n_4 ;
  wire \tmp_2_reg_1852_reg[9]_i_1_n_5 ;
  wire [12:7]tmp_31_fu_1060_p2;
  wire [12:0]tmp_31_reg_1991;
  wire tmp_31_reg_19910;
  wire \tmp_31_reg_1991[10]_i_2_n_2 ;
  wire \tmp_31_reg_1991[10]_i_3_n_2 ;
  wire \tmp_31_reg_1991[10]_i_4_n_2 ;
  wire \tmp_31_reg_1991[10]_i_5_n_2 ;
  wire \tmp_31_reg_1991[12]_i_3_n_2 ;
  wire \tmp_31_reg_1991[12]_i_4_n_2 ;
  wire \tmp_31_reg_1991[12]_i_5_n_2 ;
  wire \tmp_31_reg_1991_reg[10]_i_1_n_2 ;
  wire \tmp_31_reg_1991_reg[10]_i_1_n_3 ;
  wire \tmp_31_reg_1991_reg[10]_i_1_n_4 ;
  wire \tmp_31_reg_1991_reg[10]_i_1_n_5 ;
  wire \tmp_31_reg_1991_reg[12]_i_2_n_5 ;
  wire [10:10]tmp_4_fu_787_p2;
  wire \tmp_4_reg_1876[11]_i_1_n_2 ;
  wire \tmp_4_reg_1876[12]_i_1_n_2 ;
  wire [5:1]tmp_4_reg_1876_reg__0;
  wire [1:0]tmp_50_reg_2169;
  wire \tmp_50_reg_2169[0]_i_1_n_2 ;
  wire \tmp_50_reg_2169[1]_i_1_n_2 ;
  wire tmp_5_fu_725_p2;
  wire tmp_5_reg_1857;
  wire \tmp_5_reg_1857[0]_i_3_n_2 ;
  wire \tmp_5_reg_1857[0]_i_4_n_2 ;
  wire [12:1]tmp_65_fu_1056_p2;
  wire [12:0]tmp_65_reg_1986;
  wire tmp_65_reg_19860;
  wire \tmp_65_reg_1986[12]_i_3_n_2 ;
  wire \tmp_65_reg_1986[12]_i_4_n_2 ;
  wire \tmp_65_reg_1986[8]_i_2_n_2 ;
  wire \tmp_65_reg_1986[8]_i_3_n_2 ;
  wire \tmp_65_reg_1986_reg[12]_i_2_n_3 ;
  wire \tmp_65_reg_1986_reg[12]_i_2_n_4 ;
  wire \tmp_65_reg_1986_reg[12]_i_2_n_5 ;
  wire \tmp_65_reg_1986_reg[4]_i_1_n_2 ;
  wire \tmp_65_reg_1986_reg[4]_i_1_n_3 ;
  wire \tmp_65_reg_1986_reg[4]_i_1_n_4 ;
  wire \tmp_65_reg_1986_reg[4]_i_1_n_5 ;
  wire \tmp_65_reg_1986_reg[8]_i_1_n_2 ;
  wire \tmp_65_reg_1986_reg[8]_i_1_n_3 ;
  wire \tmp_65_reg_1986_reg[8]_i_1_n_4 ;
  wire \tmp_65_reg_1986_reg[8]_i_1_n_5 ;
  wire [7:0]tmp_68_reg_2016;
  wire \tmp_6_reg_1861[0]_i_1_n_2 ;
  wire \tmp_6_reg_1861[0]_i_2_n_2 ;
  wire \tmp_6_reg_1861[0]_i_3_n_2 ;
  wire \tmp_6_reg_1861_reg_n_2_[0] ;
  wire tmp_76_reg_2046;
  wire \tmp_76_reg_2046[0]_i_1_n_2 ;
  wire \tmp_76_reg_2046[0]_i_4_n_2 ;
  wire [7:0]tmp_77_fu_1243_p2;
  wire [7:0]tmp_77_reg_2051;
  wire tmp_80_reg_2057;
  wire \tmp_80_reg_2057[0]_i_1_n_2 ;
  wire \tmp_80_reg_2057[0]_i_3_n_2 ;
  wire \tmp_80_reg_2057[0]_i_5_n_2 ;
  wire [7:0]tmp_84_fu_1317_p2;
  wire [29:0]tmp_8_cast6_reg_1820_reg__0;
  wire [31:7]tmp_91_fu_750_p1;
  wire [22:7]tmp_95_cast_fu_1272_p1;
  wire [1:0]tmp_99_0_1_reg_2202;
  wire \tmp_99_0_1_reg_2202[0]_i_1_n_2 ;
  wire \tmp_99_0_1_reg_2202[1]_i_1_n_2 ;
  wire [1:0]tmp_99_0_2_reg_2235;
  wire \tmp_99_0_2_reg_2235[0]_i_1_n_2 ;
  wire \tmp_99_0_2_reg_2235[1]_i_1_n_2 ;
  wire [10:10]tmp_9_fu_822_p2;
  wire [11:7]tmp_9_reg_1881;
  wire \tmp_9_reg_1881[11]_i_1_n_2 ;
  wire \tmp_9_reg_1881[7]_i_1_n_2 ;
  wire \tmp_9_reg_1881[8]_i_1_n_2 ;
  wire [11:0]tmp_cast_fu_1003_p1;
  wire [11:0]tmp_cast_reg_1965;
  wire tmp_cast_reg_19650;
  wire \tmp_cast_reg_1965[10]_i_2_n_2 ;
  wire \tmp_cast_reg_1965[10]_i_3_n_2 ;
  wire \tmp_cast_reg_1965[11]_i_3_n_2 ;
  wire \tmp_cast_reg_1965[4]_i_2_n_2 ;
  wire \tmp_cast_reg_1965[4]_i_3_n_2 ;
  wire \tmp_cast_reg_1965[4]_i_4_n_2 ;
  wire \tmp_cast_reg_1965[4]_i_5_n_2 ;
  wire \tmp_cast_reg_1965[8]_i_2_n_2 ;
  wire \tmp_cast_reg_1965[8]_i_3_n_2 ;
  wire \tmp_cast_reg_1965[8]_i_4_n_2 ;
  wire \tmp_cast_reg_1965[8]_i_5_n_2 ;
  wire \tmp_cast_reg_1965_reg[10]_i_1_n_3 ;
  wire \tmp_cast_reg_1965_reg[10]_i_1_n_5 ;
  wire \tmp_cast_reg_1965_reg[4]_i_1_n_2 ;
  wire \tmp_cast_reg_1965_reg[4]_i_1_n_3 ;
  wire \tmp_cast_reg_1965_reg[4]_i_1_n_4 ;
  wire \tmp_cast_reg_1965_reg[4]_i_1_n_5 ;
  wire \tmp_cast_reg_1965_reg[8]_i_1_n_2 ;
  wire \tmp_cast_reg_1965_reg[8]_i_1_n_3 ;
  wire \tmp_cast_reg_1965_reg[8]_i_1_n_4 ;
  wire \tmp_cast_reg_1965_reg[8]_i_1_n_5 ;
  wire [7:0]val_1_reg_529;
  wire \val_1_reg_529[7]_i_4_n_2 ;
  wire [0:0]x_weight_1_0_2_cast_fu_1127_p1;
  wire [7:1]x_weight_1_0_2_cast_fu_1127_p1__0;
  wire [10:1]x_weight_1_1_1_fu_1143_p2;
  wire [10:0]x_weight_1_1_1_reg_2021;
  wire x_weight_1_1_1_reg_20210;
  wire [10:0]x_weight_1_2_2_fu_1226_p2;
  wire [10:0]x_weight_1_2_fu_1189_p2;
  wire [10:0]x_weight_1_2_reg_2031;
  wire \x_weight_1_2_reg_2031[10]_i_4_n_2 ;
  wire x_weight_1_i1_reg_429_reg_n_100;
  wire x_weight_1_i1_reg_429_reg_n_101;
  wire x_weight_1_i1_reg_429_reg_n_102;
  wire x_weight_1_i1_reg_429_reg_n_103;
  wire x_weight_1_i1_reg_429_reg_n_104;
  wire x_weight_1_i1_reg_429_reg_n_105;
  wire x_weight_1_i1_reg_429_reg_n_106;
  wire x_weight_1_i1_reg_429_reg_n_107;
  wire x_weight_1_i1_reg_429_reg_n_90;
  wire x_weight_1_i1_reg_429_reg_n_91;
  wire x_weight_1_i1_reg_429_reg_n_92;
  wire x_weight_1_i1_reg_429_reg_n_93;
  wire x_weight_1_i1_reg_429_reg_n_94;
  wire x_weight_1_i1_reg_429_reg_n_95;
  wire x_weight_1_i1_reg_429_reg_n_96;
  wire x_weight_1_i1_reg_429_reg_n_97;
  wire x_weight_1_i1_reg_429_reg_n_98;
  wire x_weight_1_i1_reg_429_reg_n_99;
  wire [9:0]y_weight_1_1_2_fu_1159_p2;
  wire [9:0]y_weight_1_1_2_reg_2026;
  wire [7:0]y_weight_1_2_2_fu_1231_p2;
  wire [10:8]y_weight_1_2_2_fu_1231_p2__0;
  wire [10:0]y_weight_1_2_fu_1195_p2;
  wire [10:0]y_weight_1_2_reg_2036;
  wire \y_weight_1_2_reg_2036[10]_i_3_n_2 ;
  wire \y_weight_1_2_reg_2036[10]_i_4_n_2 ;
  wire y_weight_1_i1_0_1_reg_475;
  wire y_weight_1_i1_0_2_reg_507;
  wire y_weight_1_i1_reg_441_reg_n_100;
  wire y_weight_1_i1_reg_441_reg_n_101;
  wire y_weight_1_i1_reg_441_reg_n_102;
  wire y_weight_1_i1_reg_441_reg_n_103;
  wire y_weight_1_i1_reg_441_reg_n_104;
  wire y_weight_1_i1_reg_441_reg_n_105;
  wire y_weight_1_i1_reg_441_reg_n_106;
  wire y_weight_1_i1_reg_441_reg_n_107;
  wire y_weight_1_i1_reg_441_reg_n_90;
  wire y_weight_1_i1_reg_441_reg_n_91;
  wire y_weight_1_i1_reg_441_reg_n_92;
  wire y_weight_1_i1_reg_441_reg_n_93;
  wire y_weight_1_i1_reg_441_reg_n_94;
  wire y_weight_1_i1_reg_441_reg_n_95;
  wire y_weight_1_i1_reg_441_reg_n_96;
  wire y_weight_1_i1_reg_441_reg_n_97;
  wire y_weight_1_i1_reg_441_reg_n_98;
  wire y_weight_1_i1_reg_441_reg_n_99;
  wire [3:3]\NLW_ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem0_addr_reg_1865_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem0_addr_reg_1865_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmem0_addr_reg_1865_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem0_addr_reg_1865_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem0_addr_reg_1865_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem1_addr_reg_2068_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem1_addr_reg_2068_reg[15]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmem1_addr_reg_2068_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem1_addr_reg_2068_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem1_addr_reg_2068_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem1_addr_reg_2068_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_i_135_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_135_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_150_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_150_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_152_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_93_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_93_O_UNCONNECTED;
  wire [3:2]\NLW_tmp_13_reg_1871_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_13_reg_1871_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_2_reg_1852_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_31_reg_1991_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_31_reg_1991_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_1991_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_65_reg_1986_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_cast_reg_1965_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_cast_reg_1965_reg[10]_i_1_O_UNCONNECTED ;
  wire NLW_x_weight_1_i1_reg_429_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_x_weight_1_i1_reg_429_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_x_weight_1_i1_reg_429_reg_OVERFLOW_UNCONNECTED;
  wire NLW_x_weight_1_i1_reg_429_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_x_weight_1_i1_reg_429_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_x_weight_1_i1_reg_429_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_x_weight_1_i1_reg_429_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_x_weight_1_i1_reg_429_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_x_weight_1_i1_reg_429_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_x_weight_1_i1_reg_429_reg_P_UNCONNECTED;
  wire [47:0]NLW_x_weight_1_i1_reg_429_reg_PCOUT_UNCONNECTED;
  wire NLW_y_weight_1_i1_reg_441_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_weight_1_i1_reg_441_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_weight_1_i1_reg_441_reg_OVERFLOW_UNCONNECTED;
  wire NLW_y_weight_1_i1_reg_441_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_weight_1_i1_reg_441_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_weight_1_i1_reg_441_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_weight_1_i1_reg_441_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_weight_1_i1_reg_441_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_weight_1_i1_reg_441_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_y_weight_1_i1_reg_441_reg_P_UNCONNECTED;
  wire [47:0]NLW_y_weight_1_i1_reg_441_reg_PCOUT_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[31:2] = \^m_axi_gmem1_AWADDR [31:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(\ap_CS_fsm[10]_i_4_n_2 ),
        .I1(\j_reg_389_reg_n_2_[7] ),
        .I2(\j_reg_389_reg_n_2_[10] ),
        .I3(\j_reg_389_reg_n_2_[8] ),
        .I4(\j_reg_389_reg_n_2_[9] ),
        .O(\ap_CS_fsm[10]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(\j_reg_389_reg_n_2_[1] ),
        .I1(\j_reg_389_reg_n_2_[4] ),
        .I2(\j_reg_389_reg_n_2_[3] ),
        .I3(\ap_CS_fsm[10]_i_5_n_2 ),
        .O(\ap_CS_fsm[10]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[10]_i_5 
       (.I0(\j_reg_389_reg_n_2_[0] ),
        .I1(\j_reg_389_reg_n_2_[6] ),
        .I2(\j_reg_389_reg_n_2_[2] ),
        .I3(\j_reg_389_reg_n_2_[5] ),
        .O(\ap_CS_fsm[10]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[14]_i_3 
       (.I0(\ap_CS_fsm[10]_i_3_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(\ap_CS_fsm[14]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(\tmp_6_reg_1861[0]_i_3_n_2 ),
        .I1(p_shl1_cast_fu_703_p1[14]),
        .I2(p_shl1_cast_fu_703_p1[15]),
        .I3(p_shl1_cast_fu_703_p1[16]),
        .I4(p_shl1_cast_fu_703_p1[12]),
        .I5(p_shl1_cast_fu_703_p1[21]),
        .O(\ap_CS_fsm[15]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hECCCEFCC)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_CS_fsm[17]_i_2_n_2 ),
        .I1(\ap_CS_fsm[17]_i_3_n_2 ),
        .I2(\j2_reg_418_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state30),
        .I4(\ap_CS_fsm[17]_i_4_n_2 ),
        .O(ap_NS_fsm[17]));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(\j2_reg_418_reg_n_2_[3] ),
        .I1(\j2_reg_418_reg_n_2_[5] ),
        .I2(\j2_reg_418_reg_n_2_[4] ),
        .I3(\j2_reg_418_reg_n_2_[6] ),
        .I4(\ap_CS_fsm[17]_i_5_n_2 ),
        .O(\ap_CS_fsm[17]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h3070F0F0F0F0F0C0)) 
    \ap_CS_fsm[17]_i_3 
       (.I0(\j2_reg_418_reg_n_2_[0] ),
        .I1(\j2_reg_418_reg_n_2_[8] ),
        .I2(ap_CS_fsm_state30),
        .I3(\j2_reg_418_reg_n_2_[7] ),
        .I4(\j2_reg_418_reg_n_2_[9] ),
        .I5(\j2_reg_418_reg_n_2_[10] ),
        .O(\ap_CS_fsm[17]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[17]_i_4 
       (.I0(\j2_reg_418_reg_n_2_[3] ),
        .I1(\j2_reg_418_reg_n_2_[4] ),
        .I2(\j2_reg_418_reg_n_2_[2] ),
        .I3(\j2_reg_418_reg_n_2_[1] ),
        .I4(\j2_reg_418_reg_n_2_[6] ),
        .I5(\j2_reg_418_reg_n_2_[5] ),
        .O(\ap_CS_fsm[17]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ap_CS_fsm[17]_i_5 
       (.I0(\j2_reg_418_reg_n_2_[1] ),
        .I1(\j2_reg_418_reg_n_2_[7] ),
        .I2(\j2_reg_418_reg_n_2_[8] ),
        .I3(\j2_reg_418_reg_n_2_[2] ),
        .O(\ap_CS_fsm[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_state39),
        .I1(ap_CS_fsm_state35),
        .O(ap_NS_fsm[22]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I2(\j_0_i1_reg_453_reg_n_2_[1] ),
        .O(ap_NS_fsm[23]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I1(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state43),
        .O(ap_NS_fsm[26]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I2(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .O(ap_NS_fsm[27]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I1(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state40),
        .I3(ap_CS_fsm_state47),
        .O(ap_NS_fsm[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ap_CS_fsm_state44),
        .I1(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .I2(\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .O(ap_NS_fsm[31]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[7] ),
        .I1(cache1_U_n_2),
        .I2(\j2_reg_418_reg_n_2_[8] ),
        .I3(ap_CS_fsm_state30),
        .I4(\j2_reg_418_reg_n_2_[10] ),
        .I5(\j2_reg_418_reg_n_2_[9] ),
        .O(ap_NS_fsm[36]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\bus_read/rs_rreq/load_p2 ),
        .Q(\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_2 ));
  FDRE \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_2 ),
        .Q(\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_2 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_2),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_2 ),
        .I1(ap_CS_fsm_reg_r_3_n_2),
        .O(ap_CS_fsm_reg_gate_n_2));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_2),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_2),
        .Q(ap_CS_fsm_reg_r_0_n_2),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_2),
        .Q(ap_CS_fsm_reg_r_1_n_2),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_2),
        .Q(ap_CS_fsm_reg_r_2_n_2),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_2),
        .Q(ap_CS_fsm_reg_r_3_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_state9),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0_i_2_n_2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h3533)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\tmp_17_reg_1937[0]_i_2_n_2 ),
        .I1(\ap_CS_fsm[10]_i_3_n_2 ),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_enable_reg_pp0_iter0_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8000000B800B800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_2),
        .I5(ap_enable_reg_pp0_iter1_i_3_n_2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEFE)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1_i_4_n_2),
        .I1(ap_enable_reg_pp0_iter1_i_5_n_2),
        .I2(\j_reg_389_reg_n_2_[1] ),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(j_1_reg_1941_reg__0[1]),
        .I5(\j_cast1_reg_1914[0]_i_1_n_2 ),
        .O(ap_enable_reg_pp0_iter1_i_2_n_2));
  LUT6 #(
    .INIT(64'h3000505030000000)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(\j_reg_389_reg_n_2_[5] ),
        .I1(j_1_reg_1941_reg__0[5]),
        .I2(ap_enable_reg_pp0_iter1_i_6_n_2),
        .I3(j_1_reg_1941_reg__0[7]),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(\j_reg_389_reg_n_2_[7] ),
        .O(ap_enable_reg_pp0_iter1_i_3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    ap_enable_reg_pp0_iter1_i_4
       (.I0(\j_cast1_reg_1914[2]_i_1_n_2 ),
        .I1(\j_cast1_reg_1914[3]_i_1_n_2 ),
        .I2(j_1_reg_1941_reg__0[6]),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(\j_reg_389_reg_n_2_[6] ),
        .I5(\j_1_reg_1941[10]_i_3_n_2 ),
        .O(ap_enable_reg_pp0_iter1_i_4_n_2));
  LUT6 #(
    .INIT(64'h55FFFFFF7F7F7F7F)) 
    ap_enable_reg_pp0_iter1_i_5
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(j_1_reg_1941_reg__0[8]),
        .I2(j_1_reg_1941_reg__0[9]),
        .I3(\j_reg_389_reg_n_2_[9] ),
        .I4(\j_reg_389_reg_n_2_[8] ),
        .I5(ap_enable_reg_pp0_iter1_i_7_n_2),
        .O(ap_enable_reg_pp0_iter1_i_5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    ap_enable_reg_pp0_iter1_i_6
       (.I0(j_1_reg_1941_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[4] ),
        .O(ap_enable_reg_pp0_iter1_i_6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ap_enable_reg_pp0_iter1_i_7
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter3_reg_n_2),
        .R(1'b0));
  (* HLUTNM = "lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_10 
       (.I0(tmp_77_reg_2051[0]),
        .I1(tmp_112_reg_2062[0]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_10_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_3 
       (.I0(tmp_112_reg_2062[2]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[2]),
        .I3(tmp_76_reg_2046),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_4 
       (.I0(tmp_112_reg_2062[1]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[1]),
        .I3(tmp_76_reg_2046),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h909F)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_5 
       (.I0(tmp_76_reg_2046),
        .I1(tmp_77_reg_2051[0]),
        .I2(tmp_112_reg_2062[0]),
        .I3(tmp_80_reg_2057),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_6 
       (.I0(tmp_112_reg_2062[0]),
        .I1(tmp_76_reg_2046),
        .I2(tmp_77_reg_2051[0]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_7 
       (.I0(tmp_112_reg_2062[3]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[3]),
        .I3(tmp_76_reg_2046),
        .I4(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_3_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_8 
       (.I0(tmp_112_reg_2062[2]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[2]),
        .I3(tmp_76_reg_2046),
        .I4(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_4_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_9 
       (.I0(tmp_112_reg_2062[1]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[1]),
        .I3(tmp_76_reg_2046),
        .I4(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_5_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_9_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_10 
       (.I0(tmp_112_reg_2062[4]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[4]),
        .I3(tmp_76_reg_2046),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_10_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_11 
       (.I0(tmp_112_reg_2062[3]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[3]),
        .I3(tmp_76_reg_2046),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h8DB1724E724E8DB1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_12 
       (.I0(tmp_77_reg_2051[6]),
        .I1(tmp_112_reg_2062[6]),
        .I2(tmp_80_reg_2057),
        .I3(tmp_76_reg_2046),
        .I4(tmp_112_reg_2062[7]),
        .I5(tmp_77_reg_2051[7]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_13 
       (.I0(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_9_n_2 ),
        .I1(tmp_76_reg_2046),
        .I2(tmp_77_reg_2051[6]),
        .I3(tmp_80_reg_2057),
        .I4(tmp_112_reg_2062[6]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_13_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_14 
       (.I0(tmp_112_reg_2062[5]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[5]),
        .I3(tmp_76_reg_2046),
        .I4(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_10_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_14_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_15 
       (.I0(tmp_112_reg_2062[4]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[4]),
        .I3(tmp_76_reg_2046),
        .I4(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_11_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_16 
       (.I0(tmp_84_fu_1317_p2[5]),
        .I1(tmp_84_fu_1317_p2[7]),
        .I2(tmp_84_fu_1317_p2[6]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_17 
       (.I0(tmp_84_fu_1317_p2[6]),
        .I1(tmp_84_fu_1317_p2[5]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_18 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555557FFF)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_19 
       (.I0(tmp_84_fu_1317_p2[7]),
        .I1(tmp_84_fu_1317_p2[4]),
        .I2(tmp_84_fu_1317_p2[3]),
        .I3(tmp_84_fu_1317_p2[2]),
        .I4(tmp_84_fu_1317_p2[6]),
        .I5(tmp_84_fu_1317_p2[5]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_19_n_2 ));
  LUT5 #(
    .INIT(32'h1F5F5F5F)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_6 
       (.I0(tmp_84_fu_1317_p2[3]),
        .I1(tmp_84_fu_1317_p2[2]),
        .I2(tmp_84_fu_1317_p2[4]),
        .I3(tmp_84_fu_1317_p2[1]),
        .I4(tmp_84_fu_1317_p2[0]),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_8 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_9 
       (.I0(tmp_112_reg_2062[5]),
        .I1(tmp_80_reg_2057),
        .I2(tmp_77_reg_2051[5]),
        .I3(tmp_76_reg_2046),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_9_n_2 ));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[0]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[1]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[2]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_7),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[3]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  CARRY4 \ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_3 ,\ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_4 ,\ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_3_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_4_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_5_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_6_n_2 }),
        .O(tmp_84_fu_1317_p2[3:0]),
        .S({\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_7_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_8_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_9_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[3]_i_10_n_2 }));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_6),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[4]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_5),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[5]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_4),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[6]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  FDSE \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_3),
        .D(sobel_filter_gmem0_m_axi_U_n_2),
        .Q(ap_phi_reg_pp0_iter2_val_reg_400[7]),
        .S(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  CARRY4 \ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5 
       (.CI(\ap_phi_reg_pp0_iter2_val_reg_400_reg[3]_i_2_n_2 ),
        .CO({\NLW_ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_CO_UNCONNECTED [3],\ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_n_3 ,\ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_n_4 ,\ap_phi_reg_pp0_iter2_val_reg_400_reg[7]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_9_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_10_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_11_n_2 }),
        .O(tmp_84_fu_1317_p2[7:4]),
        .S({\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_12_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_13_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_14_n_2 ,\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_15_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem0_m_axi_U_n_20),
        .Q(ap_reg_ioackin_gmem1_AWREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_30),
        .Q(ap_reg_ioackin_gmem1_WREADY),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cache1 cache1_U
       (.CO(ram_reg_0_i_150_n_4),
        .D(j_3_fu_1386_p2[1]),
        .O(ram_reg_0_i_150_n_9),
        .Q(tmp_31_reg_1991),
        .WEA(cache1_we0),
        .\ap_CS_fsm_reg[21] ({ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_pp0_stage4}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ce0(cache1_ce0),
        .ce1(cache1_ce1),
        .data5(data5),
        .data6(data6),
        .\gmem0_addr_read_reg_1960_reg[7] (gmem0_addr_read_reg_1960),
        .\j2_cast1_reg_2089_reg[10] (j2_cast1_reg_2089),
        .\j2_cast1_reg_2089_reg[9] ({ram_reg_0_i_152_n_6,ram_reg_0_i_152_n_7,ram_reg_0_i_152_n_8}),
        .\j2_reg_418_reg[10] ({\j2_reg_418_reg_n_2_[10] ,\j2_reg_418_reg_n_2_[9] ,\j2_reg_418_reg_n_2_[8] ,\j2_reg_418_reg_n_2_[7] ,\j2_reg_418_reg_n_2_[6] ,\j2_reg_418_reg_n_2_[5] ,\j2_reg_418_reg_n_2_[4] ,\j2_reg_418_reg_n_2_[3] ,\j2_reg_418_reg_n_2_[2] ,\j2_reg_418_reg_n_2_[1] ,\j2_reg_418_reg_n_2_[0] }),
        .q0(cache1_q0),
        .q1(cache1_q1),
        .ram_reg_0(cache1_U_n_2),
        .ram_reg_0_0(cache1_U_n_5),
        .\reg_614_reg[7] ({cache1_U_n_30,cache1_U_n_31,cache1_U_n_32,cache1_U_n_33,cache1_U_n_34,cache1_U_n_35,cache1_U_n_36,cache1_U_n_37}),
        .\reg_622_reg[7] ({cache1_U_n_38,cache1_U_n_39,cache1_U_n_40,cache1_U_n_41,cache1_U_n_42,cache1_U_n_43,cache1_U_n_44,cache1_U_n_45}),
        .\reg_630_reg[0] (cache1_U_n_3),
        .\reg_630_reg[7] ({cache1_U_n_46,cache1_U_n_47,cache1_U_n_48,cache1_U_n_49,cache1_U_n_50,cache1_U_n_51,cache1_U_n_52,cache1_U_n_53}),
        .\reg_638_reg[7] ({cache1_U_n_6,cache1_U_n_7,cache1_U_n_8,cache1_U_n_9,cache1_U_n_10,cache1_U_n_11,cache1_U_n_12,cache1_U_n_13}),
        .\reg_646_reg[7] ({cache1_U_n_54,cache1_U_n_55,cache1_U_n_56,cache1_U_n_57,cache1_U_n_58,cache1_U_n_59,cache1_U_n_60,cache1_U_n_61}),
        .\tmp_65_reg_1986_reg[12] (tmp_65_reg_1986));
  FDRE \gmem0_addr_read_reg_1960_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[0]),
        .Q(gmem0_addr_read_reg_1960[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[1]),
        .Q(gmem0_addr_read_reg_1960[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[2]),
        .Q(gmem0_addr_read_reg_1960[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[3]),
        .Q(gmem0_addr_read_reg_1960[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[4]),
        .Q(gmem0_addr_read_reg_1960[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[5]),
        .Q(gmem0_addr_read_reg_1960[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[6]),
        .Q(gmem0_addr_read_reg_1960[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1960_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_19600),
        .D(gmem0_RDATA[7]),
        .Q(gmem0_addr_read_reg_1960[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[10]_i_2 
       (.I0(p_0_in[3]),
        .I1(tmp_10_cast_reg_1830[10]),
        .O(\gmem0_addr_reg_1865[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[10]_i_3 
       (.I0(p_0_in[2]),
        .I1(tmp_10_cast_reg_1830[9]),
        .O(\gmem0_addr_reg_1865[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[10]_i_4 
       (.I0(p_0_in[1]),
        .I1(tmp_10_cast_reg_1830[8]),
        .O(\gmem0_addr_reg_1865[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[10]_i_5 
       (.I0(p_0_in[0]),
        .I1(tmp_10_cast_reg_1830[7]),
        .O(\gmem0_addr_reg_1865[10]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[14]_i_2 
       (.I0(p_0_in[7]),
        .I1(tmp_10_cast_reg_1830[14]),
        .O(\gmem0_addr_reg_1865[14]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[14]_i_3 
       (.I0(p_0_in[6]),
        .I1(tmp_10_cast_reg_1830[13]),
        .O(\gmem0_addr_reg_1865[14]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[14]_i_4 
       (.I0(p_0_in[5]),
        .I1(tmp_10_cast_reg_1830[12]),
        .O(\gmem0_addr_reg_1865[14]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[14]_i_5 
       (.I0(p_0_in[4]),
        .I1(tmp_10_cast_reg_1830[11]),
        .O(\gmem0_addr_reg_1865[14]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[18]_i_2 
       (.I0(p_0_in[11]),
        .I1(tmp_10_cast_reg_1830[18]),
        .O(\gmem0_addr_reg_1865[18]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[18]_i_3 
       (.I0(p_0_in[10]),
        .I1(tmp_10_cast_reg_1830[17]),
        .O(\gmem0_addr_reg_1865[18]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[18]_i_4 
       (.I0(p_0_in[9]),
        .I1(tmp_10_cast_reg_1830[16]),
        .O(\gmem0_addr_reg_1865[18]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[18]_i_5 
       (.I0(p_0_in[8]),
        .I1(tmp_10_cast_reg_1830[15]),
        .O(\gmem0_addr_reg_1865[18]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[22]_i_3 
       (.I0(tmp_10_cast_reg_1830[22]),
        .I1(\gmem0_addr_reg_1865_reg[22]_i_2_n_5 ),
        .O(\gmem0_addr_reg_1865[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[22]_i_4 
       (.I0(p_0_in[14]),
        .I1(tmp_10_cast_reg_1830[21]),
        .O(\gmem0_addr_reg_1865[22]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[22]_i_5 
       (.I0(p_0_in[13]),
        .I1(tmp_10_cast_reg_1830[20]),
        .O(\gmem0_addr_reg_1865[22]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[22]_i_6 
       (.I0(p_0_in[12]),
        .I1(tmp_10_cast_reg_1830[19]),
        .O(\gmem0_addr_reg_1865[22]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[26]_i_2 
       (.I0(tmp_10_cast_reg_1830[25]),
        .I1(tmp_10_cast_reg_1830[26]),
        .O(\gmem0_addr_reg_1865[26]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[26]_i_3 
       (.I0(tmp_10_cast_reg_1830[24]),
        .I1(tmp_10_cast_reg_1830[25]),
        .O(\gmem0_addr_reg_1865[26]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[26]_i_4 
       (.I0(tmp_10_cast_reg_1830[23]),
        .I1(tmp_10_cast_reg_1830[24]),
        .O(\gmem0_addr_reg_1865[26]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[26]_i_5 
       (.I0(tmp_10_cast_reg_1830[22]),
        .I1(tmp_10_cast_reg_1830[23]),
        .O(\gmem0_addr_reg_1865[26]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[30]_i_2 
       (.I0(tmp_10_cast_reg_1830[29]),
        .I1(tmp_10_cast_reg_1830[30]),
        .O(\gmem0_addr_reg_1865[30]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[30]_i_3 
       (.I0(tmp_10_cast_reg_1830[28]),
        .I1(tmp_10_cast_reg_1830[29]),
        .O(\gmem0_addr_reg_1865[30]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[30]_i_4 
       (.I0(tmp_10_cast_reg_1830[27]),
        .I1(tmp_10_cast_reg_1830[28]),
        .O(\gmem0_addr_reg_1865[30]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[30]_i_5 
       (.I0(tmp_10_cast_reg_1830[26]),
        .I1(tmp_10_cast_reg_1830[27]),
        .O(\gmem0_addr_reg_1865[30]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1865[31]_i_2 
       (.I0(tmp_10_cast_reg_1830[30]),
        .I1(tmp_10_cast_reg_1830[31]),
        .O(\gmem0_addr_reg_1865[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1865[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(tmp_10_cast_reg_1830[7]),
        .O(tmp_91_fu_750_p1[7]));
  FDRE \gmem0_addr_reg_1865_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[0]),
        .Q(gmem0_addr_reg_1865[0]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[10]),
        .Q(gmem0_addr_reg_1865[10]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_reg_1865_reg[10]_i_1_n_2 ,\gmem0_addr_reg_1865_reg[10]_i_1_n_3 ,\gmem0_addr_reg_1865_reg[10]_i_1_n_4 ,\gmem0_addr_reg_1865_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_0_in[3:0]),
        .O({tmp_91_fu_750_p1[10:8],\NLW_gmem0_addr_reg_1865_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem0_addr_reg_1865[10]_i_2_n_2 ,\gmem0_addr_reg_1865[10]_i_3_n_2 ,\gmem0_addr_reg_1865[10]_i_4_n_2 ,\gmem0_addr_reg_1865[10]_i_5_n_2 }));
  FDRE \gmem0_addr_reg_1865_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[11]),
        .Q(gmem0_addr_reg_1865[11]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[12]),
        .Q(gmem0_addr_reg_1865[12]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[13]),
        .Q(gmem0_addr_reg_1865[13]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[14]),
        .Q(gmem0_addr_reg_1865[14]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[14]_i_1 
       (.CI(\gmem0_addr_reg_1865_reg[10]_i_1_n_2 ),
        .CO({\gmem0_addr_reg_1865_reg[14]_i_1_n_2 ,\gmem0_addr_reg_1865_reg[14]_i_1_n_3 ,\gmem0_addr_reg_1865_reg[14]_i_1_n_4 ,\gmem0_addr_reg_1865_reg[14]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(tmp_91_fu_750_p1[14:11]),
        .S({\gmem0_addr_reg_1865[14]_i_2_n_2 ,\gmem0_addr_reg_1865[14]_i_3_n_2 ,\gmem0_addr_reg_1865[14]_i_4_n_2 ,\gmem0_addr_reg_1865[14]_i_5_n_2 }));
  FDRE \gmem0_addr_reg_1865_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[15]),
        .Q(gmem0_addr_reg_1865[15]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[16]),
        .Q(gmem0_addr_reg_1865[16]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[17]),
        .Q(gmem0_addr_reg_1865[17]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[18]),
        .Q(gmem0_addr_reg_1865[18]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[18]_i_1 
       (.CI(\gmem0_addr_reg_1865_reg[14]_i_1_n_2 ),
        .CO({\gmem0_addr_reg_1865_reg[18]_i_1_n_2 ,\gmem0_addr_reg_1865_reg[18]_i_1_n_3 ,\gmem0_addr_reg_1865_reg[18]_i_1_n_4 ,\gmem0_addr_reg_1865_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(tmp_91_fu_750_p1[18:15]),
        .S({\gmem0_addr_reg_1865[18]_i_2_n_2 ,\gmem0_addr_reg_1865[18]_i_3_n_2 ,\gmem0_addr_reg_1865[18]_i_4_n_2 ,\gmem0_addr_reg_1865[18]_i_5_n_2 }));
  FDRE \gmem0_addr_reg_1865_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[19]),
        .Q(gmem0_addr_reg_1865[19]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[1]),
        .Q(gmem0_addr_reg_1865[1]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[20]),
        .Q(gmem0_addr_reg_1865[20]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[21]),
        .Q(gmem0_addr_reg_1865[21]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[22]),
        .Q(gmem0_addr_reg_1865[22]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[22]_i_1 
       (.CI(\gmem0_addr_reg_1865_reg[18]_i_1_n_2 ),
        .CO({\gmem0_addr_reg_1865_reg[22]_i_1_n_2 ,\gmem0_addr_reg_1865_reg[22]_i_1_n_3 ,\gmem0_addr_reg_1865_reg[22]_i_1_n_4 ,\gmem0_addr_reg_1865_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\gmem0_addr_reg_1865_reg[22]_i_2_n_5 ,p_0_in[14:12]}),
        .O(tmp_91_fu_750_p1[22:19]),
        .S({\gmem0_addr_reg_1865[22]_i_3_n_2 ,\gmem0_addr_reg_1865[22]_i_4_n_2 ,\gmem0_addr_reg_1865[22]_i_5_n_2 ,\gmem0_addr_reg_1865[22]_i_6_n_2 }));
  CARRY4 \gmem0_addr_reg_1865_reg[22]_i_2 
       (.CI(\tmp_2_reg_1852_reg[21]_i_1_n_2 ),
        .CO({\NLW_gmem0_addr_reg_1865_reg[22]_i_2_CO_UNCONNECTED [3:1],\gmem0_addr_reg_1865_reg[22]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmem0_addr_reg_1865_reg[22]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \gmem0_addr_reg_1865_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[23]),
        .Q(gmem0_addr_reg_1865[23]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[24]),
        .Q(gmem0_addr_reg_1865[24]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[25]),
        .Q(gmem0_addr_reg_1865[25]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[26]),
        .Q(gmem0_addr_reg_1865[26]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[26]_i_1 
       (.CI(\gmem0_addr_reg_1865_reg[22]_i_1_n_2 ),
        .CO({\gmem0_addr_reg_1865_reg[26]_i_1_n_2 ,\gmem0_addr_reg_1865_reg[26]_i_1_n_3 ,\gmem0_addr_reg_1865_reg[26]_i_1_n_4 ,\gmem0_addr_reg_1865_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_10_cast_reg_1830[25:22]),
        .O(tmp_91_fu_750_p1[26:23]),
        .S({\gmem0_addr_reg_1865[26]_i_2_n_2 ,\gmem0_addr_reg_1865[26]_i_3_n_2 ,\gmem0_addr_reg_1865[26]_i_4_n_2 ,\gmem0_addr_reg_1865[26]_i_5_n_2 }));
  FDRE \gmem0_addr_reg_1865_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[27]),
        .Q(gmem0_addr_reg_1865[27]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[28]),
        .Q(gmem0_addr_reg_1865[28]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[29]),
        .Q(gmem0_addr_reg_1865[29]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[2]),
        .Q(gmem0_addr_reg_1865[2]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[30]),
        .Q(gmem0_addr_reg_1865[30]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[30]_i_1 
       (.CI(\gmem0_addr_reg_1865_reg[26]_i_1_n_2 ),
        .CO({\gmem0_addr_reg_1865_reg[30]_i_1_n_2 ,\gmem0_addr_reg_1865_reg[30]_i_1_n_3 ,\gmem0_addr_reg_1865_reg[30]_i_1_n_4 ,\gmem0_addr_reg_1865_reg[30]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_10_cast_reg_1830[29:26]),
        .O(tmp_91_fu_750_p1[30:27]),
        .S({\gmem0_addr_reg_1865[30]_i_2_n_2 ,\gmem0_addr_reg_1865[30]_i_3_n_2 ,\gmem0_addr_reg_1865[30]_i_4_n_2 ,\gmem0_addr_reg_1865[30]_i_5_n_2 }));
  FDRE \gmem0_addr_reg_1865_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[31]),
        .Q(gmem0_addr_reg_1865[31]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1865_reg[31]_i_1 
       (.CI(\gmem0_addr_reg_1865_reg[30]_i_1_n_2 ),
        .CO(\NLW_gmem0_addr_reg_1865_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem0_addr_reg_1865_reg[31]_i_1_O_UNCONNECTED [3:1],tmp_91_fu_750_p1[31]}),
        .S({1'b0,1'b0,1'b0,\gmem0_addr_reg_1865[31]_i_2_n_2 }));
  FDRE \gmem0_addr_reg_1865_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[3]),
        .Q(gmem0_addr_reg_1865[3]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[4]),
        .Q(gmem0_addr_reg_1865[4]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[5]),
        .Q(gmem0_addr_reg_1865[5]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_10_cast_reg_1830[6]),
        .Q(gmem0_addr_reg_1865[6]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[7]),
        .Q(gmem0_addr_reg_1865[7]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[8]),
        .Q(gmem0_addr_reg_1865[8]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1865_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_91_fu_750_p1[9]),
        .Q(gmem0_addr_reg_1865[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_10 
       (.I0(tmp_2_reg_1852[7]),
        .I1(tmp127_cast_fu_1263_p1[7]),
        .O(tmp_95_cast_fu_1272_p1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_3 
       (.I0(tmp_95_cast_fu_1272_p1[11]),
        .I1(tmp_8_cast6_reg_1820_reg__0[11]),
        .O(\gmem1_addr_reg_2068[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_4 
       (.I0(tmp_95_cast_fu_1272_p1[10]),
        .I1(tmp_8_cast6_reg_1820_reg__0[10]),
        .O(\gmem1_addr_reg_2068[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_5 
       (.I0(tmp_95_cast_fu_1272_p1[9]),
        .I1(tmp_8_cast6_reg_1820_reg__0[9]),
        .O(\gmem1_addr_reg_2068[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_6 
       (.I0(tmp_95_cast_fu_1272_p1[8]),
        .I1(tmp_8_cast6_reg_1820_reg__0[8]),
        .O(\gmem1_addr_reg_2068[11]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_7 
       (.I0(tmp_2_reg_1852[10]),
        .I1(tmp127_cast_fu_1263_p1[10]),
        .O(\gmem1_addr_reg_2068[11]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_8 
       (.I0(tmp_2_reg_1852[9]),
        .I1(tmp127_cast_fu_1263_p1[9]),
        .O(\gmem1_addr_reg_2068[11]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[11]_i_9 
       (.I0(tmp_2_reg_1852[8]),
        .I1(tmp127_cast_fu_1263_p1[8]),
        .O(\gmem1_addr_reg_2068[11]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[15]_i_10 
       (.I0(tmp_2_reg_1852[11]),
        .I1(tmp127_cast_fu_1263_p1[11]),
        .O(\gmem1_addr_reg_2068[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[15]_i_3 
       (.I0(tmp_95_cast_fu_1272_p1[15]),
        .I1(tmp_8_cast6_reg_1820_reg__0[15]),
        .O(\gmem1_addr_reg_2068[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[15]_i_4 
       (.I0(tmp_95_cast_fu_1272_p1[14]),
        .I1(tmp_8_cast6_reg_1820_reg__0[14]),
        .O(\gmem1_addr_reg_2068[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[15]_i_5 
       (.I0(tmp_95_cast_fu_1272_p1[13]),
        .I1(tmp_8_cast6_reg_1820_reg__0[13]),
        .O(\gmem1_addr_reg_2068[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[15]_i_6 
       (.I0(tmp_95_cast_fu_1272_p1[12]),
        .I1(tmp_8_cast6_reg_1820_reg__0[12]),
        .O(\gmem1_addr_reg_2068[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[15]_i_7 
       (.I0(tmp_2_reg_1852[13]),
        .I1(tmp_2_reg_1852[14]),
        .O(\gmem1_addr_reg_2068[15]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_2068[15]_i_8 
       (.I0(tmp_2_reg_1852[13]),
        .O(\gmem1_addr_reg_2068[15]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_2068[15]_i_9 
       (.I0(tmp_2_reg_1852[12]),
        .O(\gmem1_addr_reg_2068[15]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[19]_i_10 
       (.I0(tmp_2_reg_1852[14]),
        .I1(tmp_2_reg_1852[15]),
        .O(\gmem1_addr_reg_2068[19]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[19]_i_3 
       (.I0(tmp_95_cast_fu_1272_p1[19]),
        .I1(tmp_8_cast6_reg_1820_reg__0[19]),
        .O(\gmem1_addr_reg_2068[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[19]_i_4 
       (.I0(tmp_95_cast_fu_1272_p1[18]),
        .I1(tmp_8_cast6_reg_1820_reg__0[18]),
        .O(\gmem1_addr_reg_2068[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[19]_i_5 
       (.I0(tmp_95_cast_fu_1272_p1[17]),
        .I1(tmp_8_cast6_reg_1820_reg__0[17]),
        .O(\gmem1_addr_reg_2068[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[19]_i_6 
       (.I0(tmp_95_cast_fu_1272_p1[16]),
        .I1(tmp_8_cast6_reg_1820_reg__0[16]),
        .O(\gmem1_addr_reg_2068[19]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[19]_i_7 
       (.I0(tmp_2_reg_1852[17]),
        .I1(tmp_2_reg_1852[18]),
        .O(\gmem1_addr_reg_2068[19]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[19]_i_8 
       (.I0(tmp_2_reg_1852[16]),
        .I1(tmp_2_reg_1852[17]),
        .O(\gmem1_addr_reg_2068[19]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[19]_i_9 
       (.I0(tmp_2_reg_1852[15]),
        .I1(tmp_2_reg_1852[16]),
        .O(\gmem1_addr_reg_2068[19]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[23]_i_10 
       (.I0(tmp_2_reg_1852[19]),
        .I1(tmp_2_reg_1852[20]),
        .O(\gmem1_addr_reg_2068[23]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[23]_i_11 
       (.I0(tmp_2_reg_1852[18]),
        .I1(tmp_2_reg_1852[19]),
        .O(\gmem1_addr_reg_2068[23]_i_11_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_2068[23]_i_2 
       (.I0(tmp_8_cast6_reg_1820_reg__0[22]),
        .O(\gmem1_addr_reg_2068[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[23]_i_4 
       (.I0(tmp_8_cast6_reg_1820_reg__0[22]),
        .I1(tmp_8_cast6_reg_1820_reg__0[23]),
        .O(\gmem1_addr_reg_2068[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[23]_i_5 
       (.I0(tmp_8_cast6_reg_1820_reg__0[22]),
        .I1(tmp_95_cast_fu_1272_p1[22]),
        .O(\gmem1_addr_reg_2068[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[23]_i_6 
       (.I0(tmp_95_cast_fu_1272_p1[21]),
        .I1(tmp_8_cast6_reg_1820_reg__0[21]),
        .O(\gmem1_addr_reg_2068[23]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[23]_i_7 
       (.I0(tmp_95_cast_fu_1272_p1[20]),
        .I1(tmp_8_cast6_reg_1820_reg__0[20]),
        .O(\gmem1_addr_reg_2068[23]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[23]_i_8 
       (.I0(tmp_2_reg_1852[21]),
        .I1(tmp_2_reg_1852[22]),
        .O(\gmem1_addr_reg_2068[23]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[23]_i_9 
       (.I0(tmp_2_reg_1852[20]),
        .I1(tmp_2_reg_1852[21]),
        .O(\gmem1_addr_reg_2068[23]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[27]_i_2 
       (.I0(tmp_8_cast6_reg_1820_reg__0[26]),
        .I1(tmp_8_cast6_reg_1820_reg__0[27]),
        .O(\gmem1_addr_reg_2068[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[27]_i_3 
       (.I0(tmp_8_cast6_reg_1820_reg__0[25]),
        .I1(tmp_8_cast6_reg_1820_reg__0[26]),
        .O(\gmem1_addr_reg_2068[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[27]_i_4 
       (.I0(tmp_8_cast6_reg_1820_reg__0[24]),
        .I1(tmp_8_cast6_reg_1820_reg__0[25]),
        .O(\gmem1_addr_reg_2068[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[27]_i_5 
       (.I0(tmp_8_cast6_reg_1820_reg__0[23]),
        .I1(tmp_8_cast6_reg_1820_reg__0[24]),
        .O(\gmem1_addr_reg_2068[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem1_addr_reg_2068[29]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_5_reg_1857),
        .O(gmem1_addr_reg_20680));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[29]_i_3 
       (.I0(tmp_8_cast6_reg_1820_reg__0[28]),
        .I1(tmp_8_cast6_reg_1820_reg__0[29]),
        .O(\gmem1_addr_reg_2068[29]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_2068[29]_i_4 
       (.I0(tmp_8_cast6_reg_1820_reg__0[27]),
        .I1(tmp_8_cast6_reg_1820_reg__0[28]),
        .O(\gmem1_addr_reg_2068[29]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[3]_i_2 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[3]),
        .I1(tmp_8_cast6_reg_1820_reg__0[3]),
        .O(\gmem1_addr_reg_2068[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[3]_i_3 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[2]),
        .I1(tmp_8_cast6_reg_1820_reg__0[2]),
        .O(\gmem1_addr_reg_2068[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[3]_i_4 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[1]),
        .I1(tmp_8_cast6_reg_1820_reg__0[1]),
        .O(\gmem1_addr_reg_2068[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[3]_i_5 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[0]),
        .I1(tmp_8_cast6_reg_1820_reg__0[0]),
        .O(\gmem1_addr_reg_2068[3]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem1_addr_reg_2068[7]_i_2 
       (.I0(tmp127_cast_fu_1263_p1[7]),
        .I1(tmp_2_reg_1852[7]),
        .I2(tmp_8_cast6_reg_1820_reg__0[7]),
        .O(\gmem1_addr_reg_2068[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[7]_i_3 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[6]),
        .I1(tmp_8_cast6_reg_1820_reg__0[6]),
        .O(\gmem1_addr_reg_2068[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[7]_i_4 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[5]),
        .I1(tmp_8_cast6_reg_1820_reg__0[5]),
        .O(\gmem1_addr_reg_2068[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_2068[7]_i_5 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[4]),
        .I1(tmp_8_cast6_reg_1820_reg__0[4]),
        .O(\gmem1_addr_reg_2068[7]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_2068[7]_i_7 
       (.I0(j_cast1_reg_1914_pp0_iter1_reg_reg__0[8]),
        .O(\gmem1_addr_reg_2068[7]_i_7_n_2 ));
  FDRE \gmem1_addr_reg_2068_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[0]),
        .Q(gmem1_addr_reg_2068[0]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[10]),
        .Q(gmem1_addr_reg_2068[10]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[11]),
        .Q(gmem1_addr_reg_2068[11]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[11]_i_1 
       (.CI(\gmem1_addr_reg_2068_reg[7]_i_1_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[11]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[11]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[11]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_95_cast_fu_1272_p1[11:8]),
        .O(out_pix4_sum_fu_1280_p2[11:8]),
        .S({\gmem1_addr_reg_2068[11]_i_3_n_2 ,\gmem1_addr_reg_2068[11]_i_4_n_2 ,\gmem1_addr_reg_2068[11]_i_5_n_2 ,\gmem1_addr_reg_2068[11]_i_6_n_2 }));
  CARRY4 \gmem1_addr_reg_2068_reg[11]_i_2 
       (.CI(1'b0),
        .CO({\gmem1_addr_reg_2068_reg[11]_i_2_n_2 ,\gmem1_addr_reg_2068_reg[11]_i_2_n_3 ,\gmem1_addr_reg_2068_reg[11]_i_2_n_4 ,\gmem1_addr_reg_2068_reg[11]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_2_reg_1852[10:7]),
        .O({tmp_95_cast_fu_1272_p1[10:8],\NLW_gmem1_addr_reg_2068_reg[11]_i_2_O_UNCONNECTED [0]}),
        .S({\gmem1_addr_reg_2068[11]_i_7_n_2 ,\gmem1_addr_reg_2068[11]_i_8_n_2 ,\gmem1_addr_reg_2068[11]_i_9_n_2 ,tmp_95_cast_fu_1272_p1[7]}));
  FDRE \gmem1_addr_reg_2068_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[12]),
        .Q(gmem1_addr_reg_2068[12]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[13]),
        .Q(gmem1_addr_reg_2068[13]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[14]),
        .Q(gmem1_addr_reg_2068[14]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[15]),
        .Q(gmem1_addr_reg_2068[15]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[15]_i_1 
       (.CI(\gmem1_addr_reg_2068_reg[11]_i_1_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[15]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[15]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[15]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_95_cast_fu_1272_p1[15:12]),
        .O(out_pix4_sum_fu_1280_p2[15:12]),
        .S({\gmem1_addr_reg_2068[15]_i_3_n_2 ,\gmem1_addr_reg_2068[15]_i_4_n_2 ,\gmem1_addr_reg_2068[15]_i_5_n_2 ,\gmem1_addr_reg_2068[15]_i_6_n_2 }));
  CARRY4 \gmem1_addr_reg_2068_reg[15]_i_11 
       (.CI(\gmem1_addr_reg_2068_reg[7]_i_6_n_2 ),
        .CO({\NLW_gmem1_addr_reg_2068_reg[15]_i_11_CO_UNCONNECTED [3:1],tmp127_cast_fu_1263_p1[11]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmem1_addr_reg_2068_reg[15]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \gmem1_addr_reg_2068_reg[15]_i_2 
       (.CI(\gmem1_addr_reg_2068_reg[11]_i_2_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[15]_i_2_n_2 ,\gmem1_addr_reg_2068_reg[15]_i_2_n_3 ,\gmem1_addr_reg_2068_reg[15]_i_2_n_4 ,\gmem1_addr_reg_2068_reg[15]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_2_reg_1852[13],1'b0,1'b1,tmp_2_reg_1852[11]}),
        .O(tmp_95_cast_fu_1272_p1[14:11]),
        .S({\gmem1_addr_reg_2068[15]_i_7_n_2 ,\gmem1_addr_reg_2068[15]_i_8_n_2 ,\gmem1_addr_reg_2068[15]_i_9_n_2 ,\gmem1_addr_reg_2068[15]_i_10_n_2 }));
  FDRE \gmem1_addr_reg_2068_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[16]),
        .Q(gmem1_addr_reg_2068[16]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[17]),
        .Q(gmem1_addr_reg_2068[17]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[18]),
        .Q(gmem1_addr_reg_2068[18]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[19]),
        .Q(gmem1_addr_reg_2068[19]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[19]_i_1 
       (.CI(\gmem1_addr_reg_2068_reg[15]_i_1_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[19]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[19]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[19]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_95_cast_fu_1272_p1[19:16]),
        .O(out_pix4_sum_fu_1280_p2[19:16]),
        .S({\gmem1_addr_reg_2068[19]_i_3_n_2 ,\gmem1_addr_reg_2068[19]_i_4_n_2 ,\gmem1_addr_reg_2068[19]_i_5_n_2 ,\gmem1_addr_reg_2068[19]_i_6_n_2 }));
  CARRY4 \gmem1_addr_reg_2068_reg[19]_i_2 
       (.CI(\gmem1_addr_reg_2068_reg[15]_i_2_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[19]_i_2_n_2 ,\gmem1_addr_reg_2068_reg[19]_i_2_n_3 ,\gmem1_addr_reg_2068_reg[19]_i_2_n_4 ,\gmem1_addr_reg_2068_reg[19]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_2_reg_1852[17:14]),
        .O(tmp_95_cast_fu_1272_p1[18:15]),
        .S({\gmem1_addr_reg_2068[19]_i_7_n_2 ,\gmem1_addr_reg_2068[19]_i_8_n_2 ,\gmem1_addr_reg_2068[19]_i_9_n_2 ,\gmem1_addr_reg_2068[19]_i_10_n_2 }));
  FDRE \gmem1_addr_reg_2068_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[1]),
        .Q(gmem1_addr_reg_2068[1]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[20]),
        .Q(gmem1_addr_reg_2068[20]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[21]),
        .Q(gmem1_addr_reg_2068[21]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[22]),
        .Q(gmem1_addr_reg_2068[22]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[23]),
        .Q(gmem1_addr_reg_2068[23]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[23]_i_1 
       (.CI(\gmem1_addr_reg_2068_reg[19]_i_1_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[23]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[23]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[23]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_8_cast6_reg_1820_reg__0[22],\gmem1_addr_reg_2068[23]_i_2_n_2 ,tmp_95_cast_fu_1272_p1[21:20]}),
        .O(out_pix4_sum_fu_1280_p2[23:20]),
        .S({\gmem1_addr_reg_2068[23]_i_4_n_2 ,\gmem1_addr_reg_2068[23]_i_5_n_2 ,\gmem1_addr_reg_2068[23]_i_6_n_2 ,\gmem1_addr_reg_2068[23]_i_7_n_2 }));
  CARRY4 \gmem1_addr_reg_2068_reg[23]_i_3 
       (.CI(\gmem1_addr_reg_2068_reg[19]_i_2_n_2 ),
        .CO({\NLW_gmem1_addr_reg_2068_reg[23]_i_3_CO_UNCONNECTED [3],\gmem1_addr_reg_2068_reg[23]_i_3_n_3 ,\gmem1_addr_reg_2068_reg[23]_i_3_n_4 ,\gmem1_addr_reg_2068_reg[23]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_2_reg_1852[20:18]}),
        .O(tmp_95_cast_fu_1272_p1[22:19]),
        .S({\gmem1_addr_reg_2068[23]_i_8_n_2 ,\gmem1_addr_reg_2068[23]_i_9_n_2 ,\gmem1_addr_reg_2068[23]_i_10_n_2 ,\gmem1_addr_reg_2068[23]_i_11_n_2 }));
  FDRE \gmem1_addr_reg_2068_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[24]),
        .Q(gmem1_addr_reg_2068[24]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[25]),
        .Q(gmem1_addr_reg_2068[25]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[26]),
        .Q(gmem1_addr_reg_2068[26]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[27]),
        .Q(gmem1_addr_reg_2068[27]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[27]_i_1 
       (.CI(\gmem1_addr_reg_2068_reg[23]_i_1_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[27]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[27]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[27]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_8_cast6_reg_1820_reg__0[26:23]),
        .O(out_pix4_sum_fu_1280_p2[27:24]),
        .S({\gmem1_addr_reg_2068[27]_i_2_n_2 ,\gmem1_addr_reg_2068[27]_i_3_n_2 ,\gmem1_addr_reg_2068[27]_i_4_n_2 ,\gmem1_addr_reg_2068[27]_i_5_n_2 }));
  FDRE \gmem1_addr_reg_2068_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[28]),
        .Q(gmem1_addr_reg_2068[28]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[29]),
        .Q(gmem1_addr_reg_2068[29]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[29]_i_2 
       (.CI(\gmem1_addr_reg_2068_reg[27]_i_1_n_2 ),
        .CO({\NLW_gmem1_addr_reg_2068_reg[29]_i_2_CO_UNCONNECTED [3:1],\gmem1_addr_reg_2068_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_cast6_reg_1820_reg__0[27]}),
        .O({\NLW_gmem1_addr_reg_2068_reg[29]_i_2_O_UNCONNECTED [3:2],out_pix4_sum_fu_1280_p2[29:28]}),
        .S({1'b0,1'b0,\gmem1_addr_reg_2068[29]_i_3_n_2 ,\gmem1_addr_reg_2068[29]_i_4_n_2 }));
  FDRE \gmem1_addr_reg_2068_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[2]),
        .Q(gmem1_addr_reg_2068[2]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[3]),
        .Q(gmem1_addr_reg_2068[3]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_reg_2068_reg[3]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[3]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[3]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(j_cast1_reg_1914_pp0_iter1_reg_reg__0[3:0]),
        .O(out_pix4_sum_fu_1280_p2[3:0]),
        .S({\gmem1_addr_reg_2068[3]_i_2_n_2 ,\gmem1_addr_reg_2068[3]_i_3_n_2 ,\gmem1_addr_reg_2068[3]_i_4_n_2 ,\gmem1_addr_reg_2068[3]_i_5_n_2 }));
  FDRE \gmem1_addr_reg_2068_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[4]),
        .Q(gmem1_addr_reg_2068[4]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[5]),
        .Q(gmem1_addr_reg_2068[5]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[6]),
        .Q(gmem1_addr_reg_2068[6]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[7]),
        .Q(gmem1_addr_reg_2068[7]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_2068_reg[7]_i_1 
       (.CI(\gmem1_addr_reg_2068_reg[3]_i_1_n_2 ),
        .CO({\gmem1_addr_reg_2068_reg[7]_i_1_n_2 ,\gmem1_addr_reg_2068_reg[7]_i_1_n_3 ,\gmem1_addr_reg_2068_reg[7]_i_1_n_4 ,\gmem1_addr_reg_2068_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_8_cast6_reg_1820_reg__0[7],j_cast1_reg_1914_pp0_iter1_reg_reg__0[6:4]}),
        .O(out_pix4_sum_fu_1280_p2[7:4]),
        .S({\gmem1_addr_reg_2068[7]_i_2_n_2 ,\gmem1_addr_reg_2068[7]_i_3_n_2 ,\gmem1_addr_reg_2068[7]_i_4_n_2 ,\gmem1_addr_reg_2068[7]_i_5_n_2 }));
  CARRY4 \gmem1_addr_reg_2068_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem1_addr_reg_2068_reg[7]_i_6_n_2 ,\gmem1_addr_reg_2068_reg[7]_i_6_n_3 ,\gmem1_addr_reg_2068_reg[7]_i_6_n_4 ,\gmem1_addr_reg_2068_reg[7]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,j_cast1_reg_1914_pp0_iter1_reg_reg__0[8],1'b0}),
        .O(tmp127_cast_fu_1263_p1[10:7]),
        .S({j_cast1_reg_1914_pp0_iter1_reg_reg__0[10:9],\gmem1_addr_reg_2068[7]_i_7_n_2 ,j_cast1_reg_1914_pp0_iter1_reg_reg__0[7]}));
  FDRE \gmem1_addr_reg_2068_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[8]),
        .Q(gmem1_addr_reg_2068[8]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_2068_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_20680),
        .D(out_pix4_sum_fu_1280_p2[9]),
        .Q(gmem1_addr_reg_2068[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal grp_getVal_fu_544
       (.CO(grp_getVal_fu_544_n_42),
        .D(y_weight_1_1_2_fu_1159_p2),
        .DI({grp_getVal_fu_561_n_14,grp_getVal_fu_561_n_15}),
        .E(x_weight_1_1_1_reg_20210),
        .O(y_weight_1_2_2_fu_1231_p2__0),
        .Q(reg_614),
        .S({grp_getVal_fu_561_n_65,grp_getVal_fu_561_n_66}),
        .\Y_5_read_1_reg_205_reg[0]_0 (grp_getVal_fu_544_n_2),
        .\Y_5_read_1_reg_205_reg[0]_1 (grp_getVal_fu_544_n_3),
        .\ap_CS_fsm_reg[11] (grp_getVal_fu_561_n_3),
        .\ap_CS_fsm_reg[12] (grp_getVal_fu_561_n_2),
        .\ap_CS_fsm_reg[24] (grp_getVal_fu_544_ap_ce),
        .\ap_CS_fsm_reg[31] ({ap_CS_fsm_state45,ap_CS_fsm_state41,ap_CS_fsm_state37,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_enable_reg_pp0_iter1_reg_0(grp_getVal_fu_561_n_4),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .grp_getVal_fu_561_ap_return(grp_getVal_fu_561_ap_return[7:1]),
        .\reg_586_pp0_iter1_reg_reg[7] (reg_586_pp0_iter1_reg),
        .\reg_586_reg[7] (reg_586),
        .\reg_593_pp0_iter1_reg_reg[7] (reg_593_pp0_iter1_reg),
        .\reg_593_reg[7] (reg_593),
        .\reg_600_pp0_iter1_reg_reg[7] (reg_600_pp0_iter1_reg),
        .\reg_600_reg[7] (reg_600),
        .\reg_607_pp0_iter1_reg_reg[7] (reg_607_pp0_iter1_reg),
        .\reg_607_reg[7] (reg_607),
        .\reg_614_pp0_iter1_reg_reg[7] (reg_614_pp0_iter1_reg),
        .\reg_622_reg[7] (reg_622),
        .\reg_630_reg[7] ({\reg_630_reg_n_2_[7] ,\reg_630_reg_n_2_[6] ,\reg_630_reg_n_2_[5] ,\reg_630_reg_n_2_[4] ,\reg_630_reg_n_2_[3] ,\reg_630_reg_n_2_[2] ,\reg_630_reg_n_2_[1] ,\reg_630_reg_n_2_[0] }),
        .\reg_638_reg[7] (reg_638),
        .\reg_646_reg[7] ({\reg_646_reg_n_2_[7] ,\reg_646_reg_n_2_[6] ,\reg_646_reg_n_2_[5] ,\reg_646_reg_n_2_[4] ,\reg_646_reg_n_2_[3] ,\reg_646_reg_n_2_[2] ,\reg_646_reg_n_2_[1] ,\reg_646_reg_n_2_[0] }),
        .\reg_653_reg[7] (reg_653),
        .\tmp_110_reg_1946_pp0_iter1_reg_reg[0] (\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .\tmp_112_reg_2062_reg[7] (y_weight_1_2_2_fu_1231_p2),
        .\tmp_17_reg_1937_pp0_iter1_reg_reg[0] (\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .tmp_50_reg_2169(tmp_50_reg_2169),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_68_reg_2016_reg[7] (tmp_68_reg_2016),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg_n_2_[0] ),
        .tmp_99_0_1_reg_2202(tmp_99_0_1_reg_2202),
        .tmp_99_0_2_reg_2235(tmp_99_0_2_reg_2235),
        .x_weight_1_0_2_cast_fu_1127_p1(x_weight_1_0_2_cast_fu_1127_p1__0),
        .\x_weight_1_1_1_reg_2021_reg[0] (x_weight_1_0_2_cast_fu_1127_p1),
        .\x_weight_1_1_1_reg_2021_reg[6] (grp_getVal_fu_561_n_45),
        .\x_weight_1_1_1_reg_2021_reg[7] (grp_getVal_fu_561_n_5),
        .\x_weight_1_1_1_reg_2021_reg[9] (x_weight_1_1_1_reg_2021[9:7]),
        .\x_weight_1_1_1_reg_2021_reg[9]_0 (\x_weight_1_2_reg_2031[10]_i_4_n_2 ),
        .\x_weight_1_2_reg_2031_reg[10] (x_weight_1_2_fu_1189_p2[10:8]),
        .\y_weight_1_2_reg_2036_reg[10] (\tmp_80_reg_2057[0]_i_5_n_2 ),
        .\y_weight_1_2_reg_2036_reg[9] (y_weight_1_2_reg_2036[9:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal_0 grp_getVal_fu_561
       (.CO(grp_getVal_fu_544_n_42),
        .D(y_weight_1_2_fu_1195_p2),
        .DI({grp_getVal_fu_561_n_14,grp_getVal_fu_561_n_15}),
        .E(grp_getVal_fu_561_ap_ce),
        .Q(reg_614),
        .S({\y_weight_1_2_reg_2036[10]_i_3_n_2 ,\y_weight_1_2_reg_2036[10]_i_4_n_2 }),
        .\Y_2_read_1_reg_220_reg[0]_0 (grp_getVal_fu_561_n_3),
        .\Y_3_read_1_reg_215_reg[7]_0 (grp_getVal_fu_561_n_2),
        .\ap_CS_fsm_reg[13] ({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return[6:0]),
        .grp_getVal_fu_561_ap_return(grp_getVal_fu_561_ap_return),
        .\reg_586_pp0_iter1_reg_reg[7] (reg_586_pp0_iter1_reg),
        .\reg_586_reg[7] (reg_586),
        .\reg_593_pp0_iter1_reg_reg[7] (reg_593_pp0_iter1_reg),
        .\reg_593_reg[7] (reg_593),
        .\reg_600_pp0_iter1_reg_reg[7] (reg_600_pp0_iter1_reg),
        .\reg_600_reg[7] (reg_600),
        .\reg_607_pp0_iter1_reg_reg[7] (reg_607_pp0_iter1_reg),
        .\reg_607_reg[7] (reg_607),
        .\reg_614_pp0_iter1_reg_reg[7] (reg_614_pp0_iter1_reg),
        .\reg_622_reg[7] (reg_622),
        .\reg_630_reg[7] ({\reg_630_reg_n_2_[7] ,\reg_630_reg_n_2_[6] ,\reg_630_reg_n_2_[5] ,\reg_630_reg_n_2_[4] ,\reg_630_reg_n_2_[3] ,\reg_630_reg_n_2_[2] ,\reg_630_reg_n_2_[1] ,\reg_630_reg_n_2_[0] }),
        .\reg_638_reg[7] (reg_638),
        .\reg_646_reg[7] ({\reg_646_reg_n_2_[7] ,\reg_646_reg_n_2_[6] ,\reg_646_reg_n_2_[5] ,\reg_646_reg_n_2_[4] ,\reg_646_reg_n_2_[3] ,\reg_646_reg_n_2_[2] ,\reg_646_reg_n_2_[1] ,\reg_646_reg_n_2_[0] }),
        .\tmp_109_reg_235_reg[0]_0 (grp_getVal_fu_561_n_4),
        .\tmp_110_reg_1946_pp0_iter1_reg_reg[0] (\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .\tmp_112_reg_2062_reg[3] ({grp_getVal_fu_561_n_65,grp_getVal_fu_561_n_66}),
        .\tmp_17_reg_1937_pp0_iter1_reg_reg[0] (grp_getVal_fu_544_n_2),
        .\tmp_17_reg_1937_pp0_iter1_reg_reg[0]_0 (\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg_n_2_[0] ),
        .\tmp_77_reg_2051_reg[7] (tmp_77_fu_1243_p2),
        .x_weight_1_0_2_cast_fu_1127_p1(x_weight_1_0_2_cast_fu_1127_p1__0),
        .\x_weight_1_1_1_reg_2021_reg[10] (x_weight_1_1_1_fu_1143_p2),
        .\x_weight_1_1_1_reg_2021_reg[7] (x_weight_1_1_1_reg_2021[7:0]),
        .x_weight_1_2_2_fu_1226_p2(x_weight_1_2_2_fu_1226_p2),
        .x_weight_1_2_fu_1189_p2(x_weight_1_2_fu_1189_p2[7:0]),
        .x_weight_1_2_reg_2031(x_weight_1_2_reg_2031),
        .\x_weight_1_2_reg_2031_reg[10] (grp_getVal_fu_561_n_5),
        .\x_weight_1_2_reg_2031_reg[10]_0 (grp_getVal_fu_561_n_45),
        .\y_weight_1_1_2_reg_2026_reg[9] (y_weight_1_1_2_reg_2026),
        .\y_weight_1_2_reg_2036_reg[1] (y_weight_1_2_reg_2036[1:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_1847[0]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[11]),
        .O(i_1_fu_689_p2[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_1_reg_1847[10]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[21]),
        .I1(p_shl1_cast_fu_703_p1[20]),
        .I2(p_shl1_cast_fu_703_p1[19]),
        .I3(p_shl1_cast_fu_703_p1[18]),
        .I4(\i_1_reg_1847[10]_i_2_n_2 ),
        .I5(p_shl1_cast_fu_703_p1[17]),
        .O(i_1_fu_689_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_1847[10]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[16]),
        .I1(p_shl1_cast_fu_703_p1[12]),
        .I2(p_shl1_cast_fu_703_p1[11]),
        .I3(p_shl1_cast_fu_703_p1[13]),
        .I4(p_shl1_cast_fu_703_p1[15]),
        .I5(p_shl1_cast_fu_703_p1[14]),
        .O(\i_1_reg_1847[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_1847[1]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[11]),
        .I1(p_shl1_cast_fu_703_p1[12]),
        .O(i_1_fu_689_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_1847[2]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[13]),
        .I1(p_shl1_cast_fu_703_p1[12]),
        .I2(p_shl1_cast_fu_703_p1[11]),
        .O(\i_1_reg_1847[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_1847[3]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[14]),
        .I1(p_shl1_cast_fu_703_p1[13]),
        .I2(p_shl1_cast_fu_703_p1[11]),
        .I3(p_shl1_cast_fu_703_p1[12]),
        .O(\i_1_reg_1847[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_1847[4]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[15]),
        .I1(p_shl1_cast_fu_703_p1[14]),
        .I2(p_shl1_cast_fu_703_p1[12]),
        .I3(p_shl1_cast_fu_703_p1[11]),
        .I4(p_shl1_cast_fu_703_p1[13]),
        .O(\i_1_reg_1847[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_1847[5]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[16]),
        .I1(p_shl1_cast_fu_703_p1[12]),
        .I2(p_shl1_cast_fu_703_p1[11]),
        .I3(p_shl1_cast_fu_703_p1[13]),
        .I4(p_shl1_cast_fu_703_p1[15]),
        .I5(p_shl1_cast_fu_703_p1[14]),
        .O(i_1_fu_689_p2[5]));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_1_reg_1847[6]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[17]),
        .I1(p_shl1_cast_fu_703_p1[14]),
        .I2(p_shl1_cast_fu_703_p1[15]),
        .I3(\i_1_reg_1847[7]_i_2_n_2 ),
        .I4(p_shl1_cast_fu_703_p1[16]),
        .O(\i_1_reg_1847[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_1_reg_1847[7]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[18]),
        .I1(p_shl1_cast_fu_703_p1[17]),
        .I2(p_shl1_cast_fu_703_p1[16]),
        .I3(\i_1_reg_1847[7]_i_2_n_2 ),
        .I4(p_shl1_cast_fu_703_p1[15]),
        .I5(p_shl1_cast_fu_703_p1[14]),
        .O(\i_1_reg_1847[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \i_1_reg_1847[7]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[12]),
        .I1(p_shl1_cast_fu_703_p1[11]),
        .I2(p_shl1_cast_fu_703_p1[13]),
        .O(\i_1_reg_1847[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_1_reg_1847[8]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[19]),
        .I1(p_shl1_cast_fu_703_p1[18]),
        .I2(\i_1_reg_1847[10]_i_2_n_2 ),
        .I3(p_shl1_cast_fu_703_p1[17]),
        .O(\i_1_reg_1847[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_1_reg_1847[9]_i_1 
       (.I0(p_shl1_cast_fu_703_p1[20]),
        .I1(p_shl1_cast_fu_703_p1[17]),
        .I2(\i_1_reg_1847[10]_i_2_n_2 ),
        .I3(p_shl1_cast_fu_703_p1[18]),
        .I4(p_shl1_cast_fu_703_p1[19]),
        .O(i_1_fu_689_p2[9]));
  FDRE \i_1_reg_1847_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_689_p2[0]),
        .Q(i_1_reg_1847[0]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_689_p2[10]),
        .Q(i_1_reg_1847[10]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_689_p2[1]),
        .Q(i_1_reg_1847[1]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_1847[2]_i_1_n_2 ),
        .Q(i_1_reg_1847[2]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_1847[3]_i_1_n_2 ),
        .Q(i_1_reg_1847[3]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_1847[4]_i_1_n_2 ),
        .Q(i_1_reg_1847[4]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_689_p2[5]),
        .Q(i_1_reg_1847[5]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_1847[6]_i_1_n_2 ),
        .Q(i_1_reg_1847[6]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_1847[7]_i_1_n_2 ),
        .Q(i_1_reg_1847[7]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_1847[8]_i_1_n_2 ),
        .Q(i_1_reg_1847[8]),
        .R(1'b0));
  FDRE \i_1_reg_1847_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_689_p2[9]),
        .Q(i_1_reg_1847[9]),
        .R(1'b0));
  FDRE \i_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[0]),
        .Q(p_shl1_cast_fu_703_p1[11]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[10]),
        .Q(p_shl1_cast_fu_703_p1[21]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[1]),
        .Q(p_shl1_cast_fu_703_p1[12]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[2]),
        .Q(p_shl1_cast_fu_703_p1[13]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[3]),
        .Q(p_shl1_cast_fu_703_p1[14]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[4]),
        .Q(p_shl1_cast_fu_703_p1[15]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[5]),
        .Q(p_shl1_cast_fu_703_p1[16]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[6]),
        .Q(p_shl1_cast_fu_703_p1[17]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[7]),
        .Q(p_shl1_cast_fu_703_p1[18]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[8]),
        .Q(p_shl1_cast_fu_703_p1[19]),
        .R(i_reg_378));
  FDRE \i_reg_378_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_1_reg_1847[9]),
        .Q(p_shl1_cast_fu_703_p1[20]),
        .R(i_reg_378));
  FDRE \j2_cast1_reg_2089_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[0] ),
        .Q(j2_cast1_reg_2089[0]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[10] ),
        .Q(j2_cast1_reg_2089[10]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[1] ),
        .Q(j2_cast1_reg_2089[1]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[2] ),
        .Q(j2_cast1_reg_2089[2]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[3] ),
        .Q(j2_cast1_reg_2089[3]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[4] ),
        .Q(j2_cast1_reg_2089[4]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[5] ),
        .Q(j2_cast1_reg_2089[5]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[6] ),
        .Q(j2_cast1_reg_2089[6]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[7] ),
        .Q(j2_cast1_reg_2089[7]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[8] ),
        .Q(j2_cast1_reg_2089[8]),
        .R(1'b0));
  FDRE \j2_cast1_reg_2089_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j2_reg_418_reg_n_2_[9] ),
        .Q(j2_cast1_reg_2089[9]),
        .R(1'b0));
  FDRE \j2_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[0]),
        .Q(\j2_reg_418_reg_n_2_[0] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[10]),
        .Q(\j2_reg_418_reg_n_2_[10] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[1]),
        .Q(\j2_reg_418_reg_n_2_[1] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[2]),
        .Q(\j2_reg_418_reg_n_2_[2] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[3]),
        .Q(\j2_reg_418_reg_n_2_[3] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[4]),
        .Q(\j2_reg_418_reg_n_2_[4] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[5]),
        .Q(\j2_reg_418_reg_n_2_[5] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[6]),
        .Q(\j2_reg_418_reg_n_2_[6] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[7]),
        .Q(\j2_reg_418_reg_n_2_[7] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[8]),
        .Q(\j2_reg_418_reg_n_2_[8] ),
        .R(j2_reg_418));
  FDRE \j2_reg_418_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_32),
        .D(j_3_reg_2108[9]),
        .Q(\j2_reg_418_reg_n_2_[9] ),
        .R(j2_reg_418));
  LUT6 #(
    .INIT(64'hC0CACACACACACACA)) 
    \j_0_i1_0_1_reg_485[0]_i_1 
       (.I0(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I1(j_1_0_1_reg_2197[0]),
        .I2(ap_CS_fsm_state43),
        .I3(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I4(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I5(ap_CS_fsm_state36),
        .O(\j_0_i1_0_1_reg_485[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hC0CACACACACACACA)) 
    \j_0_i1_0_1_reg_485[1]_i_1 
       (.I0(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I1(j_1_0_1_reg_2197[1]),
        .I2(ap_CS_fsm_state43),
        .I3(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I4(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I5(ap_CS_fsm_state36),
        .O(\j_0_i1_0_1_reg_485[1]_i_1_n_2 ));
  FDRE \j_0_i1_0_1_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i1_0_1_reg_485[0]_i_1_n_2 ),
        .Q(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \j_0_i1_0_1_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i1_0_1_reg_485[1]_i_1_n_2 ),
        .Q(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0CACACACACACACA)) 
    \j_0_i1_0_2_reg_517[0]_i_1 
       (.I0(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .I1(j_1_0_2_reg_2230[0]),
        .I2(ap_CS_fsm_state47),
        .I3(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I4(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I5(ap_CS_fsm_state40),
        .O(\j_0_i1_0_2_reg_517[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hC0CACACACACACACA)) 
    \j_0_i1_0_2_reg_517[1]_i_1 
       (.I0(\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .I1(j_1_0_2_reg_2230[1]),
        .I2(ap_CS_fsm_state47),
        .I3(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I4(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I5(ap_CS_fsm_state40),
        .O(\j_0_i1_0_2_reg_517[1]_i_1_n_2 ));
  FDRE \j_0_i1_0_2_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i1_0_2_reg_517[0]_i_1_n_2 ),
        .Q(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \j_0_i1_0_2_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i1_0_2_reg_517[1]_i_1_n_2 ),
        .Q(\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hC0CA)) 
    \j_0_i1_reg_453[0]_i_1 
       (.I0(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I1(j_s_reg_2164[0]),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state35),
        .O(\j_0_i1_reg_453[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \j_0_i1_reg_453[1]_i_1 
       (.I0(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I1(j_s_reg_2164[1]),
        .I2(ap_CS_fsm_state39),
        .I3(ap_CS_fsm_state35),
        .O(\j_0_i1_reg_453[1]_i_1_n_2 ));
  FDRE \j_0_i1_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i1_reg_453[0]_i_1_n_2 ),
        .Q(\j_0_i1_reg_453_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \j_0_i1_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i1_reg_453[1]_i_1_n_2 ),
        .Q(\j_0_i1_reg_453_reg_n_2_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_1_0_1_reg_2197[0]_i_1 
       (.I0(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I1(ap_CS_fsm_state40),
        .I2(j_1_0_1_reg_2197[0]),
        .O(\j_1_0_1_reg_2197[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_1_0_1_reg_2197[1]_i_1 
       (.I0(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I1(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I2(ap_CS_fsm_state40),
        .I3(j_1_0_1_reg_2197[1]),
        .O(\j_1_0_1_reg_2197[1]_i_1_n_2 ));
  FDRE \j_1_0_1_reg_2197_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_0_1_reg_2197[0]_i_1_n_2 ),
        .Q(j_1_0_1_reg_2197[0]),
        .R(1'b0));
  FDRE \j_1_0_1_reg_2197_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_0_1_reg_2197[1]_i_1_n_2 ),
        .Q(j_1_0_1_reg_2197[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_1_0_2_reg_2230[0]_i_1 
       (.I0(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .I1(ap_CS_fsm_state44),
        .I2(j_1_0_2_reg_2230[0]),
        .O(\j_1_0_2_reg_2230[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_1_0_2_reg_2230[1]_i_1 
       (.I0(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .I1(\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .I2(ap_CS_fsm_state44),
        .I3(j_1_0_2_reg_2230[1]),
        .O(\j_1_0_2_reg_2230[1]_i_1_n_2 ));
  FDRE \j_1_0_2_reg_2230_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_0_2_reg_2230[0]_i_1_n_2 ),
        .Q(j_1_0_2_reg_2230[0]),
        .R(1'b0));
  FDRE \j_1_0_2_reg_2230_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_1_0_2_reg_2230[1]_i_1_n_2 ),
        .Q(j_1_0_2_reg_2230[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \j_1_reg_1941[0]_i_1 
       (.I0(j_1_reg_1941_reg__0[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(\j_reg_389_reg_n_2_[0] ),
        .O(j_1_fu_950_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_1_reg_1941[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ce05));
  LUT6 #(
    .INIT(64'h9A99999999999999)) 
    \j_1_reg_1941[10]_i_2 
       (.I0(\j_1_reg_1941[10]_i_3_n_2 ),
        .I1(\j_1_reg_1941[10]_i_4_n_2 ),
        .I2(\j_1_reg_1941[10]_i_5_n_2 ),
        .I3(\j_reg_389_reg_n_2_[9] ),
        .I4(\j_reg_389_reg_n_2_[8] ),
        .I5(\j_reg_389_reg_n_2_[7] ),
        .O(j_1_fu_950_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \j_1_reg_1941[10]_i_3 
       (.I0(j_1_reg_1941_reg__0[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[10] ),
        .O(\j_1_reg_1941[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_1_reg_1941[10]_i_4 
       (.I0(\j_1_reg_1941[7]_i_2_n_2 ),
        .I1(j_1_reg_1941_reg__0[9]),
        .I2(j_1_reg_1941_reg__0[8]),
        .I3(j_1_reg_1941_reg__0[7]),
        .O(\j_1_reg_1941[10]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_1_reg_1941[10]_i_5 
       (.I0(\j_reg_389_reg_n_2_[5] ),
        .I1(\j_reg_389_reg_n_2_[2] ),
        .I2(\j_1_reg_1941[10]_i_6_n_2 ),
        .I3(\j_reg_389_reg_n_2_[3] ),
        .I4(\j_reg_389_reg_n_2_[4] ),
        .I5(\j_reg_389_reg_n_2_[6] ),
        .O(\j_1_reg_1941[10]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h20FFFFFF)) 
    \j_1_reg_1941[10]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\j_reg_389_reg_n_2_[1] ),
        .I4(\j_reg_389_reg_n_2_[0] ),
        .O(\j_1_reg_1941[10]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h3C553CAA)) 
    \j_1_reg_1941[1]_i_1 
       (.I0(\j_reg_389_reg_n_2_[1] ),
        .I1(j_1_reg_1941_reg__0[1]),
        .I2(j_1_reg_1941_reg__0[0]),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(\j_reg_389_reg_n_2_[0] ),
        .O(j_1_fu_950_p2[1]));
  LUT6 #(
    .INIT(64'h56669AAA9AAA9AAA)) 
    \j_1_reg_1941[2]_i_1 
       (.I0(\j_cast1_reg_1914[2]_i_1_n_2 ),
        .I1(\j_reg_389[10]_i_2_n_2 ),
        .I2(\j_reg_389_reg_n_2_[1] ),
        .I3(\j_reg_389_reg_n_2_[0] ),
        .I4(j_1_reg_1941_reg__0[0]),
        .I5(j_1_reg_1941_reg__0[1]),
        .O(\j_1_reg_1941[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCAACCAA3C553CAA)) 
    \j_1_reg_1941[3]_i_1 
       (.I0(\j_reg_389_reg_n_2_[3] ),
        .I1(j_1_reg_1941_reg__0[3]),
        .I2(j_1_reg_1941_reg__0[2]),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(\j_reg_389_reg_n_2_[2] ),
        .I5(\j_1_reg_1941[3]_i_2_n_2 ),
        .O(\j_1_reg_1941[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h77770FFF)) 
    \j_1_reg_1941[3]_i_2 
       (.I0(j_1_reg_1941_reg__0[1]),
        .I1(j_1_reg_1941_reg__0[0]),
        .I2(\j_reg_389_reg_n_2_[0] ),
        .I3(\j_reg_389_reg_n_2_[1] ),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .O(\j_1_reg_1941[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCAACCAA3C553CAA)) 
    \j_1_reg_1941[4]_i_1 
       (.I0(\j_reg_389_reg_n_2_[4] ),
        .I1(j_1_reg_1941_reg__0[4]),
        .I2(j_1_reg_1941_reg__0[3]),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(\j_reg_389_reg_n_2_[3] ),
        .I5(\j_1_reg_1941[4]_i_2_n_2 ),
        .O(j_1_fu_950_p2[4]));
  LUT6 #(
    .INIT(64'h15BFBFBFFFFFFFFF)) 
    \j_1_reg_1941[4]_i_2 
       (.I0(\j_reg_389[10]_i_2_n_2 ),
        .I1(\j_reg_389_reg_n_2_[1] ),
        .I2(\j_reg_389_reg_n_2_[0] ),
        .I3(j_1_reg_1941_reg__0[0]),
        .I4(j_1_reg_1941_reg__0[1]),
        .I5(\j_cast1_reg_1914[2]_i_1_n_2 ),
        .O(\j_1_reg_1941[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_1_reg_1941[5]_i_1 
       (.I0(\j_reg_389_reg_n_2_[5] ),
        .I1(j_1_reg_1941_reg__0[5]),
        .I2(\j_1_reg_1941[5]_i_2_n_2 ),
        .I3(j_1_reg_1941_reg__0[4]),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(\j_reg_389_reg_n_2_[4] ),
        .O(j_1_fu_950_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \j_1_reg_1941[5]_i_2 
       (.I0(j_1_reg_1941_reg__0[2]),
        .I1(\j_reg_389_reg_n_2_[2] ),
        .I2(\j_1_reg_1941[3]_i_2_n_2 ),
        .I3(\j_reg_389_reg_n_2_[3] ),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(j_1_reg_1941_reg__0[3]),
        .O(\j_1_reg_1941[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_1_reg_1941[6]_i_1 
       (.I0(\j_reg_389_reg_n_2_[6] ),
        .I1(j_1_reg_1941_reg__0[6]),
        .I2(\j_1_reg_1941[6]_i_2_n_2 ),
        .I3(j_1_reg_1941_reg__0[5]),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(\j_reg_389_reg_n_2_[5] ),
        .O(j_1_fu_950_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F553FFF)) 
    \j_1_reg_1941[6]_i_2 
       (.I0(\j_reg_389_reg_n_2_[4] ),
        .I1(j_1_reg_1941_reg__0[4]),
        .I2(j_1_reg_1941_reg__0[3]),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(\j_reg_389_reg_n_2_[3] ),
        .I5(\j_1_reg_1941[4]_i_2_n_2 ),
        .O(\j_1_reg_1941[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h1DE21D1D)) 
    \j_1_reg_1941[7]_i_1 
       (.I0(\j_reg_389_reg_n_2_[7] ),
        .I1(\j_reg_389[10]_i_2_n_2 ),
        .I2(j_1_reg_1941_reg__0[7]),
        .I3(\j_1_reg_1941[7]_i_2_n_2 ),
        .I4(\j_1_reg_1941[10]_i_5_n_2 ),
        .O(j_1_fu_950_p2[7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_1_reg_1941[7]_i_2 
       (.I0(j_1_reg_1941_reg__0[6]),
        .I1(j_1_reg_1941_reg__0[5]),
        .I2(j_1_reg_1941_reg__0[2]),
        .I3(\j_1_reg_1941[7]_i_3_n_2 ),
        .I4(j_1_reg_1941_reg__0[3]),
        .I5(j_1_reg_1941_reg__0[4]),
        .O(\j_1_reg_1941[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \j_1_reg_1941[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(j_1_reg_1941_reg__0[0]),
        .I4(j_1_reg_1941_reg__0[1]),
        .O(\j_1_reg_1941[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \j_1_reg_1941[8]_i_1 
       (.I0(\j_reg_389_reg_n_2_[8] ),
        .I1(j_1_reg_1941_reg__0[8]),
        .I2(\j_1_reg_1941[8]_i_2_n_2 ),
        .I3(j_1_reg_1941_reg__0[7]),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(\j_reg_389_reg_n_2_[7] ),
        .O(j_1_fu_950_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_1_reg_1941[8]_i_2 
       (.I0(\j_1_reg_1941[10]_i_5_n_2 ),
        .I1(\j_1_reg_1941[7]_i_2_n_2 ),
        .O(\j_1_reg_1941[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \j_1_reg_1941[9]_i_1 
       (.I0(\j_reg_389_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(j_1_reg_1941_reg__0[9]),
        .I4(\j_1_reg_1941[9]_i_2_n_2 ),
        .O(j_1_fu_950_p2[9]));
  LUT6 #(
    .INIT(64'h80808080FF808080)) 
    \j_1_reg_1941[9]_i_2 
       (.I0(j_1_reg_1941_reg__0[8]),
        .I1(j_1_reg_1941_reg__0[7]),
        .I2(\j_1_reg_1941[7]_i_2_n_2 ),
        .I3(\j_reg_389_reg_n_2_[8] ),
        .I4(\j_reg_389_reg_n_2_[7] ),
        .I5(\j_1_reg_1941[10]_i_5_n_2 ),
        .O(\j_1_reg_1941[9]_i_2_n_2 ));
  FDRE \j_1_reg_1941_reg[0] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[0]),
        .Q(j_1_reg_1941_reg__0[0]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[10] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[10]),
        .Q(j_1_reg_1941_reg__0[10]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[1] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[1]),
        .Q(j_1_reg_1941_reg__0[1]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[2] 
       (.C(ap_clk),
        .CE(ce05),
        .D(\j_1_reg_1941[2]_i_1_n_2 ),
        .Q(j_1_reg_1941_reg__0[2]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[3] 
       (.C(ap_clk),
        .CE(ce05),
        .D(\j_1_reg_1941[3]_i_1_n_2 ),
        .Q(j_1_reg_1941_reg__0[3]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[4] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[4]),
        .Q(j_1_reg_1941_reg__0[4]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[5] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[5]),
        .Q(j_1_reg_1941_reg__0[5]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[6] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[6]),
        .Q(j_1_reg_1941_reg__0[6]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[7] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[7]),
        .Q(j_1_reg_1941_reg__0[7]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[8] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[8]),
        .Q(j_1_reg_1941_reg__0[8]),
        .R(1'b0));
  FDRE \j_1_reg_1941_reg[9] 
       (.C(ap_clk),
        .CE(ce05),
        .D(j_1_fu_950_p2[9]),
        .Q(j_1_reg_1941_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_3_reg_2108[0]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[0] ),
        .O(j_3_fu_1386_p2[0]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \j_3_reg_2108[10]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[10] ),
        .I1(\j2_reg_418_reg_n_2_[8] ),
        .I2(\j2_reg_418_reg_n_2_[7] ),
        .I3(\j2_reg_418_reg_n_2_[6] ),
        .I4(\j_3_reg_2108[10]_i_2_n_2 ),
        .I5(\j2_reg_418_reg_n_2_[9] ),
        .O(j_3_fu_1386_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_3_reg_2108[10]_i_2 
       (.I0(\j2_reg_418_reg_n_2_[4] ),
        .I1(\j2_reg_418_reg_n_2_[2] ),
        .I2(\j2_reg_418_reg_n_2_[1] ),
        .I3(\j2_reg_418_reg_n_2_[0] ),
        .I4(\j2_reg_418_reg_n_2_[3] ),
        .I5(\j2_reg_418_reg_n_2_[5] ),
        .O(\j_3_reg_2108[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_3_reg_2108[2]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[2] ),
        .I1(\j2_reg_418_reg_n_2_[0] ),
        .I2(\j2_reg_418_reg_n_2_[1] ),
        .O(\j_3_reg_2108[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_3_reg_2108[3]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[3] ),
        .I1(\j2_reg_418_reg_n_2_[2] ),
        .I2(\j2_reg_418_reg_n_2_[1] ),
        .I3(\j2_reg_418_reg_n_2_[0] ),
        .O(\j_3_reg_2108[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_3_reg_2108[4]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[4] ),
        .I1(\j2_reg_418_reg_n_2_[3] ),
        .I2(\j2_reg_418_reg_n_2_[0] ),
        .I3(\j2_reg_418_reg_n_2_[1] ),
        .I4(\j2_reg_418_reg_n_2_[2] ),
        .O(\j_3_reg_2108[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_3_reg_2108[5]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[5] ),
        .I1(\j2_reg_418_reg_n_2_[4] ),
        .I2(\j2_reg_418_reg_n_2_[2] ),
        .I3(\j2_reg_418_reg_n_2_[1] ),
        .I4(\j2_reg_418_reg_n_2_[0] ),
        .I5(\j2_reg_418_reg_n_2_[3] ),
        .O(\j_3_reg_2108[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_3_reg_2108[6]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[6] ),
        .I1(\j_3_reg_2108[10]_i_2_n_2 ),
        .O(\j_3_reg_2108[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_3_reg_2108[7]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[7] ),
        .I1(\j2_reg_418_reg_n_2_[6] ),
        .I2(\j_3_reg_2108[10]_i_2_n_2 ),
        .O(\j_3_reg_2108[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_3_reg_2108[8]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[8] ),
        .I1(\j_3_reg_2108[10]_i_2_n_2 ),
        .I2(\j2_reg_418_reg_n_2_[6] ),
        .I3(\j2_reg_418_reg_n_2_[7] ),
        .O(j_3_fu_1386_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \j_3_reg_2108[9]_i_1 
       (.I0(\j2_reg_418_reg_n_2_[9] ),
        .I1(\j_3_reg_2108[10]_i_2_n_2 ),
        .I2(\j2_reg_418_reg_n_2_[6] ),
        .I3(\j2_reg_418_reg_n_2_[7] ),
        .I4(\j2_reg_418_reg_n_2_[8] ),
        .O(j_3_fu_1386_p2[9]));
  FDRE \j_3_reg_2108_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(j_3_fu_1386_p2[0]),
        .Q(j_3_reg_2108[0]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(j_3_fu_1386_p2[10]),
        .Q(j_3_reg_2108[10]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(j_3_fu_1386_p2[1]),
        .Q(j_3_reg_2108[1]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j_3_reg_2108[2]_i_1_n_2 ),
        .Q(j_3_reg_2108[2]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j_3_reg_2108[3]_i_1_n_2 ),
        .Q(j_3_reg_2108[3]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j_3_reg_2108[4]_i_1_n_2 ),
        .Q(j_3_reg_2108[4]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j_3_reg_2108[5]_i_1_n_2 ),
        .Q(j_3_reg_2108[5]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j_3_reg_2108[6]_i_1_n_2 ),
        .Q(j_3_reg_2108[6]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\j_3_reg_2108[7]_i_1_n_2 ),
        .Q(j_3_reg_2108[7]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(j_3_fu_1386_p2[8]),
        .Q(j_3_reg_2108[8]),
        .R(1'b0));
  FDRE \j_3_reg_2108_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(j_3_fu_1386_p2[9]),
        .Q(j_3_reg_2108[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \j_cast1_reg_1914[0]_i_1 
       (.I0(\j_reg_389_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(j_1_reg_1941_reg__0[0]),
        .O(\j_cast1_reg_1914[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_cast1_reg_1914[10]_i_1 
       (.I0(\j_reg_389_reg_n_2_[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(j_1_reg_1941_reg__0[10]),
        .O(\j_cast1_reg_1914[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \j_cast1_reg_1914[1]_i_1 
       (.I0(j_1_reg_1941_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[1] ),
        .O(\j_cast1_reg_1914[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \j_cast1_reg_1914[2]_i_1 
       (.I0(j_1_reg_1941_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[2] ),
        .O(\j_cast1_reg_1914[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \j_cast1_reg_1914[3]_i_1 
       (.I0(j_1_reg_1941_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[3] ),
        .O(\j_cast1_reg_1914[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_cast1_reg_1914[4]_i_1 
       (.I0(\j_reg_389_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(j_1_reg_1941_reg__0[4]),
        .O(\j_cast1_reg_1914[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_cast1_reg_1914[5]_i_1 
       (.I0(\j_reg_389_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(j_1_reg_1941_reg__0[5]),
        .O(\j_cast1_reg_1914[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \j_cast1_reg_1914[6]_i_1 
       (.I0(j_1_reg_1941_reg__0[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[6] ),
        .O(\j_cast1_reg_1914[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \j_cast1_reg_1914[7]_i_1 
       (.I0(\j_reg_389_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(j_1_reg_1941_reg__0[7]),
        .O(\j_cast1_reg_1914[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hEF20)) 
    \j_cast1_reg_1914[8]_i_1 
       (.I0(j_1_reg_1941_reg__0[8]),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\j_reg_389_reg_n_2_[8] ),
        .O(\j_cast1_reg_1914[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \j_cast1_reg_1914[9]_i_1 
       (.I0(j_1_reg_1941_reg__0[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[9] ),
        .O(\j_cast1_reg_1914[9]_i_1_n_2 ));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[0]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[0]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[10]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[10]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[1]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[1]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[2]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[2]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[3]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[3]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[4]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[4]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[5]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[5]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[6]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[6]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[7]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[7]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[8]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[8]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(j_cast2_reg_1919[9]),
        .Q(j_cast1_reg_1914_pp0_iter1_reg_reg__0[9]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[0]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[0]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[10]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[10]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[1]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[1]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[2]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[2]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[3]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[3]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[4]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[4]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[5]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[5]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[6]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[6]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[7]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[7]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[8]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[8]),
        .R(1'b0));
  FDRE \j_cast1_reg_1914_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_cast1_reg_1914[9]_i_1_n_2 ),
        .Q(j_cast2_reg_1919[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \j_reg_389[10]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(j_reg_389));
  LUT3 #(
    .INIT(8'h20)) 
    \j_reg_389[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(\j_reg_389[10]_i_2_n_2 ));
  FDRE \j_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[0]),
        .Q(\j_reg_389_reg_n_2_[0] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[10] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[10]),
        .Q(\j_reg_389_reg_n_2_[10] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[1]),
        .Q(\j_reg_389_reg_n_2_[1] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[2]),
        .Q(\j_reg_389_reg_n_2_[2] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[3]),
        .Q(\j_reg_389_reg_n_2_[3] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[4]),
        .Q(\j_reg_389_reg_n_2_[4] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[5] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[5]),
        .Q(\j_reg_389_reg_n_2_[5] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[6] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[6]),
        .Q(\j_reg_389_reg_n_2_[6] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[7] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[7]),
        .Q(\j_reg_389_reg_n_2_[7] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[8] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[8]),
        .Q(\j_reg_389_reg_n_2_[8] ),
        .R(j_reg_389));
  FDRE \j_reg_389_reg[9] 
       (.C(ap_clk),
        .CE(\j_reg_389[10]_i_2_n_2 ),
        .D(j_1_reg_1941_reg__0[9]),
        .Q(\j_reg_389_reg_n_2_[9] ),
        .R(j_reg_389));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_s_reg_2164[0]_i_1 
       (.I0(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I1(ap_CS_fsm_state36),
        .I2(j_s_reg_2164[0]),
        .O(\j_s_reg_2164[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_s_reg_2164[1]_i_1 
       (.I0(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I1(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I2(ap_CS_fsm_state36),
        .I3(j_s_reg_2164[1]),
        .O(\j_s_reg_2164[1]_i_1_n_2 ));
  FDRE \j_s_reg_2164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_s_reg_2164[0]_i_1_n_2 ),
        .Q(j_s_reg_2164[0]),
        .R(1'b0));
  FDRE \j_s_reg_2164_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_s_reg_2164[1]_i_1_n_2 ),
        .Q(j_s_reg_2164[1]),
        .R(1'b0));
  FDRE \p_i1_reg_2243_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[0]),
        .Q(\p_i1_reg_2243_reg_n_2_[0] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[1]),
        .Q(\p_i1_reg_2243_reg_n_2_[1] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[2]),
        .Q(\p_i1_reg_2243_reg_n_2_[2] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[3]),
        .Q(\p_i1_reg_2243_reg_n_2_[3] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[4]),
        .Q(\p_i1_reg_2243_reg_n_2_[4] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[5]),
        .Q(\p_i1_reg_2243_reg_n_2_[5] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[6]),
        .Q(\p_i1_reg_2243_reg_n_2_[6] ),
        .R(p_i1_reg_2243));
  FDRE \p_i1_reg_2243_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[34]),
        .D(edge_val1_fu_1697_p2[7]),
        .Q(\p_i1_reg_2243_reg_n_2_[7] ),
        .R(p_i1_reg_2243));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    ram_reg_0_i_100
       (.I0(ram_reg_0_i_181_n_2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(tmp_cast_fu_1003_p1[8]),
        .O(ram_reg_0_i_100_n_2));
  LUT6 #(
    .INIT(64'h5555566656665666)) 
    ram_reg_0_i_101
       (.I0(ram_reg_0_i_97_n_2),
        .I1(ram_reg_0_i_182_n_2),
        .I2(ram_reg_0_i_183_n_2),
        .I3(tmp_4_reg_1876_reg__0[4]),
        .I4(tmp_12_reg_1898_reg[4]),
        .I5(ram_reg_0_i_176_n_2),
        .O(ram_reg_0_i_101_n_2));
  LUT6 #(
    .INIT(64'h559A559A559A5555)) 
    ram_reg_0_i_102
       (.I0(ram_reg_0_i_98_n_2),
        .I1(ram_reg_0_i_177_n_2),
        .I2(tmp_cast_reg_1965[10]),
        .I3(ram_reg_0_i_184_n_2),
        .I4(\j_1_reg_1941[10]_i_3_n_2 ),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_102_n_2));
  LUT6 #(
    .INIT(64'h6566656655556566)) 
    ram_reg_0_i_103
       (.I0(ram_reg_0_i_99_n_2),
        .I1(ram_reg_0_i_184_n_2),
        .I2(ram_reg_0_i_177_n_2),
        .I3(tmp_cast_reg_1965[9]),
        .I4(\j_cast1_reg_1914[9]_i_1_n_2 ),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_103_n_2));
  LUT6 #(
    .INIT(64'h6666666655566656)) 
    ram_reg_0_i_104
       (.I0(ram_reg_0_i_100_n_2),
        .I1(ram_reg_0_i_185_n_2),
        .I2(\j_reg_389_reg_n_2_[8] ),
        .I3(\j_reg_389[10]_i_2_n_2 ),
        .I4(j_1_reg_1941_reg__0[8]),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_104_n_2));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    ram_reg_0_i_111
       (.I0(ram_reg_0_i_190_n_2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(tmp_cast_fu_1003_p1[7]),
        .O(ram_reg_0_i_111_n_2));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    ram_reg_0_i_112
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_cast_fu_1003_p1[6]),
        .I2(j_cast2_reg_1919[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_112_n_2));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    ram_reg_0_i_113
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_cast_fu_1003_p1[5]),
        .I2(j_cast2_reg_1919[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_113_n_2));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    ram_reg_0_i_114
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_cast_fu_1003_p1[4]),
        .I2(j_cast2_reg_1919[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_114_n_2));
  LUT6 #(
    .INIT(64'h5666566656665555)) 
    ram_reg_0_i_115
       (.I0(ram_reg_0_i_111_n_2),
        .I1(ram_reg_0_i_191_n_2),
        .I2(ram_reg_0_i_183_n_2),
        .I3(tmp_12_reg_1898_reg[0]),
        .I4(ram_reg_0_i_178_n_2),
        .I5(ram_reg_0_i_192_n_2),
        .O(ram_reg_0_i_115_n_2));
  LUT6 #(
    .INIT(64'h55A6A6A6A6A6A6A6)) 
    ram_reg_0_i_116
       (.I0(ram_reg_0_i_112_n_2),
        .I1(\j_cast1_reg_1914[6]_i_1_n_2 ),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[6]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_116_n_2));
  LUT6 #(
    .INIT(64'h55A9A9A9A9A9A9A9)) 
    ram_reg_0_i_117
       (.I0(ram_reg_0_i_113_n_2),
        .I1(ram_reg_0_i_193_n_2),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[5]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_117_n_2));
  LUT6 #(
    .INIT(64'h55A9A9A9A9A9A9A9)) 
    ram_reg_0_i_118
       (.I0(ram_reg_0_i_114_n_2),
        .I1(ap_enable_reg_pp0_iter1_i_6_n_2),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[4]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_118_n_2));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    ram_reg_0_i_124
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_cast_fu_1003_p1[3]),
        .I2(j_cast2_reg_1919[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_124_n_2));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    ram_reg_0_i_125
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_cast_fu_1003_p1[2]),
        .I2(j_cast2_reg_1919[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_125_n_2));
  LUT6 #(
    .INIT(64'h00F0008800000000)) 
    ram_reg_0_i_126
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_cast_fu_1003_p1[1]),
        .I2(j_cast2_reg_1919[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_126_n_2));
  LUT5 #(
    .INIT(32'h20201000)) 
    ram_reg_0_i_127
       (.I0(j_cast2_reg_1919[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_127_n_2));
  LUT6 #(
    .INIT(64'h55A6A6A6A6A6A6A6)) 
    ram_reg_0_i_128
       (.I0(ram_reg_0_i_124_n_2),
        .I1(\j_cast1_reg_1914[3]_i_1_n_2 ),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_128_n_2));
  LUT6 #(
    .INIT(64'h55A6A6A6A6A6A6A6)) 
    ram_reg_0_i_129
       (.I0(ram_reg_0_i_125_n_2),
        .I1(\j_cast1_reg_1914[2]_i_1_n_2 ),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[2]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_129_n_2));
  LUT6 #(
    .INIT(64'h55A6A6A6A6A6A6A6)) 
    ram_reg_0_i_130
       (.I0(ram_reg_0_i_126_n_2),
        .I1(\j_cast1_reg_1914[1]_i_1_n_2 ),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_130_n_2));
  LUT6 #(
    .INIT(64'h55A6A6A6A6A6A6A6)) 
    ram_reg_0_i_131
       (.I0(ram_reg_0_i_127_n_2),
        .I1(\j_cast1_reg_1914[0]_i_1_n_2 ),
        .I2(ram_reg_0_i_178_n_2),
        .I3(tmp_cast_reg_1965[0]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_131_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_135
       (.CI(ram_reg_0_i_72_n_2),
        .CO(NLW_ram_reg_0_i_135_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_135_O_UNCONNECTED[3:1],data5[12]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_198_n_2}));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    ram_reg_0_i_142
       (.I0(ram_reg_0_i_176_n_2),
        .I1(tmp_12_reg_1898_reg[4]),
        .I2(tmp_15_reg_1909_reg[4]),
        .I3(ram_reg_0_i_177_n_2),
        .I4(tmp_9_reg_1881[11]),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_142_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    ram_reg_0_i_143
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(tmp_12_reg_1898_reg[3]),
        .I5(ram_reg_0_i_179_n_2),
        .O(ram_reg_0_i_143_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    ram_reg_0_i_144
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(tmp_12_reg_1898_reg[3]),
        .I5(ram_reg_0_i_180_n_2),
        .O(ram_reg_0_i_144_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    ram_reg_0_i_145
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(tmp_12_reg_1898_reg[1]),
        .I5(ram_reg_0_i_181_n_2),
        .O(ram_reg_0_i_145_n_2));
  LUT6 #(
    .INIT(64'hA5AEAAAAAAAAAAAA)) 
    ram_reg_0_i_146
       (.I0(ram_reg_0_i_203_n_2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_12_reg_1898_reg[4]),
        .O(ram_reg_0_i_146_n_2));
  LUT6 #(
    .INIT(64'h555555556A556A6A)) 
    ram_reg_0_i_147
       (.I0(ram_reg_0_i_143_n_2),
        .I1(ram_reg_0_i_183_n_2),
        .I2(tmp_12_reg_1898_reg[3]),
        .I3(ram_reg_0_i_204_n_2),
        .I4(j_cast2_reg_1919[10]),
        .I5(ram_reg_0_i_205_n_2),
        .O(ram_reg_0_i_147_n_2));
  LUT6 #(
    .INIT(64'h555555556A556A6A)) 
    ram_reg_0_i_148
       (.I0(ram_reg_0_i_144_n_2),
        .I1(ram_reg_0_i_183_n_2),
        .I2(tmp_12_reg_1898_reg[3]),
        .I3(ram_reg_0_i_204_n_2),
        .I4(j_cast2_reg_1919[9]),
        .I5(ram_reg_0_i_206_n_2),
        .O(ram_reg_0_i_148_n_2));
  LUT6 #(
    .INIT(64'h555555556A556A6A)) 
    ram_reg_0_i_149
       (.I0(ram_reg_0_i_145_n_2),
        .I1(ram_reg_0_i_183_n_2),
        .I2(tmp_12_reg_1898_reg[1]),
        .I3(ram_reg_0_i_204_n_2),
        .I4(j_cast2_reg_1919[8]),
        .I5(ram_reg_0_i_207_n_2),
        .O(ram_reg_0_i_149_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_150
       (.CI(ram_reg_0_i_152_n_2),
        .CO({NLW_ram_reg_0_i_150_CO_UNCONNECTED[3:2],ram_reg_0_i_150_n_4,NLW_ram_reg_0_i_150_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,j2_cast1_reg_2089[10]}),
        .O({NLW_ram_reg_0_i_150_O_UNCONNECTED[3:1],ram_reg_0_i_150_n_9}),
        .S({1'b0,1'b0,1'b1,ram_reg_0_i_208_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_152
       (.CI(1'b0),
        .CO({ram_reg_0_i_152_n_2,ram_reg_0_i_152_n_3,ram_reg_0_i_152_n_4,ram_reg_0_i_152_n_5}),
        .CYINIT(1'b0),
        .DI({j2_cast1_reg_2089[9:7],1'b0}),
        .O({ram_reg_0_i_152_n_6,ram_reg_0_i_152_n_7,ram_reg_0_i_152_n_8,NLW_ram_reg_0_i_152_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_210_n_2,ram_reg_0_i_211_n_2,ram_reg_0_i_212_n_2,j2_cast1_reg_2089[6]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_154
       (.CI(1'b0),
        .CO({ram_reg_0_i_154_n_2,ram_reg_0_i_154_n_3,ram_reg_0_i_154_n_4,ram_reg_0_i_154_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_215_n_2,ram_reg_0_i_216_n_2,ram_reg_0_i_217_n_2,ram_reg_0_i_218_n_2}),
        .O(data5[3:0]),
        .S({ram_reg_0_i_219_n_2,ram_reg_0_i_220_n_2,ram_reg_0_i_221_n_2,ram_reg_0_i_222_n_2}));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    ram_reg_0_i_155
       (.I0(ram_reg_0_i_190_n_2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(tmp_12_reg_1898_reg[0]),
        .O(ram_reg_0_i_155_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_156
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(j_cast2_reg_1919[6]),
        .O(ram_reg_0_i_156_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_157
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(j_cast2_reg_1919[5]),
        .O(ram_reg_0_i_157_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_158
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(j_cast2_reg_1919[4]),
        .O(ram_reg_0_i_158_n_2));
  LUT6 #(
    .INIT(64'h07070707F8F807F8)) 
    ram_reg_0_i_159
       (.I0(tmp_12_reg_1898_reg[0]),
        .I1(ram_reg_0_i_176_n_2),
        .I2(ram_reg_0_i_190_n_2),
        .I3(j_cast2_reg_1919[7]),
        .I4(ram_reg_0_i_204_n_2),
        .I5(ram_reg_0_i_223_n_2),
        .O(ram_reg_0_i_159_n_2));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    ram_reg_0_i_160
       (.I0(j_cast2_reg_1919[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\j_cast1_reg_1914[6]_i_1_n_2 ),
        .O(ram_reg_0_i_160_n_2));
  LUT6 #(
    .INIT(64'h88888880BBBBBBBF)) 
    ram_reg_0_i_161
       (.I0(j_cast2_reg_1919[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ram_reg_0_i_193_n_2),
        .O(ram_reg_0_i_161_n_2));
  LUT6 #(
    .INIT(64'h88888880BBBBBBBF)) 
    ram_reg_0_i_162
       (.I0(j_cast2_reg_1919[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter1_i_6_n_2),
        .O(ram_reg_0_i_162_n_2));
  LUT5 #(
    .INIT(32'h222D3C3C)) 
    ram_reg_0_i_168
       (.I0(\tmp_cast_reg_1965_reg[10]_i_1_n_3 ),
        .I1(ram_reg_0_i_228_n_2),
        .I2(ram_reg_0_i_229_n_2),
        .I3(tmp_12_reg_1898_reg[5]),
        .I4(ram_reg_0_i_176_n_2),
        .O(ram_reg_0_i_168_n_2));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_0_i_176
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_176_n_2));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_177
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_177_n_2));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    ram_reg_0_i_178
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_178_n_2));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    ram_reg_0_i_179
       (.I0(tmp_15_reg_1909_reg[3]),
        .I1(ram_reg_0_i_177_n_2),
        .I2(tmp_9_reg_1881[10]),
        .I3(ram_reg_0_i_178_n_2),
        .I4(j_cast2_reg_1919[10]),
        .I5(ram_reg_0_i_183_n_2),
        .O(ram_reg_0_i_179_n_2));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    ram_reg_0_i_180
       (.I0(tmp_15_reg_1909_reg[3]),
        .I1(ram_reg_0_i_177_n_2),
        .I2(tmp_9_reg_1881[10]),
        .I3(ram_reg_0_i_178_n_2),
        .I4(j_cast2_reg_1919[9]),
        .I5(ram_reg_0_i_183_n_2),
        .O(ram_reg_0_i_180_n_2));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    ram_reg_0_i_181
       (.I0(ram_reg_0_i_178_n_2),
        .I1(tmp_9_reg_1881[8]),
        .I2(tmp_15_reg_1909_reg[1]),
        .I3(ram_reg_0_i_177_n_2),
        .I4(ram_reg_0_i_183_n_2),
        .I5(j_cast2_reg_1919[8]),
        .O(ram_reg_0_i_181_n_2));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_182
       (.I0(tmp_cast_reg_1965[11]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_182_n_2));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_i_183
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_183_n_2));
  LUT6 #(
    .INIT(64'h0F08000000080000)) 
    ram_reg_0_i_184
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_12_reg_1898_reg[3]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_4_reg_1876_reg__0[3]),
        .O(ram_reg_0_i_184_n_2));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    ram_reg_0_i_185
       (.I0(ram_reg_0_i_176_n_2),
        .I1(tmp_12_reg_1898_reg[1]),
        .I2(tmp_4_reg_1876_reg__0[1]),
        .I3(ram_reg_0_i_183_n_2),
        .I4(tmp_cast_reg_1965[8]),
        .I5(ram_reg_0_i_177_n_2),
        .O(ram_reg_0_i_185_n_2));
  LUT6 #(
    .INIT(64'hEFCFEFFF20002000)) 
    ram_reg_0_i_190
       (.I0(j_cast2_reg_1919[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(tmp_9_reg_1881[7]),
        .O(ram_reg_0_i_190_n_2));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAA00C000)) 
    ram_reg_0_i_191
       (.I0(tmp_cast_reg_1965[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(tmp_12_reg_1898_reg[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_191_n_2));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    ram_reg_0_i_192
       (.I0(j_1_reg_1941_reg__0[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[7] ),
        .O(ram_reg_0_i_192_n_2));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    ram_reg_0_i_193
       (.I0(j_1_reg_1941_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(\j_reg_389_reg_n_2_[5] ),
        .O(ram_reg_0_i_193_n_2));
  LUT6 #(
    .INIT(64'hA5AEAAAAAAAAAAAA)) 
    ram_reg_0_i_198
       (.I0(ram_reg_0_i_228_n_2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(tmp_12_reg_1898_reg[5]),
        .O(ram_reg_0_i_198_n_2));
  LUT6 #(
    .INIT(64'hFFF010F000F010F0)) 
    ram_reg_0_i_203
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(tmp_9_reg_1881[11]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp_15_reg_1909_reg[4]),
        .O(ram_reg_0_i_203_n_2));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0BFF)) 
    ram_reg_0_i_204
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_204_n_2));
  LUT6 #(
    .INIT(64'h00000000AEAAA2AA)) 
    ram_reg_0_i_205
       (.I0(\j_reg_389_reg_n_2_[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_1_reg_1941_reg__0[10]),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_205_n_2));
  LUT6 #(
    .INIT(64'h00000000AEAAA2AA)) 
    ram_reg_0_i_206
       (.I0(\j_reg_389_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_1_reg_1941_reg__0[9]),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_206_n_2));
  LUT6 #(
    .INIT(64'h00000000AEAAA2AA)) 
    ram_reg_0_i_207
       (.I0(\j_reg_389_reg_n_2_[8] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_1_reg_1941_reg__0[8]),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_207_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_208
       (.I0(j2_cast1_reg_2089[10]),
        .O(ram_reg_0_i_208_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_210
       (.I0(j2_cast1_reg_2089[9]),
        .O(ram_reg_0_i_210_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_211
       (.I0(j2_cast1_reg_2089[8]),
        .O(ram_reg_0_i_211_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_212
       (.I0(j2_cast1_reg_2089[7]),
        .O(ram_reg_0_i_212_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_215
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(j_cast2_reg_1919[3]),
        .O(ram_reg_0_i_215_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_216
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(j_cast2_reg_1919[2]),
        .O(ram_reg_0_i_216_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_i_217
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(j_cast2_reg_1919[1]),
        .O(ram_reg_0_i_217_n_2));
  LUT5 #(
    .INIT(32'h33F73337)) 
    ram_reg_0_i_218
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(j_cast2_reg_1919[0]),
        .O(ram_reg_0_i_218_n_2));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    ram_reg_0_i_219
       (.I0(j_cast2_reg_1919[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\j_cast1_reg_1914[3]_i_1_n_2 ),
        .O(ram_reg_0_i_219_n_2));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    ram_reg_0_i_220
       (.I0(j_cast2_reg_1919[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\j_cast1_reg_1914[2]_i_1_n_2 ),
        .O(ram_reg_0_i_220_n_2));
  LUT6 #(
    .INIT(64'hBBBBBBBF88888880)) 
    ram_reg_0_i_221
       (.I0(j_cast2_reg_1919[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\j_cast1_reg_1914[1]_i_1_n_2 ),
        .O(ram_reg_0_i_221_n_2));
  LUT6 #(
    .INIT(64'hC060C020CF6FCF7F)) 
    ram_reg_0_i_222
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(j_cast2_reg_1919[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\j_cast1_reg_1914[0]_i_1_n_2 ),
        .O(ram_reg_0_i_222_n_2));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    ram_reg_0_i_223
       (.I0(ram_reg_0_i_183_n_2),
        .I1(tmp_12_reg_1898_reg[0]),
        .I2(ram_reg_0_i_178_n_2),
        .I3(j_1_reg_1941_reg__0[7]),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(\j_reg_389_reg_n_2_[7] ),
        .O(ram_reg_0_i_223_n_2));
  LUT6 #(
    .INIT(64'hFFF010F000F010F0)) 
    ram_reg_0_i_228
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(tmp_4_reg_1876_reg__0[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(tmp_12_reg_1898_reg[4]),
        .O(ram_reg_0_i_228_n_2));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    ram_reg_0_i_229
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(tmp_4_reg_1876_reg__0[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(tmp_cast_reg_1965[11]),
        .O(ram_reg_0_i_229_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_43
       (.CI(ram_reg_0_i_52_n_2),
        .CO({ram_reg_0_i_43_n_2,ram_reg_0_i_43_n_3,ram_reg_0_i_43_n_4,ram_reg_0_i_43_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_97_n_2,ram_reg_0_i_98_n_2,ram_reg_0_i_99_n_2,ram_reg_0_i_100_n_2}),
        .O(data6[11:8]),
        .S({ram_reg_0_i_101_n_2,ram_reg_0_i_102_n_2,ram_reg_0_i_103_n_2,ram_reg_0_i_104_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_52
       (.CI(ram_reg_0_i_62_n_2),
        .CO({ram_reg_0_i_52_n_2,ram_reg_0_i_52_n_3,ram_reg_0_i_52_n_4,ram_reg_0_i_52_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_111_n_2,ram_reg_0_i_112_n_2,ram_reg_0_i_113_n_2,ram_reg_0_i_114_n_2}),
        .O(data6[7:4]),
        .S({ram_reg_0_i_115_n_2,ram_reg_0_i_116_n_2,ram_reg_0_i_117_n_2,ram_reg_0_i_118_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_62
       (.CI(1'b0),
        .CO({ram_reg_0_i_62_n_2,ram_reg_0_i_62_n_3,ram_reg_0_i_62_n_4,ram_reg_0_i_62_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_124_n_2,ram_reg_0_i_125_n_2,ram_reg_0_i_126_n_2,ram_reg_0_i_127_n_2}),
        .O(data6[3:0]),
        .S({ram_reg_0_i_128_n_2,ram_reg_0_i_129_n_2,ram_reg_0_i_130_n_2,ram_reg_0_i_131_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_72
       (.CI(ram_reg_0_i_81_n_2),
        .CO({ram_reg_0_i_72_n_2,ram_reg_0_i_72_n_3,ram_reg_0_i_72_n_4,ram_reg_0_i_72_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_142_n_2,ram_reg_0_i_143_n_2,ram_reg_0_i_144_n_2,ram_reg_0_i_145_n_2}),
        .O(data5[11:8]),
        .S({ram_reg_0_i_146_n_2,ram_reg_0_i_147_n_2,ram_reg_0_i_148_n_2,ram_reg_0_i_149_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_81
       (.CI(ram_reg_0_i_154_n_2),
        .CO({ram_reg_0_i_81_n_2,ram_reg_0_i_81_n_3,ram_reg_0_i_81_n_4,ram_reg_0_i_81_n_5}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_155_n_2,ram_reg_0_i_156_n_2,ram_reg_0_i_157_n_2,ram_reg_0_i_158_n_2}),
        .O(data5[7:4]),
        .S({ram_reg_0_i_159_n_2,ram_reg_0_i_160_n_2,ram_reg_0_i_161_n_2,ram_reg_0_i_162_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_93
       (.CI(ram_reg_0_i_43_n_2),
        .CO(NLW_ram_reg_0_i_93_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_93_O_UNCONNECTED[3:1],data6[12]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_168_n_2}));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_0_i_97
       (.I0(\tmp_cast_reg_1965_reg[10]_i_1_n_3 ),
        .I1(ram_reg_0_i_176_n_2),
        .I2(tmp_15_reg_1909_reg[4]),
        .I3(ram_reg_0_i_177_n_2),
        .I4(tmp_9_reg_1881[11]),
        .I5(ram_reg_0_i_178_n_2),
        .O(ram_reg_0_i_97_n_2));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    ram_reg_0_i_98
       (.I0(ram_reg_0_i_179_n_2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(tmp_cast_fu_1003_p1[10]),
        .O(ram_reg_0_i_98_n_2));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    ram_reg_0_i_99
       (.I0(ram_reg_0_i_180_n_2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(tmp_cast_fu_1003_p1[9]),
        .O(ram_reg_0_i_99_n_2));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \reg_586[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I3(tmp_5_reg_1857),
        .I4(\tmp_110_reg_1946_reg_n_2_[0] ),
        .O(\reg_586[7]_i_3_n_2 ));
  FDRE \reg_586_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[0]),
        .Q(reg_586_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[1]),
        .Q(reg_586_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[2]),
        .Q(reg_586_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[3]),
        .Q(reg_586_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[4]),
        .Q(reg_586_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[5]),
        .Q(reg_586_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[6]),
        .Q(reg_586_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \reg_586_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_586[7]),
        .Q(reg_586_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \reg_586_reg[0] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[0]),
        .Q(reg_586[0]),
        .R(1'b0));
  FDRE \reg_586_reg[1] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[1]),
        .Q(reg_586[1]),
        .R(1'b0));
  FDRE \reg_586_reg[2] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[2]),
        .Q(reg_586[2]),
        .R(1'b0));
  FDRE \reg_586_reg[3] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[3]),
        .Q(reg_586[3]),
        .R(1'b0));
  FDRE \reg_586_reg[4] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[4]),
        .Q(reg_586[4]),
        .R(1'b0));
  FDRE \reg_586_reg[5] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[5]),
        .Q(reg_586[5]),
        .R(1'b0));
  FDRE \reg_586_reg[6] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[6]),
        .Q(reg_586[6]),
        .R(1'b0));
  FDRE \reg_586_reg[7] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(cache1_q0[7]),
        .Q(reg_586[7]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[0]),
        .Q(reg_593_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[1]),
        .Q(reg_593_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[2]),
        .Q(reg_593_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[3]),
        .Q(reg_593_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[4]),
        .Q(reg_593_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[5]),
        .Q(reg_593_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[6]),
        .Q(reg_593_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \reg_593_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_15),
        .D(reg_593[7]),
        .Q(reg_593_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \reg_593_reg[0] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[0]),
        .Q(reg_593[0]),
        .R(1'b0));
  FDRE \reg_593_reg[1] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[1]),
        .Q(reg_593[1]),
        .R(1'b0));
  FDRE \reg_593_reg[2] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[2]),
        .Q(reg_593[2]),
        .R(1'b0));
  FDRE \reg_593_reg[3] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[3]),
        .Q(reg_593[3]),
        .R(1'b0));
  FDRE \reg_593_reg[4] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[4]),
        .Q(reg_593[4]),
        .R(1'b0));
  FDRE \reg_593_reg[5] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[5]),
        .Q(reg_593[5]),
        .R(1'b0));
  FDRE \reg_593_reg[6] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[6]),
        .Q(reg_593[6]),
        .R(1'b0));
  FDRE \reg_593_reg[7] 
       (.C(ap_clk),
        .CE(reg_5930),
        .D(cache1_q1[7]),
        .Q(reg_593[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \reg_600[7]_i_2 
       (.I0(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I1(tmp_5_reg_1857),
        .O(\reg_600[7]_i_2_n_2 ));
  FDRE \reg_600_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[0]),
        .Q(reg_600_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[1]),
        .Q(reg_600_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[2]),
        .Q(reg_600_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[3]),
        .Q(reg_600_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[4]),
        .Q(reg_600_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[5]),
        .Q(reg_600_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[6]),
        .Q(reg_600_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \reg_600_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_600[7]),
        .Q(reg_600_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \reg_600_reg[0] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[0]),
        .Q(reg_600[0]),
        .R(1'b0));
  FDRE \reg_600_reg[1] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[1]),
        .Q(reg_600[1]),
        .R(1'b0));
  FDRE \reg_600_reg[2] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[2]),
        .Q(reg_600[2]),
        .R(1'b0));
  FDRE \reg_600_reg[3] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[3]),
        .Q(reg_600[3]),
        .R(1'b0));
  FDRE \reg_600_reg[4] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[4]),
        .Q(reg_600[4]),
        .R(1'b0));
  FDRE \reg_600_reg[5] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[5]),
        .Q(reg_600[5]),
        .R(1'b0));
  FDRE \reg_600_reg[6] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[6]),
        .Q(reg_600[6]),
        .R(1'b0));
  FDRE \reg_600_reg[7] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(cache1_q0[7]),
        .Q(reg_600[7]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[0]),
        .Q(reg_607_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[1]),
        .Q(reg_607_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[2]),
        .Q(reg_607_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[3]),
        .Q(reg_607_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[4]),
        .Q(reg_607_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[5]),
        .Q(reg_607_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[6]),
        .Q(reg_607_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \reg_607_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter31),
        .D(reg_607[7]),
        .Q(reg_607_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \reg_607_reg[0] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[0]),
        .Q(reg_607[0]),
        .R(1'b0));
  FDRE \reg_607_reg[1] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[1]),
        .Q(reg_607[1]),
        .R(1'b0));
  FDRE \reg_607_reg[2] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[2]),
        .Q(reg_607[2]),
        .R(1'b0));
  FDRE \reg_607_reg[3] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[3]),
        .Q(reg_607[3]),
        .R(1'b0));
  FDRE \reg_607_reg[4] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[4]),
        .Q(reg_607[4]),
        .R(1'b0));
  FDRE \reg_607_reg[5] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[5]),
        .Q(reg_607[5]),
        .R(1'b0));
  FDRE \reg_607_reg[6] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[6]),
        .Q(reg_607[6]),
        .R(1'b0));
  FDRE \reg_607_reg[7] 
       (.C(ap_clk),
        .CE(reg_6070),
        .D(cache1_q1[7]),
        .Q(reg_607[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \reg_614[7]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(\reg_600[7]_i_2_n_2 ),
        .I4(\tmp_110_reg_1946_reg_n_2_[0] ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\reg_614[7]_i_1_n_2 ));
  FDRE \reg_614_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[0]),
        .Q(reg_614_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[1]),
        .Q(reg_614_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[2]),
        .Q(reg_614_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[3]),
        .Q(reg_614_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[4]),
        .Q(reg_614_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[5]),
        .Q(reg_614_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[6]),
        .Q(reg_614_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \reg_614_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_614[7]),
        .Q(reg_614_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \reg_614_reg[0] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_37),
        .Q(reg_614[0]),
        .R(1'b0));
  FDRE \reg_614_reg[1] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_36),
        .Q(reg_614[1]),
        .R(1'b0));
  FDRE \reg_614_reg[2] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_35),
        .Q(reg_614[2]),
        .R(1'b0));
  FDRE \reg_614_reg[3] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_34),
        .Q(reg_614[3]),
        .R(1'b0));
  FDRE \reg_614_reg[4] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_33),
        .Q(reg_614[4]),
        .R(1'b0));
  FDRE \reg_614_reg[5] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_32),
        .Q(reg_614[5]),
        .R(1'b0));
  FDRE \reg_614_reg[6] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_31),
        .Q(reg_614[6]),
        .R(1'b0));
  FDRE \reg_614_reg[7] 
       (.C(ap_clk),
        .CE(\reg_614[7]_i_1_n_2 ),
        .D(cache1_U_n_30),
        .Q(reg_614[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \reg_622[7]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I3(tmp_5_reg_1857),
        .I4(\tmp_110_reg_1946_reg_n_2_[0] ),
        .I5(cache1_U_n_3),
        .O(reg_630));
  FDRE \reg_622_reg[0] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_45),
        .Q(reg_622[0]),
        .R(1'b0));
  FDRE \reg_622_reg[1] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_44),
        .Q(reg_622[1]),
        .R(1'b0));
  FDRE \reg_622_reg[2] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_43),
        .Q(reg_622[2]),
        .R(1'b0));
  FDRE \reg_622_reg[3] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_42),
        .Q(reg_622[3]),
        .R(1'b0));
  FDRE \reg_622_reg[4] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_41),
        .Q(reg_622[4]),
        .R(1'b0));
  FDRE \reg_622_reg[5] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_40),
        .Q(reg_622[5]),
        .R(1'b0));
  FDRE \reg_622_reg[6] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_39),
        .Q(reg_622[6]),
        .R(1'b0));
  FDRE \reg_622_reg[7] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_38),
        .Q(reg_622[7]),
        .R(1'b0));
  FDRE \reg_630_reg[0] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_53),
        .Q(\reg_630_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \reg_630_reg[1] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_52),
        .Q(\reg_630_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \reg_630_reg[2] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_51),
        .Q(\reg_630_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \reg_630_reg[3] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_50),
        .Q(\reg_630_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \reg_630_reg[4] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_49),
        .Q(\reg_630_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \reg_630_reg[5] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_48),
        .Q(\reg_630_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \reg_630_reg[6] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_47),
        .Q(\reg_630_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \reg_630_reg[7] 
       (.C(ap_clk),
        .CE(reg_630),
        .D(cache1_U_n_46),
        .Q(\reg_630_reg_n_2_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \reg_638[7]_i_1 
       (.I0(ap_CS_fsm_state35),
        .I1(\tmp_110_reg_1946_reg_n_2_[0] ),
        .I2(tmp_5_reg_1857),
        .I3(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .O(reg_646));
  FDRE \reg_638_reg[0] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_13),
        .Q(reg_638[0]),
        .R(1'b0));
  FDRE \reg_638_reg[1] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_12),
        .Q(reg_638[1]),
        .R(1'b0));
  FDRE \reg_638_reg[2] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_11),
        .Q(reg_638[2]),
        .R(1'b0));
  FDRE \reg_638_reg[3] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_10),
        .Q(reg_638[3]),
        .R(1'b0));
  FDRE \reg_638_reg[4] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_9),
        .Q(reg_638[4]),
        .R(1'b0));
  FDRE \reg_638_reg[5] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_8),
        .Q(reg_638[5]),
        .R(1'b0));
  FDRE \reg_638_reg[6] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_7),
        .Q(reg_638[6]),
        .R(1'b0));
  FDRE \reg_638_reg[7] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_6),
        .Q(reg_638[7]),
        .R(1'b0));
  FDRE \reg_646_reg[0] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_61),
        .Q(\reg_646_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \reg_646_reg[1] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_60),
        .Q(\reg_646_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \reg_646_reg[2] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_59),
        .Q(\reg_646_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \reg_646_reg[3] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_58),
        .Q(\reg_646_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \reg_646_reg[4] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_57),
        .Q(\reg_646_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \reg_646_reg[5] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_56),
        .Q(\reg_646_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \reg_646_reg[6] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_55),
        .Q(\reg_646_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \reg_646_reg[7] 
       (.C(ap_clk),
        .CE(reg_646),
        .D(cache1_U_n_54),
        .Q(\reg_646_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \reg_653_reg[0] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[0]),
        .Q(reg_653[0]),
        .R(1'b0));
  FDRE \reg_653_reg[1] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[1]),
        .Q(reg_653[1]),
        .R(1'b0));
  FDRE \reg_653_reg[2] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[2]),
        .Q(reg_653[2]),
        .R(1'b0));
  FDRE \reg_653_reg[3] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[3]),
        .Q(reg_653[3]),
        .R(1'b0));
  FDRE \reg_653_reg[4] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[4]),
        .Q(reg_653[4]),
        .R(1'b0));
  FDRE \reg_653_reg[5] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[5]),
        .Q(reg_653[5]),
        .R(1'b0));
  FDRE \reg_653_reg[6] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[6]),
        .Q(reg_653[6]),
        .R(1'b0));
  FDRE \reg_653_reg[7] 
       (.C(ap_clk),
        .CE(reg_6530),
        .D(grp_getVal_fu_544_ap_return[7]),
        .Q(reg_653[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi sobel_filter_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1]),
        .E(ap_NS_fsm156_out),
        .Q({ap_CS_fsm_state53,ap_CS_fsm_state28,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(i_reg_378),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .gmem1_BVALID(gmem1_BVALID),
        .inter_pix(inter_pix),
        .interrupt(interrupt),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .out_pix(out_pix),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi sobel_filter_gmem0_m_axi_U
       (.ARLEN(\^m_axi_gmem0_ARLEN ),
        .D({ap_NS_fsm[10],ap_NS_fsm[2]}),
        .E(tmp_cast_reg_19650),
        .I_RDATA(gmem0_RDATA),
        .I_RVALID(gmem0_RVALID),
        .Q({ap_CS_fsm_state29,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_enable_reg_pp0_iter1_reg_0(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_18_n_2 ),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(sobel_filter_gmem1_m_axi_U_n_20),
        .ap_enable_reg_pp0_iter2_reg_0(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_8_n_2 ),
        .ap_phi_reg_pp0_iter2_val_reg_400032_out(ap_phi_reg_pp0_iter2_val_reg_400032_out),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[0] (sobel_filter_gmem0_m_axi_U_n_3),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 (sobel_filter_gmem0_m_axi_U_n_10),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[1] (sobel_filter_gmem0_m_axi_U_n_9),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[2] (sobel_filter_gmem0_m_axi_U_n_8),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[3] (sobel_filter_gmem0_m_axi_U_n_7),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[4] (sobel_filter_gmem0_m_axi_U_n_6),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[5] (sobel_filter_gmem0_m_axi_U_n_5),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[6] (sobel_filter_gmem0_m_axi_U_n_4),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] (sobel_filter_gmem0_m_axi_U_n_2),
        .ap_reg_ioackin_gmem1_AWREADY(ap_reg_ioackin_gmem1_AWREADY),
        .ap_reg_ioackin_gmem1_AWREADY_reg(sobel_filter_gmem0_m_axi_U_n_20),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[31] (\bus_read/rs_rreq/load_p2 ),
        .\gmem0_addr_read_reg_1960_reg[0] (gmem0_addr_read_reg_19600),
        .\gmem0_addr_reg_1865_reg[31] (gmem0_addr_reg_1865),
        .gmem1_AWVALID(gmem1_AWVALID),
        .\i_reg_378_reg[3] (\ap_CS_fsm[15]_i_2_n_2 ),
        .\j_reg_389_reg[7] (\ap_CS_fsm[10]_i_3_n_2 ),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RLAST({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .ram_reg_0(sobel_filter_gmem0_m_axi_U_n_19),
        .s_ready_t_reg(sobel_filter_gmem1_m_axi_U_n_13),
        .tmp_110_reg_1946_pp0_iter2_reg(tmp_110_reg_1946_pp0_iter2_reg),
        .\tmp_112_reg_2062_reg[2] (\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_6_n_2 ),
        .\tmp_112_reg_2062_reg[5] (\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_16_n_2 ),
        .\tmp_112_reg_2062_reg[5]_0 (\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_17_n_2 ),
        .\tmp_112_reg_2062_reg[5]_1 (\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_19_n_2 ),
        .tmp_17_reg_1937_pp0_iter2_reg(tmp_17_reg_1937_pp0_iter2_reg),
        .\tmp_17_reg_1937_reg[0] (\tmp_cast_reg_1965[11]_i_3_n_2 ),
        .\tmp_17_reg_1937_reg[0]_0 (\tmp_17_reg_1937_reg_n_2_[0] ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_6_reg_1861_reg[0] (\reg_600[7]_i_2_n_2 ),
        .tmp_84_fu_1317_p2(tmp_84_fu_1317_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi sobel_filter_gmem1_m_axi_U
       (.AWLEN(\^m_axi_gmem1_AWLEN ),
        .D({ap_NS_fsm[39],ap_NS_fsm[35],ap_NS_fsm[16:14],ap_NS_fsm[12:11],ap_NS_fsm[0]}),
        .E(reg_5930),
        .I_RVALID(gmem0_RVALID),
        .Q({ap_CS_fsm_state53,\ap_CS_fsm_reg_n_2_[38] ,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state46,ap_CS_fsm_state44,ap_CS_fsm_state42,\ap_CS_fsm_reg_n_2_[24] ,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(j2_reg_418),
        .WEA(cache1_we0),
        .\Y_0_read_1_reg_230_reg[0] (grp_getVal_fu_544_ap_ce),
        .\Y_0_read_1_reg_230_reg[0]_0 (grp_getVal_fu_561_ap_ce),
        .\ap_CS_fsm_reg[20] (cache1_U_n_5),
        .\ap_CS_fsm_reg[23] (grp_getVal_fu_544_n_3),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm[14]_i_3_n_2 ),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_NS_fsm142_out(ap_NS_fsm142_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(\reg_586[7]_i_3_n_2 ),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter31(ap_enable_reg_pp0_iter31),
        .ap_enable_reg_pp0_iter3_reg(sobel_filter_gmem1_m_axi_U_n_2),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_n_2),
        .ap_phi_reg_pp0_iter2_val_reg_400(ap_phi_reg_pp0_iter2_val_reg_400),
        .ap_reg_ioackin_gmem1_AWREADY(ap_reg_ioackin_gmem1_AWREADY),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_reg_ioackin_gmem1_WREADY_reg(sobel_filter_gmem1_m_axi_U_n_30),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ce0(cache1_ce0),
        .ce1(cache1_ce1),
        .gmem1_AWVALID(gmem1_AWVALID),
        .gmem1_BVALID(gmem1_BVALID),
        .\gmem1_addr_reg_2068_reg[29] (gmem1_addr_reg_2068),
        .\i_reg_378_reg[3] (\ap_CS_fsm[15]_i_2_n_2 ),
        .\j2_reg_418_reg[10] (sobel_filter_gmem1_m_axi_U_n_32),
        .\j2_reg_418_reg[9] (ap_NS_fsm147_out),
        .m_axi_gmem1_AWADDR(\^m_axi_gmem1_AWADDR ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .\reg_586_pp0_iter1_reg_reg[7] (sobel_filter_gmem1_m_axi_U_n_15),
        .\reg_586_pp0_iter1_reg_reg[7]_0 (sobel_filter_gmem1_m_axi_U_n_20),
        .\reg_586_reg[0] (reg_5860),
        .\reg_593_reg[0] (sobel_filter_gmem1_m_axi_U_n_13),
        .\reg_600_reg[0] (reg_6000),
        .\reg_607_reg[0] (reg_6070),
        .reg_6530(reg_6530),
        .\tmp_110_reg_1946_pp0_iter1_reg_reg[0] (\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .\tmp_110_reg_1946_reg[0] (\tmp_110_reg_1946_reg_n_2_[0] ),
        .\tmp_13_reg_1871_reg[29] (tmp_13_reg_1871),
        .\tmp_17_reg_1937_pp0_iter1_reg_reg[0] (\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .\tmp_17_reg_1937_reg[0] (sobel_filter_gmem0_m_axi_U_n_19),
        .\tmp_17_reg_1937_reg[0]_0 (\tmp_17_reg_1937_reg_n_2_[0] ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_65_reg_1986_reg[0] (tmp_65_reg_19860),
        .\tmp_68_reg_2016_reg[0] (reg_6531),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg_n_2_[0] ),
        .\tmp_6_reg_1861_reg[0]_0 (\reg_600[7]_i_2_n_2 ),
        .\val_1_reg_529_reg[7] (val_1_reg_529));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg sobel_filter_mac_eOg_U22
       (.OPMODE(sobel_filter_mac_eOg_U22_n_22),
        .P({sobel_filter_mac_eOg_U22_n_2,sobel_filter_mac_eOg_U22_n_3,sobel_filter_mac_eOg_U22_n_4,sobel_filter_mac_eOg_U22_n_5,sobel_filter_mac_eOg_U22_n_6,sobel_filter_mac_eOg_U22_n_7,sobel_filter_mac_eOg_U22_n_8,sobel_filter_mac_eOg_U22_n_9,sobel_filter_mac_eOg_U22_n_10,sobel_filter_mac_eOg_U22_n_11,sobel_filter_mac_eOg_U22_n_12,sobel_filter_mac_eOg_U22_n_13,sobel_filter_mac_eOg_U22_n_14,sobel_filter_mac_eOg_U22_n_15,sobel_filter_mac_eOg_U22_n_16,sobel_filter_mac_eOg_U22_n_17,sobel_filter_mac_eOg_U22_n_18,sobel_filter_mac_eOg_U22_n_19,sobel_filter_mac_eOg_U22_n_20}),
        .Q({ap_CS_fsm_state43,ap_CS_fsm_state36}),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .\j_0_i1_0_1_reg_485_reg[0] (\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .\j_0_i1_0_1_reg_485_reg[1] (\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .\j_0_i1_reg_453_reg[0] (\j_0_i1_reg_453_reg_n_2_[0] ),
        .\j_0_i1_reg_453_reg[1] (\j_0_i1_reg_453_reg_n_2_[1] ),
        .reg_6530(reg_6530),
        .x_weight_1_i1_reg_429_reg({x_weight_1_i1_reg_429_reg_n_90,x_weight_1_i1_reg_429_reg_n_91,x_weight_1_i1_reg_429_reg_n_92,x_weight_1_i1_reg_429_reg_n_93,x_weight_1_i1_reg_429_reg_n_94,x_weight_1_i1_reg_429_reg_n_95,x_weight_1_i1_reg_429_reg_n_96,x_weight_1_i1_reg_429_reg_n_97,x_weight_1_i1_reg_429_reg_n_98,x_weight_1_i1_reg_429_reg_n_99,x_weight_1_i1_reg_429_reg_n_100,x_weight_1_i1_reg_429_reg_n_101,x_weight_1_i1_reg_429_reg_n_102,x_weight_1_i1_reg_429_reg_n_103,x_weight_1_i1_reg_429_reg_n_104,x_weight_1_i1_reg_429_reg_n_105,x_weight_1_i1_reg_429_reg_n_106,x_weight_1_i1_reg_429_reg_n_107}),
        .y_weight_1_i1_0_1_reg_475(y_weight_1_i1_0_1_reg_475));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg_1 sobel_filter_mac_eOg_U23
       (.OPMODE({sobel_filter_mac_eOg_U22_n_22,ap_CS_fsm_state43}),
        .P({sobel_filter_mac_eOg_U23_n_2,sobel_filter_mac_eOg_U23_n_3,sobel_filter_mac_eOg_U23_n_4,sobel_filter_mac_eOg_U23_n_5,sobel_filter_mac_eOg_U23_n_6,sobel_filter_mac_eOg_U23_n_7,sobel_filter_mac_eOg_U23_n_8,sobel_filter_mac_eOg_U23_n_9,sobel_filter_mac_eOg_U23_n_10,sobel_filter_mac_eOg_U23_n_11,sobel_filter_mac_eOg_U23_n_12,sobel_filter_mac_eOg_U23_n_13,sobel_filter_mac_eOg_U23_n_14,sobel_filter_mac_eOg_U23_n_15,sobel_filter_mac_eOg_U23_n_16,sobel_filter_mac_eOg_U23_n_17,sobel_filter_mac_eOg_U23_n_18,sobel_filter_mac_eOg_U23_n_19,sobel_filter_mac_eOg_U23_n_20}),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .reg_6530(reg_6530),
        .y_weight_1_i1_0_1_reg_475(y_weight_1_i1_0_1_reg_475),
        .y_weight_1_i1_reg_441_reg({y_weight_1_i1_reg_441_reg_n_90,y_weight_1_i1_reg_441_reg_n_91,y_weight_1_i1_reg_441_reg_n_92,y_weight_1_i1_reg_441_reg_n_93,y_weight_1_i1_reg_441_reg_n_94,y_weight_1_i1_reg_441_reg_n_95,y_weight_1_i1_reg_441_reg_n_96,y_weight_1_i1_reg_441_reg_n_97,y_weight_1_i1_reg_441_reg_n_98,y_weight_1_i1_reg_441_reg_n_99,y_weight_1_i1_reg_441_reg_n_100,y_weight_1_i1_reg_441_reg_n_101,y_weight_1_i1_reg_441_reg_n_102,y_weight_1_i1_reg_441_reg_n_103,y_weight_1_i1_reg_441_reg_n_104,y_weight_1_i1_reg_441_reg_n_105,y_weight_1_i1_reg_441_reg_n_106,y_weight_1_i1_reg_441_reg_n_107}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi sobel_filter_mac_fYi_U24
       (.B(\sobel_filter_mux_cud_U19/mux_2_0 ),
        .CO(sobel_filter_mac_fYi_U25_n_26),
        .DI(sobel_filter_mac_fYi_U24_n_16),
        .OPMODE(sobel_filter_mac_fYi_U24_n_11),
        .P({sobel_filter_mac_fYi_U24_n_2,sobel_filter_mac_fYi_U24_n_3,sobel_filter_mac_fYi_U24_n_4,sobel_filter_mac_fYi_U24_n_5,sobel_filter_mac_fYi_U24_n_6,sobel_filter_mac_fYi_U24_n_7,sobel_filter_mac_fYi_U24_n_8}),
        .Q({ap_CS_fsm_state47,ap_CS_fsm_state40}),
        .S(sobel_filter_mac_fYi_U24_n_12),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .\j_0_i1_0_1_reg_485_reg[0] (\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .\j_0_i1_0_1_reg_485_reg[1] (\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .\j_0_i1_0_2_reg_517_reg[0] (\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .\j_0_i1_0_2_reg_517_reg[1] (\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .p({sobel_filter_mac_eOg_U22_n_2,sobel_filter_mac_eOg_U22_n_3,sobel_filter_mac_eOg_U22_n_4,sobel_filter_mac_eOg_U22_n_5,sobel_filter_mac_eOg_U22_n_6,sobel_filter_mac_eOg_U22_n_7,sobel_filter_mac_eOg_U22_n_8,sobel_filter_mac_eOg_U22_n_9,sobel_filter_mac_eOg_U22_n_10,sobel_filter_mac_eOg_U22_n_11,sobel_filter_mac_eOg_U22_n_12,sobel_filter_mac_eOg_U22_n_13,sobel_filter_mac_eOg_U22_n_14,sobel_filter_mac_eOg_U22_n_15,sobel_filter_mac_eOg_U22_n_16,sobel_filter_mac_eOg_U22_n_17,sobel_filter_mac_eOg_U22_n_18,sobel_filter_mac_eOg_U22_n_19,sobel_filter_mac_eOg_U22_n_20}),
        .p_0({sobel_filter_mac_fYi_U25_n_2,sobel_filter_mac_fYi_U25_n_3,sobel_filter_mac_fYi_U25_n_4,sobel_filter_mac_fYi_U25_n_5}),
        .\p_i1_reg_2243_reg[3] (sobel_filter_mac_fYi_U24_n_13),
        .\p_i1_reg_2243_reg[3]_0 ({sobel_filter_mac_fYi_U24_n_14,sobel_filter_mac_fYi_U24_n_15}),
        .reg_6530(reg_6530),
        .y_weight_1_i1_0_2_reg_507(y_weight_1_i1_0_2_reg_507));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi_2 sobel_filter_mac_fYi_U25
       (.B(\sobel_filter_mux_cud_U19/mux_2_0 ),
        .CO(sobel_filter_mac_fYi_U25_n_26),
        .D(edge_val1_fu_1697_p2),
        .DI(sobel_filter_mac_fYi_U24_n_16),
        .E(ap_NS_fsm[34]),
        .OPMODE({sobel_filter_mac_fYi_U24_n_11,ap_CS_fsm_state47}),
        .P({sobel_filter_mac_eOg_U23_n_2,sobel_filter_mac_eOg_U23_n_3,sobel_filter_mac_eOg_U23_n_4,sobel_filter_mac_eOg_U23_n_5,sobel_filter_mac_eOg_U23_n_6,sobel_filter_mac_eOg_U23_n_7,sobel_filter_mac_eOg_U23_n_8,sobel_filter_mac_eOg_U23_n_9,sobel_filter_mac_eOg_U23_n_10,sobel_filter_mac_eOg_U23_n_11,sobel_filter_mac_eOg_U23_n_12,sobel_filter_mac_eOg_U23_n_13,sobel_filter_mac_eOg_U23_n_14,sobel_filter_mac_eOg_U23_n_15,sobel_filter_mac_eOg_U23_n_16,sobel_filter_mac_eOg_U23_n_17,sobel_filter_mac_eOg_U23_n_18,sobel_filter_mac_eOg_U23_n_19,sobel_filter_mac_eOg_U23_n_20}),
        .Q({\p_i1_reg_2243_reg_n_2_[7] ,\p_i1_reg_2243_reg_n_2_[6] ,\p_i1_reg_2243_reg_n_2_[5] ,\p_i1_reg_2243_reg_n_2_[4] ,\p_i1_reg_2243_reg_n_2_[3] ,\p_i1_reg_2243_reg_n_2_[2] ,\p_i1_reg_2243_reg_n_2_[1] ,\p_i1_reg_2243_reg_n_2_[0] }),
        .S(sobel_filter_mac_fYi_U24_n_12),
        .SR(p_i1_reg_2243),
        .\ap_CS_fsm_reg[34] ({ap_CS_fsm_state48,ap_CS_fsm_state44}),
        .ap_NS_fsm142_out(ap_NS_fsm142_out),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .\j_0_i1_0_2_reg_517_reg[0] (\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .\j_0_i1_0_2_reg_517_reg[1] (\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .p({sobel_filter_mac_fYi_U24_n_14,sobel_filter_mac_fYi_U24_n_15}),
        .p_0({sobel_filter_mac_fYi_U24_n_2,sobel_filter_mac_fYi_U24_n_3,sobel_filter_mac_fYi_U24_n_4,sobel_filter_mac_fYi_U24_n_5,sobel_filter_mac_fYi_U24_n_6,sobel_filter_mac_fYi_U24_n_7,sobel_filter_mac_fYi_U24_n_8}),
        .p_1(sobel_filter_mac_fYi_U24_n_13),
        .\p_i1_reg_2243_reg[7] ({sobel_filter_mac_fYi_U25_n_2,sobel_filter_mac_fYi_U25_n_3,sobel_filter_mac_fYi_U25_n_4,sobel_filter_mac_fYi_U25_n_5}),
        .reg_6530(reg_6530),
        .\val_1_reg_529_reg[0] (sobel_filter_mac_fYi_U25_n_15),
        .\val_1_reg_529_reg[1] (sobel_filter_mac_fYi_U25_n_14),
        .\val_1_reg_529_reg[2] (sobel_filter_mac_fYi_U25_n_13),
        .\val_1_reg_529_reg[3] (sobel_filter_mac_fYi_U25_n_12),
        .\val_1_reg_529_reg[4] (sobel_filter_mac_fYi_U25_n_11),
        .\val_1_reg_529_reg[5] (sobel_filter_mac_fYi_U25_n_10),
        .\val_1_reg_529_reg[6] (sobel_filter_mac_fYi_U25_n_8),
        .\val_1_reg_529_reg[6]_0 (sobel_filter_mac_fYi_U25_n_9),
        .\val_1_reg_529_reg[7] (sobel_filter_mac_fYi_U25_n_6),
        .y_weight_1_i1_0_2_reg_507(y_weight_1_i1_0_2_reg_507));
  FDRE \tmp_10_cast_reg_1830_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[0]),
        .Q(tmp_10_cast_reg_1830[0]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[10]),
        .Q(tmp_10_cast_reg_1830[10]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[11]),
        .Q(tmp_10_cast_reg_1830[11]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[12]),
        .Q(tmp_10_cast_reg_1830[12]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[13]),
        .Q(tmp_10_cast_reg_1830[13]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[14]),
        .Q(tmp_10_cast_reg_1830[14]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[15]),
        .Q(tmp_10_cast_reg_1830[15]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[16]),
        .Q(tmp_10_cast_reg_1830[16]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[17]),
        .Q(tmp_10_cast_reg_1830[17]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[18]),
        .Q(tmp_10_cast_reg_1830[18]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[19]),
        .Q(tmp_10_cast_reg_1830[19]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[1]),
        .Q(tmp_10_cast_reg_1830[1]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[20]),
        .Q(tmp_10_cast_reg_1830[20]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[21]),
        .Q(tmp_10_cast_reg_1830[21]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[22]),
        .Q(tmp_10_cast_reg_1830[22]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[23]),
        .Q(tmp_10_cast_reg_1830[23]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[24]),
        .Q(tmp_10_cast_reg_1830[24]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[25]),
        .Q(tmp_10_cast_reg_1830[25]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[26]),
        .Q(tmp_10_cast_reg_1830[26]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[27]),
        .Q(tmp_10_cast_reg_1830[27]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[28]),
        .Q(tmp_10_cast_reg_1830[28]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[29]),
        .Q(tmp_10_cast_reg_1830[29]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[2]),
        .Q(tmp_10_cast_reg_1830[2]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[30]),
        .Q(tmp_10_cast_reg_1830[30]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[31]),
        .Q(tmp_10_cast_reg_1830[31]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[3]),
        .Q(tmp_10_cast_reg_1830[3]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[4]),
        .Q(tmp_10_cast_reg_1830[4]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[5]),
        .Q(tmp_10_cast_reg_1830[5]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[6]),
        .Q(tmp_10_cast_reg_1830[6]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[7]),
        .Q(tmp_10_cast_reg_1830[7]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[8]),
        .Q(tmp_10_cast_reg_1830[8]),
        .R(1'b0));
  FDRE \tmp_10_cast_reg_1830_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(inter_pix[9]),
        .Q(tmp_10_cast_reg_1830[9]),
        .R(1'b0));
  FDRE \tmp_10_reg_1835_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_shl1_cast_fu_703_p1[11]),
        .Q(tmp_10_reg_1835[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_1835_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_shl1_cast_fu_703_p1[12]),
        .Q(tmp_10_reg_1835[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \tmp_110_reg_1946[0]_i_1 
       (.I0(tmp_110_fu_968_p2),
        .I1(ap_enable_reg_pp0_iter0_i_2_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I4(tmp_5_reg_1857),
        .I5(\tmp_110_reg_1946_reg_n_2_[0] ),
        .O(\tmp_110_reg_1946[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    \tmp_110_reg_1946[0]_i_2 
       (.I0(\tmp_17_reg_1937[0]_i_3_n_2 ),
        .I1(\tmp_110_reg_1946[0]_i_3_n_2 ),
        .I2(j_1_reg_1941_reg__0[9]),
        .I3(j_1_reg_1941_reg__0[0]),
        .I4(\tmp_110_reg_1946[0]_i_4_n_2 ),
        .I5(\tmp_110_reg_1946[0]_i_5_n_2 ),
        .O(tmp_110_fu_968_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \tmp_110_reg_1946[0]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(j_1_reg_1941_reg__0[8]),
        .I4(j_1_reg_1941_reg__0[7]),
        .I5(j_1_reg_1941_reg__0[10]),
        .O(\tmp_110_reg_1946[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \tmp_110_reg_1946[0]_i_4 
       (.I0(\j_reg_389_reg_n_2_[10] ),
        .I1(\j_reg_389_reg_n_2_[7] ),
        .I2(\j_reg_389_reg_n_2_[8] ),
        .I3(\ap_CS_fsm[10]_i_4_n_2 ),
        .I4(\j_reg_389[10]_i_2_n_2 ),
        .I5(\j_reg_389_reg_n_2_[9] ),
        .O(\tmp_110_reg_1946[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h010101FF01010101)) 
    \tmp_110_reg_1946[0]_i_5 
       (.I0(\j_1_reg_1941[10]_i_5_n_2 ),
        .I1(\j_reg_389_reg_n_2_[7] ),
        .I2(\tmp_110_reg_1946[0]_i_6_n_2 ),
        .I3(j_1_reg_1941_reg__0[7]),
        .I4(\tmp_110_reg_1946[0]_i_7_n_2 ),
        .I5(\j_1_reg_1941[7]_i_2_n_2 ),
        .O(\tmp_110_reg_1946[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp_110_reg_1946[0]_i_6 
       (.I0(\j_reg_389_reg_n_2_[10] ),
        .I1(\j_reg_389_reg_n_2_[8] ),
        .I2(\j_reg_389_reg_n_2_[9] ),
        .O(\tmp_110_reg_1946[0]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tmp_110_reg_1946[0]_i_7 
       (.I0(j_1_reg_1941_reg__0[10]),
        .I1(j_1_reg_1941_reg__0[8]),
        .I2(j_1_reg_1941_reg__0[9]),
        .O(\tmp_110_reg_1946[0]_i_7_n_2 ));
  FDRE \tmp_110_reg_1946_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp_110_reg_1946_reg_n_2_[0] ),
        .Q(\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_110_reg_1946_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .Q(tmp_110_reg_1946_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_110_reg_1946_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_110_reg_1946[0]_i_1_n_2 ),
        .Q(\tmp_110_reg_1946_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \tmp_112_reg_2062[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .I2(\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I4(tmp_5_reg_1857),
        .O(tmp_112_reg_20620));
  FDRE \tmp_112_reg_2062_reg[0] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[0]),
        .Q(tmp_112_reg_2062[0]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[1] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[1]),
        .Q(tmp_112_reg_2062[1]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[2] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[2]),
        .Q(tmp_112_reg_2062[2]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[3] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[3]),
        .Q(tmp_112_reg_2062[3]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[4] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[4]),
        .Q(tmp_112_reg_2062[4]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[5] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[5]),
        .Q(tmp_112_reg_2062[5]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[6] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[6]),
        .Q(tmp_112_reg_2062[6]),
        .R(1'b0));
  FDRE \tmp_112_reg_2062_reg[7] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(y_weight_1_2_2_fu_1231_p2[7]),
        .Q(tmp_112_reg_2062[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_11_reg_1892[10]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(tmp_11_fu_867_p2));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_11_reg_1892[11]_i_1 
       (.I0(tmp_10_reg_1835[1]),
        .I1(tmp_10_reg_1835[0]),
        .O(\tmp_11_reg_1892[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_11_reg_1892[12]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(\tmp_11_reg_1892[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1892[8]_i_1 
       (.I0(tmp_10_reg_1835[1]),
        .I1(tmp_10_reg_1835[0]),
        .O(\tmp_11_reg_1892[8]_i_1_n_2 ));
  FDRE \tmp_11_reg_1892_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_11_fu_867_p2),
        .Q(tmp_12_reg_1898_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1892_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_11_reg_1892[11]_i_1_n_2 ),
        .Q(tmp_12_reg_1898_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_1892_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_11_reg_1892[12]_i_1_n_2 ),
        .Q(tmp_12_reg_1898_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_10_reg_1835[0]),
        .Q(tmp_12_reg_1898_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_1892_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_11_reg_1892[8]_i_1_n_2 ),
        .Q(tmp_12_reg_1898_reg[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[10]_i_2 
       (.I0(tmp_8_cast6_reg_1820_reg__0[10]),
        .O(\tmp_13_reg_1871[10]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[10]_i_3 
       (.I0(tmp_8_cast6_reg_1820_reg__0[8]),
        .O(\tmp_13_reg_1871[10]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[14]_i_2 
       (.I0(tmp_8_cast6_reg_1820_reg__0[12]),
        .O(\tmp_13_reg_1871[14]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[18]_i_2 
       (.I0(tmp_8_cast6_reg_1820_reg__0[18]),
        .O(\tmp_13_reg_1871[18]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[18]_i_3 
       (.I0(tmp_8_cast6_reg_1820_reg__0[17]),
        .O(\tmp_13_reg_1871[18]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[18]_i_4 
       (.I0(tmp_8_cast6_reg_1820_reg__0[16]),
        .O(\tmp_13_reg_1871[18]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[18]_i_5 
       (.I0(tmp_8_cast6_reg_1820_reg__0[15]),
        .O(\tmp_13_reg_1871[18]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[22]_i_2 
       (.I0(tmp_8_cast6_reg_1820_reg__0[20]),
        .O(\tmp_13_reg_1871[22]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_13_reg_1871[22]_i_3 
       (.I0(tmp_8_cast6_reg_1820_reg__0[19]),
        .O(\tmp_13_reg_1871[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_13_reg_1871[29]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[15]_i_2_n_2 ),
        .O(ap_NS_fsm155_out));
  FDRE \tmp_13_reg_1871_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[0]),
        .Q(tmp_13_reg_1871[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[10]),
        .Q(tmp_13_reg_1871[10]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1871_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_reg_1871_reg[10]_i_1_n_2 ,\tmp_13_reg_1871_reg[10]_i_1_n_3 ,\tmp_13_reg_1871_reg[10]_i_1_n_4 ,\tmp_13_reg_1871_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_8_cast6_reg_1820_reg__0[10],1'b0,tmp_8_cast6_reg_1820_reg__0[8],1'b0}),
        .O(tmp_13_fu_760_p2[10:7]),
        .S({\tmp_13_reg_1871[10]_i_2_n_2 ,tmp_8_cast6_reg_1820_reg__0[9],\tmp_13_reg_1871[10]_i_3_n_2 ,tmp_8_cast6_reg_1820_reg__0[7]}));
  FDRE \tmp_13_reg_1871_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[11]),
        .Q(tmp_13_reg_1871[11]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[12]),
        .Q(tmp_13_reg_1871[12]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[13]),
        .Q(tmp_13_reg_1871[13]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[14]),
        .Q(tmp_13_reg_1871[14]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1871_reg[14]_i_1 
       (.CI(\tmp_13_reg_1871_reg[10]_i_1_n_2 ),
        .CO({\tmp_13_reg_1871_reg[14]_i_1_n_2 ,\tmp_13_reg_1871_reg[14]_i_1_n_3 ,\tmp_13_reg_1871_reg[14]_i_1_n_4 ,\tmp_13_reg_1871_reg[14]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_8_cast6_reg_1820_reg__0[12],1'b0}),
        .O(tmp_13_fu_760_p2[14:11]),
        .S({tmp_8_cast6_reg_1820_reg__0[14:13],\tmp_13_reg_1871[14]_i_2_n_2 ,tmp_8_cast6_reg_1820_reg__0[11]}));
  FDRE \tmp_13_reg_1871_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[15]),
        .Q(tmp_13_reg_1871[15]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[16]),
        .Q(tmp_13_reg_1871[16]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[17]),
        .Q(tmp_13_reg_1871[17]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[18]),
        .Q(tmp_13_reg_1871[18]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1871_reg[18]_i_1 
       (.CI(\tmp_13_reg_1871_reg[14]_i_1_n_2 ),
        .CO({\tmp_13_reg_1871_reg[18]_i_1_n_2 ,\tmp_13_reg_1871_reg[18]_i_1_n_3 ,\tmp_13_reg_1871_reg[18]_i_1_n_4 ,\tmp_13_reg_1871_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_8_cast6_reg_1820_reg__0[18:15]),
        .O(tmp_13_fu_760_p2[18:15]),
        .S({\tmp_13_reg_1871[18]_i_2_n_2 ,\tmp_13_reg_1871[18]_i_3_n_2 ,\tmp_13_reg_1871[18]_i_4_n_2 ,\tmp_13_reg_1871[18]_i_5_n_2 }));
  FDRE \tmp_13_reg_1871_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[19]),
        .Q(tmp_13_reg_1871[19]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[1]),
        .Q(tmp_13_reg_1871[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[20]),
        .Q(tmp_13_reg_1871[20]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[21]),
        .Q(tmp_13_reg_1871[21]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[22]),
        .Q(tmp_13_reg_1871[22]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1871_reg[22]_i_1 
       (.CI(\tmp_13_reg_1871_reg[18]_i_1_n_2 ),
        .CO({\tmp_13_reg_1871_reg[22]_i_1_n_2 ,\tmp_13_reg_1871_reg[22]_i_1_n_3 ,\tmp_13_reg_1871_reg[22]_i_1_n_4 ,\tmp_13_reg_1871_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_8_cast6_reg_1820_reg__0[20:19]}),
        .O(tmp_13_fu_760_p2[22:19]),
        .S({tmp_8_cast6_reg_1820_reg__0[22:21],\tmp_13_reg_1871[22]_i_2_n_2 ,\tmp_13_reg_1871[22]_i_3_n_2 }));
  FDRE \tmp_13_reg_1871_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[23]),
        .Q(tmp_13_reg_1871[23]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[24]),
        .Q(tmp_13_reg_1871[24]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[25]),
        .Q(tmp_13_reg_1871[25]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[26]),
        .Q(tmp_13_reg_1871[26]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1871_reg[26]_i_1 
       (.CI(\tmp_13_reg_1871_reg[22]_i_1_n_2 ),
        .CO({\tmp_13_reg_1871_reg[26]_i_1_n_2 ,\tmp_13_reg_1871_reg[26]_i_1_n_3 ,\tmp_13_reg_1871_reg[26]_i_1_n_4 ,\tmp_13_reg_1871_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_13_fu_760_p2[26:23]),
        .S(tmp_8_cast6_reg_1820_reg__0[26:23]));
  FDRE \tmp_13_reg_1871_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[27]),
        .Q(tmp_13_reg_1871[27]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[28]),
        .Q(tmp_13_reg_1871[28]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[29]),
        .Q(tmp_13_reg_1871[29]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1871_reg[29]_i_2 
       (.CI(\tmp_13_reg_1871_reg[26]_i_1_n_2 ),
        .CO({\NLW_tmp_13_reg_1871_reg[29]_i_2_CO_UNCONNECTED [3:2],\tmp_13_reg_1871_reg[29]_i_2_n_4 ,\tmp_13_reg_1871_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_reg_1871_reg[29]_i_2_O_UNCONNECTED [3],tmp_13_fu_760_p2[29:27]}),
        .S({1'b0,tmp_8_cast6_reg_1820_reg__0[29:27]}));
  FDRE \tmp_13_reg_1871_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[2]),
        .Q(tmp_13_reg_1871[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[3]),
        .Q(tmp_13_reg_1871[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[4]),
        .Q(tmp_13_reg_1871[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[5]),
        .Q(tmp_13_reg_1871[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_8_cast6_reg_1820_reg__0[6]),
        .Q(tmp_13_reg_1871[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[7]),
        .Q(tmp_13_reg_1871[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[8]),
        .Q(tmp_13_reg_1871[8]),
        .R(1'b0));
  FDRE \tmp_13_reg_1871_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(tmp_13_fu_760_p2[9]),
        .Q(tmp_13_reg_1871[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \tmp_14_reg_1903[10]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(tmp_14_fu_912_p2));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_14_reg_1903[11]_i_1 
       (.I0(tmp_10_reg_1835[1]),
        .I1(tmp_10_reg_1835[0]),
        .O(\tmp_14_reg_1903[11]_i_1_n_2 ));
  FDRE \tmp_14_reg_1903_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_14_fu_912_p2),
        .Q(tmp_15_reg_1909_reg[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_1903_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_14_reg_1903[11]_i_1_n_2 ),
        .Q(tmp_15_reg_1909_reg[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_1903_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_10_reg_1835[1]),
        .Q(tmp_15_reg_1909_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \tmp_17_reg_1937[0]_i_1 
       (.I0(\ap_CS_fsm[10]_i_3_n_2 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I3(\tmp_17_reg_1937[0]_i_2_n_2 ),
        .O(tmp_17_fu_944_p2));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \tmp_17_reg_1937[0]_i_2 
       (.I0(\tmp_17_reg_1937[0]_i_3_n_2 ),
        .I1(j_1_reg_1941_reg__0[0]),
        .I2(j_1_reg_1941_reg__0[7]),
        .I3(j_1_reg_1941_reg__0[10]),
        .I4(j_1_reg_1941_reg__0[8]),
        .I5(j_1_reg_1941_reg__0[9]),
        .O(\tmp_17_reg_1937[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_17_reg_1937[0]_i_3 
       (.I0(j_1_reg_1941_reg__0[4]),
        .I1(j_1_reg_1941_reg__0[5]),
        .I2(j_1_reg_1941_reg__0[2]),
        .I3(j_1_reg_1941_reg__0[3]),
        .I4(j_1_reg_1941_reg__0[1]),
        .I5(j_1_reg_1941_reg__0[6]),
        .O(\tmp_17_reg_1937[0]_i_3_n_2 ));
  FDRE \tmp_17_reg_1937_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp_17_reg_1937_reg_n_2_[0] ),
        .Q(\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_17_reg_1937_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .Q(tmp_17_reg_1937_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_17_reg_1937_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_17_fu_944_p2),
        .Q(\tmp_17_reg_1937_reg_n_2_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[13]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[13]),
        .I1(p_shl1_cast_fu_703_p1[17]),
        .O(\tmp_2_reg_1852[13]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[13]_i_3 
       (.I0(p_shl1_cast_fu_703_p1[12]),
        .I1(p_shl1_cast_fu_703_p1[16]),
        .O(\tmp_2_reg_1852[13]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[13]_i_4 
       (.I0(p_shl1_cast_fu_703_p1[11]),
        .I1(p_shl1_cast_fu_703_p1[15]),
        .O(\tmp_2_reg_1852[13]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[13]_i_5 
       (.I0(p_shl1_cast_fu_703_p1[14]),
        .O(\tmp_2_reg_1852[13]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[17]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[17]),
        .I1(p_shl1_cast_fu_703_p1[21]),
        .O(\tmp_2_reg_1852[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[17]_i_3 
       (.I0(p_shl1_cast_fu_703_p1[16]),
        .I1(p_shl1_cast_fu_703_p1[20]),
        .O(\tmp_2_reg_1852[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[17]_i_4 
       (.I0(p_shl1_cast_fu_703_p1[15]),
        .I1(p_shl1_cast_fu_703_p1[19]),
        .O(\tmp_2_reg_1852[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1852[17]_i_5 
       (.I0(p_shl1_cast_fu_703_p1[14]),
        .I1(p_shl1_cast_fu_703_p1[18]),
        .O(\tmp_2_reg_1852[17]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[21]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[21]),
        .O(\tmp_2_reg_1852[21]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[21]_i_3 
       (.I0(p_shl1_cast_fu_703_p1[20]),
        .O(\tmp_2_reg_1852[21]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[21]_i_4 
       (.I0(p_shl1_cast_fu_703_p1[19]),
        .O(\tmp_2_reg_1852[21]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[21]_i_5 
       (.I0(p_shl1_cast_fu_703_p1[18]),
        .O(\tmp_2_reg_1852[21]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[22]_i_1 
       (.I0(\gmem0_addr_reg_1865_reg[22]_i_2_n_5 ),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[9]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[11]),
        .O(\tmp_2_reg_1852[9]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[9]_i_3 
       (.I0(p_shl1_cast_fu_703_p1[13]),
        .O(\tmp_2_reg_1852[9]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1852[9]_i_4 
       (.I0(p_shl1_cast_fu_703_p1[12]),
        .O(\tmp_2_reg_1852[9]_i_4_n_2 ));
  FDRE \tmp_2_reg_1852_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[3]),
        .Q(tmp_2_reg_1852[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[4]),
        .Q(tmp_2_reg_1852[11]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[5]),
        .Q(tmp_2_reg_1852[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[6]),
        .Q(tmp_2_reg_1852[13]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1852_reg[13]_i_1 
       (.CI(\tmp_2_reg_1852_reg[9]_i_1_n_2 ),
        .CO({\tmp_2_reg_1852_reg[13]_i_1_n_2 ,\tmp_2_reg_1852_reg[13]_i_1_n_3 ,\tmp_2_reg_1852_reg[13]_i_1_n_4 ,\tmp_2_reg_1852_reg[13]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({p_shl1_cast_fu_703_p1[13:11],1'b0}),
        .O(p_0_in[6:3]),
        .S({\tmp_2_reg_1852[13]_i_2_n_2 ,\tmp_2_reg_1852[13]_i_3_n_2 ,\tmp_2_reg_1852[13]_i_4_n_2 ,\tmp_2_reg_1852[13]_i_5_n_2 }));
  FDRE \tmp_2_reg_1852_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[7]),
        .Q(tmp_2_reg_1852[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[8]),
        .Q(tmp_2_reg_1852[15]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[9]),
        .Q(tmp_2_reg_1852[16]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[10]),
        .Q(tmp_2_reg_1852[17]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1852_reg[17]_i_1 
       (.CI(\tmp_2_reg_1852_reg[13]_i_1_n_2 ),
        .CO({\tmp_2_reg_1852_reg[17]_i_1_n_2 ,\tmp_2_reg_1852_reg[17]_i_1_n_3 ,\tmp_2_reg_1852_reg[17]_i_1_n_4 ,\tmp_2_reg_1852_reg[17]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_shl1_cast_fu_703_p1[17:14]),
        .O(p_0_in[10:7]),
        .S({\tmp_2_reg_1852[17]_i_2_n_2 ,\tmp_2_reg_1852[17]_i_3_n_2 ,\tmp_2_reg_1852[17]_i_4_n_2 ,\tmp_2_reg_1852[17]_i_5_n_2 }));
  FDRE \tmp_2_reg_1852_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[11]),
        .Q(tmp_2_reg_1852[18]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[12]),
        .Q(tmp_2_reg_1852[19]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[13]),
        .Q(tmp_2_reg_1852[20]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[14]),
        .Q(tmp_2_reg_1852[21]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1852_reg[21]_i_1 
       (.CI(\tmp_2_reg_1852_reg[17]_i_1_n_2 ),
        .CO({\tmp_2_reg_1852_reg[21]_i_1_n_2 ,\tmp_2_reg_1852_reg[21]_i_1_n_3 ,\tmp_2_reg_1852_reg[21]_i_1_n_4 ,\tmp_2_reg_1852_reg[21]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_shl1_cast_fu_703_p1[21:18]),
        .O(p_0_in[14:11]),
        .S({\tmp_2_reg_1852[21]_i_2_n_2 ,\tmp_2_reg_1852[21]_i_3_n_2 ,\tmp_2_reg_1852[21]_i_4_n_2 ,\tmp_2_reg_1852[21]_i_5_n_2 }));
  FDRE \tmp_2_reg_1852_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[15]),
        .Q(tmp_2_reg_1852[22]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[0]),
        .Q(tmp_2_reg_1852[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[1]),
        .Q(tmp_2_reg_1852[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_1852_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(p_0_in[2]),
        .Q(tmp_2_reg_1852[9]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1852_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\tmp_2_reg_1852_reg[9]_i_1_n_2 ,\tmp_2_reg_1852_reg[9]_i_1_n_3 ,\tmp_2_reg_1852_reg[9]_i_1_n_4 ,\tmp_2_reg_1852_reg[9]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_2_reg_1852[9]_i_2_n_2 ,1'b0}),
        .O({p_0_in[2:0],\NLW_tmp_2_reg_1852_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_2_reg_1852[9]_i_3_n_2 ,\tmp_2_reg_1852[9]_i_4_n_2 ,p_shl1_cast_fu_703_p1[11],1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_1991[10]_i_2 
       (.I0(tmp_cast_reg_1965[10]),
        .I1(tmp_9_reg_1881[10]),
        .O(\tmp_31_reg_1991[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_1991[10]_i_3 
       (.I0(tmp_cast_reg_1965[9]),
        .I1(tmp_9_reg_1881[10]),
        .O(\tmp_31_reg_1991[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_1991[10]_i_4 
       (.I0(tmp_cast_reg_1965[8]),
        .I1(tmp_9_reg_1881[8]),
        .O(\tmp_31_reg_1991[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_1991[10]_i_5 
       (.I0(tmp_cast_reg_1965[7]),
        .I1(tmp_9_reg_1881[7]),
        .O(\tmp_31_reg_1991[10]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \tmp_31_reg_1991[12]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\tmp_110_reg_1946_reg_n_2_[0] ),
        .I2(tmp_5_reg_1857),
        .I3(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I4(\tmp_17_reg_1937_reg_n_2_[0] ),
        .O(tmp_31_reg_19910));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1991[12]_i_3 
       (.I0(tmp_9_reg_1881[11]),
        .O(\tmp_31_reg_1991[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1991[12]_i_4 
       (.I0(tmp_9_reg_1881[11]),
        .I1(tmp_4_reg_1876_reg__0[4]),
        .O(\tmp_31_reg_1991[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_1991[12]_i_5 
       (.I0(tmp_9_reg_1881[11]),
        .I1(tmp_cast_reg_1965[11]),
        .O(\tmp_31_reg_1991[12]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_31_reg_1991[7]_i_1 
       (.I0(tmp_cast_reg_1965[7]),
        .I1(tmp_9_reg_1881[7]),
        .O(tmp_31_fu_1060_p2[7]));
  FDRE \tmp_31_reg_1991_reg[0] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[0]),
        .Q(tmp_31_reg_1991[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[10] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_31_fu_1060_p2[10]),
        .Q(tmp_31_reg_1991[10]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1991_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\tmp_31_reg_1991_reg[10]_i_1_n_2 ,\tmp_31_reg_1991_reg[10]_i_1_n_3 ,\tmp_31_reg_1991_reg[10]_i_1_n_4 ,\tmp_31_reg_1991_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_reg_1965[10:7]),
        .O({tmp_31_fu_1060_p2[10:8],\NLW_tmp_31_reg_1991_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_31_reg_1991[10]_i_2_n_2 ,\tmp_31_reg_1991[10]_i_3_n_2 ,\tmp_31_reg_1991[10]_i_4_n_2 ,\tmp_31_reg_1991[10]_i_5_n_2 }));
  FDRE \tmp_31_reg_1991_reg[11] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_31_fu_1060_p2[11]),
        .Q(tmp_31_reg_1991[11]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[12] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_31_fu_1060_p2[12]),
        .Q(tmp_31_reg_1991[12]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1991_reg[12]_i_2 
       (.CI(\tmp_31_reg_1991_reg[10]_i_1_n_2 ),
        .CO({\NLW_tmp_31_reg_1991_reg[12]_i_2_CO_UNCONNECTED [3:1],\tmp_31_reg_1991_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_31_reg_1991[12]_i_3_n_2 }),
        .O({\NLW_tmp_31_reg_1991_reg[12]_i_2_O_UNCONNECTED [3:2],tmp_31_fu_1060_p2[12:11]}),
        .S({1'b0,1'b0,\tmp_31_reg_1991[12]_i_4_n_2 ,\tmp_31_reg_1991[12]_i_5_n_2 }));
  FDRE \tmp_31_reg_1991_reg[1] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[1]),
        .Q(tmp_31_reg_1991[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[2] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[2]),
        .Q(tmp_31_reg_1991[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[3] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[3]),
        .Q(tmp_31_reg_1991[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[4] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[4]),
        .Q(tmp_31_reg_1991[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[5] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[5]),
        .Q(tmp_31_reg_1991[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[6] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_cast_reg_1965[6]),
        .Q(tmp_31_reg_1991[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[7] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_31_fu_1060_p2[7]),
        .Q(tmp_31_reg_1991[7]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[8] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_31_fu_1060_p2[8]),
        .Q(tmp_31_reg_1991[8]),
        .R(1'b0));
  FDRE \tmp_31_reg_1991_reg[9] 
       (.C(ap_clk),
        .CE(tmp_31_reg_19910),
        .D(tmp_31_fu_1060_p2[9]),
        .Q(tmp_31_reg_1991[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_4_reg_1876[10]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(tmp_4_fu_787_p2));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_4_reg_1876[11]_i_1 
       (.I0(tmp_10_reg_1835[1]),
        .I1(tmp_10_reg_1835[0]),
        .O(\tmp_4_reg_1876[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_4_reg_1876[12]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(\tmp_4_reg_1876[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_4_reg_1876[8]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(i_1_cast_fu_793_p2));
  FDRE \tmp_4_reg_1876_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_4_fu_787_p2),
        .Q(tmp_4_reg_1876_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1876_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_4_reg_1876[11]_i_1_n_2 ),
        .Q(tmp_4_reg_1876_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1876_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_4_reg_1876[12]_i_1_n_2 ),
        .Q(tmp_4_reg_1876_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1876_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_1_cast_fu_793_p2),
        .Q(tmp_4_reg_1876_reg__0[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hF722)) 
    \tmp_50_reg_2169[0]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I2(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I3(tmp_50_reg_2169[0]),
        .O(\tmp_50_reg_2169[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hD702)) 
    \tmp_50_reg_2169[1]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I2(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I3(tmp_50_reg_2169[1]),
        .O(\tmp_50_reg_2169[1]_i_1_n_2 ));
  FDRE \tmp_50_reg_2169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_50_reg_2169[0]_i_1_n_2 ),
        .Q(tmp_50_reg_2169[0]),
        .R(1'b0));
  FDRE \tmp_50_reg_2169_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_50_reg_2169[1]_i_1_n_2 ),
        .Q(tmp_50_reg_2169[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1857[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[15]_i_2_n_2 ),
        .O(gmem0_addr_reg_18650));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \tmp_5_reg_1857[0]_i_2 
       (.I0(\tmp_5_reg_1857[0]_i_3_n_2 ),
        .I1(p_shl1_cast_fu_703_p1[16]),
        .I2(p_shl1_cast_fu_703_p1[15]),
        .I3(p_shl1_cast_fu_703_p1[21]),
        .I4(p_shl1_cast_fu_703_p1[14]),
        .I5(\tmp_5_reg_1857[0]_i_4_n_2 ),
        .O(tmp_5_fu_725_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_reg_1857[0]_i_3 
       (.I0(p_shl1_cast_fu_703_p1[17]),
        .I1(p_shl1_cast_fu_703_p1[18]),
        .I2(p_shl1_cast_fu_703_p1[20]),
        .I3(p_shl1_cast_fu_703_p1[19]),
        .I4(p_shl1_cast_fu_703_p1[13]),
        .O(\tmp_5_reg_1857[0]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_5_reg_1857[0]_i_4 
       (.I0(p_shl1_cast_fu_703_p1[11]),
        .I1(p_shl1_cast_fu_703_p1[12]),
        .O(\tmp_5_reg_1857[0]_i_4_n_2 ));
  FDRE \tmp_5_reg_1857_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_18650),
        .D(tmp_5_fu_725_p2),
        .Q(tmp_5_reg_1857),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_65_reg_1986[12]_i_3 
       (.I0(j_cast2_reg_1919[10]),
        .I1(tmp_15_reg_1909_reg[3]),
        .O(\tmp_65_reg_1986[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_65_reg_1986[12]_i_4 
       (.I0(j_cast2_reg_1919[9]),
        .I1(tmp_15_reg_1909_reg[3]),
        .O(\tmp_65_reg_1986[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_65_reg_1986[8]_i_2 
       (.I0(j_cast2_reg_1919[8]),
        .I1(tmp_15_reg_1909_reg[1]),
        .O(\tmp_65_reg_1986[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_65_reg_1986[8]_i_3 
       (.I0(j_cast2_reg_1919[7]),
        .I1(tmp_9_reg_1881[7]),
        .O(\tmp_65_reg_1986[8]_i_3_n_2 ));
  FDRE \tmp_65_reg_1986_reg[0] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_cast_fu_1003_p1[0]),
        .Q(tmp_65_reg_1986[0]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[10] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[10]),
        .Q(tmp_65_reg_1986[10]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[11] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[11]),
        .Q(tmp_65_reg_1986[11]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[12] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[12]),
        .Q(tmp_65_reg_1986[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_65_reg_1986_reg[12]_i_2 
       (.CI(\tmp_65_reg_1986_reg[8]_i_1_n_2 ),
        .CO({\NLW_tmp_65_reg_1986_reg[12]_i_2_CO_UNCONNECTED [3],\tmp_65_reg_1986_reg[12]_i_2_n_3 ,\tmp_65_reg_1986_reg[12]_i_2_n_4 ,\tmp_65_reg_1986_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,j_cast2_reg_1919[10:9]}),
        .O(tmp_65_fu_1056_p2[12:9]),
        .S({tmp_12_reg_1898_reg[4],tmp_15_reg_1909_reg[4],\tmp_65_reg_1986[12]_i_3_n_2 ,\tmp_65_reg_1986[12]_i_4_n_2 }));
  FDRE \tmp_65_reg_1986_reg[1] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[1]),
        .Q(tmp_65_reg_1986[1]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[2] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[2]),
        .Q(tmp_65_reg_1986[2]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[3] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[3]),
        .Q(tmp_65_reg_1986[3]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[4] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[4]),
        .Q(tmp_65_reg_1986[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_65_reg_1986_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_65_reg_1986_reg[4]_i_1_n_2 ,\tmp_65_reg_1986_reg[4]_i_1_n_3 ,\tmp_65_reg_1986_reg[4]_i_1_n_4 ,\tmp_65_reg_1986_reg[4]_i_1_n_5 }),
        .CYINIT(j_cast2_reg_1919[0]),
        .DI(j_cast2_reg_1919[4:1]),
        .O(tmp_65_fu_1056_p2[4:1]),
        .S(j_cast2_reg_1919[4:1]));
  FDRE \tmp_65_reg_1986_reg[5] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[5]),
        .Q(tmp_65_reg_1986[5]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[6] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[6]),
        .Q(tmp_65_reg_1986[6]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[7] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[7]),
        .Q(tmp_65_reg_1986[7]),
        .R(1'b0));
  FDRE \tmp_65_reg_1986_reg[8] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[8]),
        .Q(tmp_65_reg_1986[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp_65_reg_1986_reg[8]_i_1 
       (.CI(\tmp_65_reg_1986_reg[4]_i_1_n_2 ),
        .CO({\tmp_65_reg_1986_reg[8]_i_1_n_2 ,\tmp_65_reg_1986_reg[8]_i_1_n_3 ,\tmp_65_reg_1986_reg[8]_i_1_n_4 ,\tmp_65_reg_1986_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(j_cast2_reg_1919[8:5]),
        .O(tmp_65_fu_1056_p2[8:5]),
        .S({\tmp_65_reg_1986[8]_i_2_n_2 ,\tmp_65_reg_1986[8]_i_3_n_2 ,j_cast2_reg_1919[6:5]}));
  FDRE \tmp_65_reg_1986_reg[9] 
       (.C(ap_clk),
        .CE(tmp_65_reg_19860),
        .D(tmp_65_fu_1056_p2[9]),
        .Q(tmp_65_reg_1986[9]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[0] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[0]),
        .Q(tmp_68_reg_2016[0]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[1] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[1]),
        .Q(tmp_68_reg_2016[1]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[2] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[2]),
        .Q(tmp_68_reg_2016[2]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[3] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[3]),
        .Q(tmp_68_reg_2016[3]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[4] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[4]),
        .Q(tmp_68_reg_2016[4]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[5] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[5]),
        .Q(tmp_68_reg_2016[5]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[6] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[6]),
        .Q(tmp_68_reg_2016[6]),
        .R(1'b0));
  FDRE \tmp_68_reg_2016_reg[7] 
       (.C(ap_clk),
        .CE(reg_6531),
        .D(grp_getVal_fu_561_ap_return[7]),
        .Q(tmp_68_reg_2016[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \tmp_6_reg_1861[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[15]_i_2_n_2 ),
        .I2(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I3(\tmp_6_reg_1861[0]_i_2_n_2 ),
        .I4(\tmp_6_reg_1861[0]_i_3_n_2 ),
        .O(\tmp_6_reg_1861[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \tmp_6_reg_1861[0]_i_2 
       (.I0(p_shl1_cast_fu_703_p1[16]),
        .I1(p_shl1_cast_fu_703_p1[15]),
        .I2(p_shl1_cast_fu_703_p1[12]),
        .I3(ap_CS_fsm_state2),
        .I4(p_shl1_cast_fu_703_p1[14]),
        .I5(p_shl1_cast_fu_703_p1[21]),
        .O(\tmp_6_reg_1861[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_6_reg_1861[0]_i_3 
       (.I0(p_shl1_cast_fu_703_p1[11]),
        .I1(p_shl1_cast_fu_703_p1[13]),
        .I2(p_shl1_cast_fu_703_p1[19]),
        .I3(p_shl1_cast_fu_703_p1[20]),
        .I4(p_shl1_cast_fu_703_p1[18]),
        .I5(p_shl1_cast_fu_703_p1[17]),
        .O(\tmp_6_reg_1861[0]_i_3_n_2 ));
  FDRE \tmp_6_reg_1861_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1861[0]_i_1_n_2 ),
        .Q(\tmp_6_reg_1861_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_76_reg_2046[0]_i_1 
       (.I0(x_weight_1_2_2_fu_1226_p2[9]),
        .I1(x_weight_1_2_2_fu_1226_p2[8]),
        .I2(x_weight_1_2_2_fu_1226_p2[7]),
        .I3(x_weight_1_2_2_fu_1226_p2[6]),
        .I4(\tmp_76_reg_2046[0]_i_4_n_2 ),
        .I5(x_weight_1_2_2_fu_1226_p2[10]),
        .O(\tmp_76_reg_2046[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_76_reg_2046[0]_i_4 
       (.I0(x_weight_1_2_2_fu_1226_p2[0]),
        .I1(x_weight_1_2_2_fu_1226_p2[1]),
        .I2(x_weight_1_2_2_fu_1226_p2[2]),
        .I3(x_weight_1_2_2_fu_1226_p2[3]),
        .I4(x_weight_1_2_2_fu_1226_p2[4]),
        .I5(x_weight_1_2_2_fu_1226_p2[5]),
        .O(\tmp_76_reg_2046[0]_i_4_n_2 ));
  FDRE \tmp_76_reg_2046_reg[0] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(\tmp_76_reg_2046[0]_i_1_n_2 ),
        .Q(tmp_76_reg_2046),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[0] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[0]),
        .Q(tmp_77_reg_2051[0]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[1] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[1]),
        .Q(tmp_77_reg_2051[1]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[2] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[2]),
        .Q(tmp_77_reg_2051[2]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[3] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[3]),
        .Q(tmp_77_reg_2051[3]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[4] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[4]),
        .Q(tmp_77_reg_2051[4]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[5] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[5]),
        .Q(tmp_77_reg_2051[5]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[6] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[6]),
        .Q(tmp_77_reg_2051[6]),
        .R(1'b0));
  FDRE \tmp_77_reg_2051_reg[7] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(tmp_77_fu_1243_p2[7]),
        .Q(tmp_77_reg_2051[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_80_reg_2057[0]_i_1 
       (.I0(y_weight_1_2_2_fu_1231_p2__0[9]),
        .I1(y_weight_1_2_2_fu_1231_p2__0[8]),
        .I2(y_weight_1_2_2_fu_1231_p2[7]),
        .I3(y_weight_1_2_2_fu_1231_p2[6]),
        .I4(\tmp_80_reg_2057[0]_i_3_n_2 ),
        .I5(y_weight_1_2_2_fu_1231_p2__0[10]),
        .O(\tmp_80_reg_2057[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_80_reg_2057[0]_i_3 
       (.I0(y_weight_1_2_2_fu_1231_p2[0]),
        .I1(y_weight_1_2_2_fu_1231_p2[1]),
        .I2(y_weight_1_2_2_fu_1231_p2[2]),
        .I3(y_weight_1_2_2_fu_1231_p2[3]),
        .I4(y_weight_1_2_2_fu_1231_p2[4]),
        .I5(y_weight_1_2_2_fu_1231_p2[5]),
        .O(\tmp_80_reg_2057[0]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_80_reg_2057[0]_i_5 
       (.I0(y_weight_1_2_reg_2036[10]),
        .O(\tmp_80_reg_2057[0]_i_5_n_2 ));
  FDRE \tmp_80_reg_2057_reg[0] 
       (.C(ap_clk),
        .CE(tmp_112_reg_20620),
        .D(\tmp_80_reg_2057[0]_i_1_n_2 ),
        .Q(tmp_80_reg_2057),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[2]),
        .Q(tmp_8_cast6_reg_1820_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[12]),
        .Q(tmp_8_cast6_reg_1820_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[13]),
        .Q(tmp_8_cast6_reg_1820_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[14]),
        .Q(tmp_8_cast6_reg_1820_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[15]),
        .Q(tmp_8_cast6_reg_1820_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[16]),
        .Q(tmp_8_cast6_reg_1820_reg__0[14]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[17]),
        .Q(tmp_8_cast6_reg_1820_reg__0[15]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[18]),
        .Q(tmp_8_cast6_reg_1820_reg__0[16]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[19]),
        .Q(tmp_8_cast6_reg_1820_reg__0[17]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[20]),
        .Q(tmp_8_cast6_reg_1820_reg__0[18]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[21]),
        .Q(tmp_8_cast6_reg_1820_reg__0[19]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[3]),
        .Q(tmp_8_cast6_reg_1820_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[22]),
        .Q(tmp_8_cast6_reg_1820_reg__0[20]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[23]),
        .Q(tmp_8_cast6_reg_1820_reg__0[21]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[24]),
        .Q(tmp_8_cast6_reg_1820_reg__0[22]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[25]),
        .Q(tmp_8_cast6_reg_1820_reg__0[23]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[26]),
        .Q(tmp_8_cast6_reg_1820_reg__0[24]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[27]),
        .Q(tmp_8_cast6_reg_1820_reg__0[25]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[28]),
        .Q(tmp_8_cast6_reg_1820_reg__0[26]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[29]),
        .Q(tmp_8_cast6_reg_1820_reg__0[27]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[30]),
        .Q(tmp_8_cast6_reg_1820_reg__0[28]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[31]),
        .Q(tmp_8_cast6_reg_1820_reg__0[29]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[4]),
        .Q(tmp_8_cast6_reg_1820_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[5]),
        .Q(tmp_8_cast6_reg_1820_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[6]),
        .Q(tmp_8_cast6_reg_1820_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[7]),
        .Q(tmp_8_cast6_reg_1820_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[8]),
        .Q(tmp_8_cast6_reg_1820_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[9]),
        .Q(tmp_8_cast6_reg_1820_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[10]),
        .Q(tmp_8_cast6_reg_1820_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_8_cast6_reg_1820_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm156_out),
        .D(out_pix[11]),
        .Q(tmp_8_cast6_reg_1820_reg__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hF722)) 
    \tmp_99_0_1_reg_2202[0]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I2(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I3(tmp_99_0_1_reg_2202[0]),
        .O(\tmp_99_0_1_reg_2202[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hD702)) 
    \tmp_99_0_1_reg_2202[1]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\j_0_i1_0_1_reg_485_reg_n_2_[0] ),
        .I2(\j_0_i1_0_1_reg_485_reg_n_2_[1] ),
        .I3(tmp_99_0_1_reg_2202[1]),
        .O(\tmp_99_0_1_reg_2202[1]_i_1_n_2 ));
  FDRE \tmp_99_0_1_reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_99_0_1_reg_2202[0]_i_1_n_2 ),
        .Q(tmp_99_0_1_reg_2202[0]),
        .R(1'b0));
  FDRE \tmp_99_0_1_reg_2202_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_99_0_1_reg_2202[1]_i_1_n_2 ),
        .Q(tmp_99_0_1_reg_2202[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hF722)) 
    \tmp_99_0_2_reg_2235[0]_i_1 
       (.I0(ap_CS_fsm_state44),
        .I1(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .I2(\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .I3(tmp_99_0_2_reg_2235[0]),
        .O(\tmp_99_0_2_reg_2235[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hD702)) 
    \tmp_99_0_2_reg_2235[1]_i_1 
       (.I0(ap_CS_fsm_state44),
        .I1(\j_0_i1_0_2_reg_517_reg_n_2_[0] ),
        .I2(\j_0_i1_0_2_reg_517_reg_n_2_[1] ),
        .I3(tmp_99_0_2_reg_2235[1]),
        .O(\tmp_99_0_2_reg_2235[1]_i_1_n_2 ));
  FDRE \tmp_99_0_2_reg_2235_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_99_0_2_reg_2235[0]_i_1_n_2 ),
        .Q(tmp_99_0_2_reg_2235[0]),
        .R(1'b0));
  FDRE \tmp_99_0_2_reg_2235_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_99_0_2_reg_2235[1]_i_1_n_2 ),
        .Q(tmp_99_0_2_reg_2235[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_9_reg_1881[10]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .I1(tmp_10_reg_1835[1]),
        .O(tmp_9_fu_822_p2));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \tmp_9_reg_1881[11]_i_1 
       (.I0(tmp_10_reg_1835[1]),
        .I1(tmp_10_reg_1835[0]),
        .O(\tmp_9_reg_1881[11]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_9_reg_1881[7]_i_1 
       (.I0(tmp_10_reg_1835[0]),
        .O(\tmp_9_reg_1881[7]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_9_reg_1881[8]_i_1 
       (.I0(tmp_10_reg_1835[1]),
        .O(\tmp_9_reg_1881[8]_i_1_n_2 ));
  FDRE \tmp_9_reg_1881_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_9_fu_822_p2),
        .Q(tmp_9_reg_1881[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_1881_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_9_reg_1881[11]_i_1_n_2 ),
        .Q(tmp_9_reg_1881[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_1881_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_9_reg_1881[7]_i_1_n_2 ),
        .Q(tmp_9_reg_1881[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_1881_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\tmp_9_reg_1881[8]_i_1_n_2 ),
        .Q(tmp_9_reg_1881[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[0]_i_1 
       (.I0(j_cast2_reg_1919[0]),
        .O(tmp_cast_fu_1003_p1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[10]_i_2 
       (.I0(j_cast2_reg_1919[10]),
        .O(\tmp_cast_reg_1965[10]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[10]_i_3 
       (.I0(j_cast2_reg_1919[9]),
        .O(\tmp_cast_reg_1965[10]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[11]_i_2 
       (.I0(\tmp_cast_reg_1965_reg[10]_i_1_n_3 ),
        .O(tmp_cast_fu_1003_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \tmp_cast_reg_1965[11]_i_3 
       (.I0(\tmp_17_reg_1937_reg_n_2_[0] ),
        .I1(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I2(tmp_5_reg_1857),
        .I3(\tmp_110_reg_1946_reg_n_2_[0] ),
        .O(\tmp_cast_reg_1965[11]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[4]_i_2 
       (.I0(j_cast2_reg_1919[4]),
        .O(\tmp_cast_reg_1965[4]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[4]_i_3 
       (.I0(j_cast2_reg_1919[3]),
        .O(\tmp_cast_reg_1965[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[4]_i_4 
       (.I0(j_cast2_reg_1919[2]),
        .O(\tmp_cast_reg_1965[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[4]_i_5 
       (.I0(j_cast2_reg_1919[1]),
        .O(\tmp_cast_reg_1965[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[8]_i_2 
       (.I0(j_cast2_reg_1919[8]),
        .O(\tmp_cast_reg_1965[8]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[8]_i_3 
       (.I0(j_cast2_reg_1919[7]),
        .O(\tmp_cast_reg_1965[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[8]_i_4 
       (.I0(j_cast2_reg_1919[6]),
        .O(\tmp_cast_reg_1965[8]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_cast_reg_1965[8]_i_5 
       (.I0(j_cast2_reg_1919[5]),
        .O(\tmp_cast_reg_1965[8]_i_5_n_2 ));
  FDRE \tmp_cast_reg_1965_reg[0] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[0]),
        .Q(tmp_cast_reg_1965[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[10] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[10]),
        .Q(tmp_cast_reg_1965[10]),
        .R(1'b0));
  CARRY4 \tmp_cast_reg_1965_reg[10]_i_1 
       (.CI(\tmp_cast_reg_1965_reg[8]_i_1_n_2 ),
        .CO({\NLW_tmp_cast_reg_1965_reg[10]_i_1_CO_UNCONNECTED [3],\tmp_cast_reg_1965_reg[10]_i_1_n_3 ,\NLW_tmp_cast_reg_1965_reg[10]_i_1_CO_UNCONNECTED [1],\tmp_cast_reg_1965_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,j_cast2_reg_1919[10:9]}),
        .O({\NLW_tmp_cast_reg_1965_reg[10]_i_1_O_UNCONNECTED [3:2],tmp_cast_fu_1003_p1[10:9]}),
        .S({1'b0,1'b1,\tmp_cast_reg_1965[10]_i_2_n_2 ,\tmp_cast_reg_1965[10]_i_3_n_2 }));
  FDRE \tmp_cast_reg_1965_reg[11] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[11]),
        .Q(tmp_cast_reg_1965[11]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[1] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[1]),
        .Q(tmp_cast_reg_1965[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[2] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[2]),
        .Q(tmp_cast_reg_1965[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[3] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[3]),
        .Q(tmp_cast_reg_1965[3]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[4] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[4]),
        .Q(tmp_cast_reg_1965[4]),
        .R(1'b0));
  CARRY4 \tmp_cast_reg_1965_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_cast_reg_1965_reg[4]_i_1_n_2 ,\tmp_cast_reg_1965_reg[4]_i_1_n_3 ,\tmp_cast_reg_1965_reg[4]_i_1_n_4 ,\tmp_cast_reg_1965_reg[4]_i_1_n_5 }),
        .CYINIT(j_cast2_reg_1919[0]),
        .DI(j_cast2_reg_1919[4:1]),
        .O(tmp_cast_fu_1003_p1[4:1]),
        .S({\tmp_cast_reg_1965[4]_i_2_n_2 ,\tmp_cast_reg_1965[4]_i_3_n_2 ,\tmp_cast_reg_1965[4]_i_4_n_2 ,\tmp_cast_reg_1965[4]_i_5_n_2 }));
  FDRE \tmp_cast_reg_1965_reg[5] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[5]),
        .Q(tmp_cast_reg_1965[5]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[6] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[6]),
        .Q(tmp_cast_reg_1965[6]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[7] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[7]),
        .Q(tmp_cast_reg_1965[7]),
        .R(1'b0));
  FDRE \tmp_cast_reg_1965_reg[8] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[8]),
        .Q(tmp_cast_reg_1965[8]),
        .R(1'b0));
  CARRY4 \tmp_cast_reg_1965_reg[8]_i_1 
       (.CI(\tmp_cast_reg_1965_reg[4]_i_1_n_2 ),
        .CO({\tmp_cast_reg_1965_reg[8]_i_1_n_2 ,\tmp_cast_reg_1965_reg[8]_i_1_n_3 ,\tmp_cast_reg_1965_reg[8]_i_1_n_4 ,\tmp_cast_reg_1965_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(j_cast2_reg_1919[8:5]),
        .O(tmp_cast_fu_1003_p1[8:5]),
        .S({\tmp_cast_reg_1965[8]_i_2_n_2 ,\tmp_cast_reg_1965[8]_i_3_n_2 ,\tmp_cast_reg_1965[8]_i_4_n_2 ,\tmp_cast_reg_1965[8]_i_5_n_2 }));
  FDRE \tmp_cast_reg_1965_reg[9] 
       (.C(ap_clk),
        .CE(tmp_cast_reg_19650),
        .D(tmp_cast_fu_1003_p1[9]),
        .Q(tmp_cast_reg_1965[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \val_1_reg_529[7]_i_1 
       (.I0(\ap_CS_fsm[17]_i_2_n_2 ),
        .I1(\j2_reg_418_reg_n_2_[9] ),
        .I2(\j2_reg_418_reg_n_2_[10] ),
        .I3(ap_CS_fsm_state30),
        .I4(\j2_reg_418_reg_n_2_[0] ),
        .I5(\val_1_reg_529[7]_i_4_n_2 ),
        .O(ap_NS_fsm147_out));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \val_1_reg_529[7]_i_4 
       (.I0(cache1_U_n_2),
        .I1(\j2_reg_418_reg_n_2_[8] ),
        .I2(ap_CS_fsm_state30),
        .I3(\j2_reg_418_reg_n_2_[7] ),
        .I4(\j2_reg_418_reg_n_2_[9] ),
        .I5(\j2_reg_418_reg_n_2_[10] ),
        .O(\val_1_reg_529[7]_i_4_n_2 ));
  FDRE \val_1_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_15),
        .Q(val_1_reg_529[0]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_14),
        .Q(val_1_reg_529[1]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_13),
        .Q(val_1_reg_529[2]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_12),
        .Q(val_1_reg_529[3]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_11),
        .Q(val_1_reg_529[4]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_10),
        .Q(val_1_reg_529[5]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_9),
        .Q(val_1_reg_529[6]),
        .R(ap_NS_fsm147_out));
  FDRE \val_1_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_fYi_U25_n_8),
        .D(sobel_filter_mac_fYi_U25_n_6),
        .Q(val_1_reg_529[7]),
        .R(ap_NS_fsm147_out));
  FDRE \x_weight_1_1_1_reg_2021_reg[0] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_0_2_cast_fu_1127_p1),
        .Q(x_weight_1_1_1_reg_2021[0]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[10] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[10]),
        .Q(x_weight_1_1_1_reg_2021[10]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[1] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[1]),
        .Q(x_weight_1_1_1_reg_2021[1]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[2] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[2]),
        .Q(x_weight_1_1_1_reg_2021[2]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[3] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[3]),
        .Q(x_weight_1_1_1_reg_2021[3]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[4] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[4]),
        .Q(x_weight_1_1_1_reg_2021[4]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[5] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[5]),
        .Q(x_weight_1_1_1_reg_2021[5]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[6] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[6]),
        .Q(x_weight_1_1_1_reg_2021[6]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[7] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[7]),
        .Q(x_weight_1_1_1_reg_2021[7]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[8] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[8]),
        .Q(x_weight_1_1_1_reg_2021[8]),
        .R(1'b0));
  FDRE \x_weight_1_1_1_reg_2021_reg[9] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(x_weight_1_1_1_fu_1143_p2[9]),
        .Q(x_weight_1_1_1_reg_2021[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \x_weight_1_2_reg_2031[10]_i_4 
       (.I0(x_weight_1_1_1_reg_2021[9]),
        .I1(x_weight_1_1_1_reg_2021[10]),
        .O(\x_weight_1_2_reg_2031[10]_i_4_n_2 ));
  FDRE \x_weight_1_2_reg_2031_reg[0] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[0]),
        .Q(x_weight_1_2_reg_2031[0]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[10] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[10]),
        .Q(x_weight_1_2_reg_2031[10]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[1] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[1]),
        .Q(x_weight_1_2_reg_2031[1]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[2] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[2]),
        .Q(x_weight_1_2_reg_2031[2]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[3] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[3]),
        .Q(x_weight_1_2_reg_2031[3]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[4] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[4]),
        .Q(x_weight_1_2_reg_2031[4]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[5] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[5]),
        .Q(x_weight_1_2_reg_2031[5]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[6] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[6]),
        .Q(x_weight_1_2_reg_2031[6]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[7] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[7]),
        .Q(x_weight_1_2_reg_2031[7]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[8] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[8]),
        .Q(x_weight_1_2_reg_2031[8]),
        .R(1'b0));
  FDRE \x_weight_1_2_reg_2031_reg[9] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(x_weight_1_2_fu_1189_p2[9]),
        .Q(x_weight_1_2_reg_2031[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    x_weight_1_i1_reg_429_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_getVal_fu_544_ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_x_weight_1_i1_reg_429_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,\sobel_filter_mux_cud_U14/mux_2_0 ,B[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_x_weight_1_i1_reg_429_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_x_weight_1_i1_reg_429_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_x_weight_1_i1_reg_429_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_6530),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[22]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_x_weight_1_i1_reg_429_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,\ap_CS_fsm_reg_n_2_[24] ,1'b0,1'b0,\ap_CS_fsm_reg_n_2_[24] ,1'b0,\ap_CS_fsm_reg_n_2_[24] }),
        .OVERFLOW(NLW_x_weight_1_i1_reg_429_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_x_weight_1_i1_reg_429_reg_P_UNCONNECTED[47:18],x_weight_1_i1_reg_429_reg_n_90,x_weight_1_i1_reg_429_reg_n_91,x_weight_1_i1_reg_429_reg_n_92,x_weight_1_i1_reg_429_reg_n_93,x_weight_1_i1_reg_429_reg_n_94,x_weight_1_i1_reg_429_reg_n_95,x_weight_1_i1_reg_429_reg_n_96,x_weight_1_i1_reg_429_reg_n_97,x_weight_1_i1_reg_429_reg_n_98,x_weight_1_i1_reg_429_reg_n_99,x_weight_1_i1_reg_429_reg_n_100,x_weight_1_i1_reg_429_reg_n_101,x_weight_1_i1_reg_429_reg_n_102,x_weight_1_i1_reg_429_reg_n_103,x_weight_1_i1_reg_429_reg_n_104,x_weight_1_i1_reg_429_reg_n_105,x_weight_1_i1_reg_429_reg_n_106,x_weight_1_i1_reg_429_reg_n_107}),
        .PATTERNBDETECT(NLW_x_weight_1_i1_reg_429_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_x_weight_1_i1_reg_429_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_x_weight_1_i1_reg_429_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(ap_rst_n_inv),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_x_weight_1_i1_reg_429_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    x_weight_1_i1_reg_429_reg_i_1
       (.I0(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I1(\j_0_i1_reg_453_reg_n_2_[0] ),
        .O(\sobel_filter_mux_cud_U14/mux_2_0 ));
  FDRE \y_weight_1_1_2_reg_2026_reg[0] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[0]),
        .Q(y_weight_1_1_2_reg_2026[0]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[1] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[1]),
        .Q(y_weight_1_1_2_reg_2026[1]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[2] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[2]),
        .Q(y_weight_1_1_2_reg_2026[2]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[3] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[3]),
        .Q(y_weight_1_1_2_reg_2026[3]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[4] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[4]),
        .Q(y_weight_1_1_2_reg_2026[4]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[5] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[5]),
        .Q(y_weight_1_1_2_reg_2026[5]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[6] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[6]),
        .Q(y_weight_1_1_2_reg_2026[6]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[7] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[7]),
        .Q(y_weight_1_1_2_reg_2026[7]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[8] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[8]),
        .Q(y_weight_1_1_2_reg_2026[8]),
        .R(1'b0));
  FDRE \y_weight_1_1_2_reg_2026_reg[9] 
       (.C(ap_clk),
        .CE(x_weight_1_1_1_reg_20210),
        .D(y_weight_1_1_2_fu_1159_p2[9]),
        .Q(y_weight_1_1_2_reg_2026[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \y_weight_1_2_reg_2036[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\tmp_17_reg_1937_pp0_iter1_reg_reg_n_2_[0] ),
        .I2(\tmp_110_reg_1946_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(\tmp_6_reg_1861_reg_n_2_[0] ),
        .I4(tmp_5_reg_1857),
        .O(tmp_111_reg_20410));
  LUT1 #(
    .INIT(2'h1)) 
    \y_weight_1_2_reg_2036[10]_i_3 
       (.I0(y_weight_1_1_2_reg_2026[9]),
        .O(\y_weight_1_2_reg_2036[10]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_weight_1_2_reg_2036[10]_i_4 
       (.I0(y_weight_1_1_2_reg_2026[8]),
        .O(\y_weight_1_2_reg_2036[10]_i_4_n_2 ));
  FDRE \y_weight_1_2_reg_2036_reg[0] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[0]),
        .Q(y_weight_1_2_reg_2036[0]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[10] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[10]),
        .Q(y_weight_1_2_reg_2036[10]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[1] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[1]),
        .Q(y_weight_1_2_reg_2036[1]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[2] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[2]),
        .Q(y_weight_1_2_reg_2036[2]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[3] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[3]),
        .Q(y_weight_1_2_reg_2036[3]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[4] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[4]),
        .Q(y_weight_1_2_reg_2036[4]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[5] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[5]),
        .Q(y_weight_1_2_reg_2036[5]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[6] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[6]),
        .Q(y_weight_1_2_reg_2036[6]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[7] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[7]),
        .Q(y_weight_1_2_reg_2036[7]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[8] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[8]),
        .Q(y_weight_1_2_reg_2036[8]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_2036_reg[9] 
       (.C(ap_clk),
        .CE(tmp_111_reg_20410),
        .D(y_weight_1_2_fu_1195_p2[9]),
        .Q(y_weight_1_2_reg_2036[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    y_weight_1_i1_reg_441_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_getVal_fu_544_ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_y_weight_1_i1_reg_441_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_weight_1_i1_reg_441_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_weight_1_i1_reg_441_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_weight_1_i1_reg_441_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_6530),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[22]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_weight_1_i1_reg_441_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,\ap_CS_fsm_reg_n_2_[24] ,1'b0,1'b0,\ap_CS_fsm_reg_n_2_[24] ,1'b0,\ap_CS_fsm_reg_n_2_[24] }),
        .OVERFLOW(NLW_y_weight_1_i1_reg_441_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_y_weight_1_i1_reg_441_reg_P_UNCONNECTED[47:18],y_weight_1_i1_reg_441_reg_n_90,y_weight_1_i1_reg_441_reg_n_91,y_weight_1_i1_reg_441_reg_n_92,y_weight_1_i1_reg_441_reg_n_93,y_weight_1_i1_reg_441_reg_n_94,y_weight_1_i1_reg_441_reg_n_95,y_weight_1_i1_reg_441_reg_n_96,y_weight_1_i1_reg_441_reg_n_97,y_weight_1_i1_reg_441_reg_n_98,y_weight_1_i1_reg_441_reg_n_99,y_weight_1_i1_reg_441_reg_n_100,y_weight_1_i1_reg_441_reg_n_101,y_weight_1_i1_reg_441_reg_n_102,y_weight_1_i1_reg_441_reg_n_103,y_weight_1_i1_reg_441_reg_n_104,y_weight_1_i1_reg_441_reg_n_105,y_weight_1_i1_reg_441_reg_n_106,y_weight_1_i1_reg_441_reg_n_107}),
        .PATTERNBDETECT(NLW_y_weight_1_i1_reg_441_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_weight_1_i1_reg_441_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_weight_1_i1_reg_441_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(ap_rst_n_inv),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_weight_1_i1_reg_441_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    y_weight_1_i1_reg_441_reg_i_2
       (.I0(\j_0_i1_reg_453_reg_n_2_[0] ),
        .I1(\j_0_i1_reg_453_reg_n_2_[1] ),
        .O(B[1]));
  LUT2 #(
    .INIT(4'hB)) 
    y_weight_1_i1_reg_441_reg_i_3
       (.I0(\j_0_i1_reg_453_reg_n_2_[1] ),
        .I1(\j_0_i1_reg_453_reg_n_2_[0] ),
        .O(B[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi
   (SR,
    ap_start,
    E,
    D,
    out,
    out_pix,
    inter_pix,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    gmem1_BVALID,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    ap_done);
  output [0:0]SR;
  output ap_start;
  output [0:0]E;
  output [0:0]D;
  output [1:0]out;
  output [29:0]out_pix;
  output [31:0]inter_pix;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [2:0]Q;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input gmem1_BVALID;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input ap_done;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_2_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_2_[0] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:7]data0;
  wire gmem1_BVALID;
  wire int_ap_done;
  wire int_ap_done_i_1_n_2;
  wire int_ap_done_i_2_n_2;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_i_2_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire [31:0]int_inter_pix0;
  wire \int_inter_pix[31]_i_1_n_2 ;
  wire \int_inter_pix[31]_i_3_n_2 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire [31:0]int_out_pix0;
  wire \int_out_pix[31]_i_1_n_2 ;
  wire \int_out_pix_reg_n_2_[0] ;
  wire \int_out_pix_reg_n_2_[1] ;
  wire [31:0]inter_pix;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire [29:0]out_pix;
  wire p_0_in;
  wire p_1_in;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[2]_i_1_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[3]_i_1_n_2 ;
  wire \rdata[7]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;

  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(out[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .I4(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_378[10]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(int_ap_done_i_2_n_2),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_2),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(Q[2]),
        .I2(gmem1_BVALID),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_2 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_2),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_2_[1] ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[4] ),
        .O(int_gie_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_2 ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_2_[1] ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[4] ),
        .O(\int_ier[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[0]),
        .O(int_inter_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[10]),
        .O(int_inter_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[11]),
        .O(int_inter_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[12]),
        .O(int_inter_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[13]),
        .O(int_inter_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[14]),
        .O(int_inter_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[15]),
        .O(int_inter_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[16]),
        .O(int_inter_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[17]),
        .O(int_inter_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[18]),
        .O(int_inter_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[19]),
        .O(int_inter_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[1]),
        .O(int_inter_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[20]),
        .O(int_inter_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[21]),
        .O(int_inter_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[22]),
        .O(int_inter_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[23]),
        .O(int_inter_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[24]),
        .O(int_inter_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[25]),
        .O(int_inter_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[26]),
        .O(int_inter_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[27]),
        .O(int_inter_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[28]),
        .O(int_inter_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[29]),
        .O(int_inter_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[2]),
        .O(int_inter_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[30]),
        .O(int_inter_pix0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_inter_pix[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_2 ),
        .O(\int_inter_pix[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[31]),
        .O(int_inter_pix0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_inter_pix[31]_i_3 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .I4(\waddr_reg_n_2_[4] ),
        .I5(\waddr_reg_n_2_[2] ),
        .O(\int_inter_pix[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[3]),
        .O(int_inter_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[4]),
        .O(int_inter_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[5]),
        .O(int_inter_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[6]),
        .O(int_inter_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[7]),
        .O(int_inter_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[8]),
        .O(int_inter_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[9]),
        .O(int_inter_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[0]),
        .Q(inter_pix[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[10]),
        .Q(inter_pix[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[11]),
        .Q(inter_pix[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[12]),
        .Q(inter_pix[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[13]),
        .Q(inter_pix[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[14]),
        .Q(inter_pix[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[15]),
        .Q(inter_pix[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[16]),
        .Q(inter_pix[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[17]),
        .Q(inter_pix[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[18]),
        .Q(inter_pix[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[19]),
        .Q(inter_pix[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[1]),
        .Q(inter_pix[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[20]),
        .Q(inter_pix[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[21]),
        .Q(inter_pix[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[22]),
        .Q(inter_pix[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[23]),
        .Q(inter_pix[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[24]),
        .Q(inter_pix[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[25]),
        .Q(inter_pix[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[26]),
        .Q(inter_pix[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[27]),
        .Q(inter_pix[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[28]),
        .Q(inter_pix[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[29]),
        .Q(inter_pix[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[2]),
        .Q(inter_pix[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[30]),
        .Q(inter_pix[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[31]),
        .Q(inter_pix[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[3]),
        .Q(inter_pix[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[4]),
        .Q(inter_pix[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[5]),
        .Q(inter_pix[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[6]),
        .Q(inter_pix[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[7]),
        .Q(inter_pix[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[8]),
        .Q(inter_pix[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_2 ),
        .D(int_inter_pix0[9]),
        .Q(inter_pix[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(gmem1_BVALID),
        .I4(Q[2]),
        .I5(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_2),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(gmem1_BVALID),
        .I4(Q[2]),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_2_[0] ),
        .O(int_out_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[8]),
        .O(int_out_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[9]),
        .O(int_out_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[10]),
        .O(int_out_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[11]),
        .O(int_out_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[12]),
        .O(int_out_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[13]),
        .O(int_out_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[14]),
        .O(int_out_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[15]),
        .O(int_out_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[16]),
        .O(int_out_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[17]),
        .O(int_out_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_2_[1] ),
        .O(int_out_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[18]),
        .O(int_out_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[19]),
        .O(int_out_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[20]),
        .O(int_out_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[21]),
        .O(int_out_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[22]),
        .O(int_out_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[23]),
        .O(int_out_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[24]),
        .O(int_out_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[25]),
        .O(int_out_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[26]),
        .O(int_out_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[27]),
        .O(int_out_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[0]),
        .O(int_out_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[28]),
        .O(int_out_pix0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_out_pix[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_2 ),
        .O(\int_out_pix[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[29]),
        .O(int_out_pix0[31]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[1]),
        .O(int_out_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[2]),
        .O(int_out_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[3]),
        .O(int_out_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[4]),
        .O(int_out_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[5]),
        .O(int_out_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[6]),
        .O(int_out_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[7]),
        .O(int_out_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[0]),
        .Q(\int_out_pix_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[10]),
        .Q(out_pix[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[11]),
        .Q(out_pix[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[12]),
        .Q(out_pix[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[13]),
        .Q(out_pix[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[14]),
        .Q(out_pix[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[15]),
        .Q(out_pix[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[16]),
        .Q(out_pix[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[17]),
        .Q(out_pix[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[18]),
        .Q(out_pix[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[19]),
        .Q(out_pix[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[1]),
        .Q(\int_out_pix_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[20]),
        .Q(out_pix[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[21]),
        .Q(out_pix[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[22]),
        .Q(out_pix[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[23]),
        .Q(out_pix[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[24]),
        .Q(out_pix[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[25]),
        .Q(out_pix[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[26]),
        .Q(out_pix[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[27]),
        .Q(out_pix[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[28]),
        .Q(out_pix[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[29]),
        .Q(out_pix[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[2]),
        .Q(out_pix[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[30]),
        .Q(out_pix[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[31]),
        .Q(out_pix[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[3]),
        .Q(out_pix[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[4]),
        .Q(out_pix[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[5]),
        .Q(out_pix[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[6]),
        .Q(out_pix[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[7]),
        .Q(out_pix[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[8]),
        .Q(out_pix[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_2 ),
        .D(int_out_pix0[9]),
        .Q(out_pix[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_2),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_2_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\int_out_pix_reg_n_2_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(inter_pix[0]),
        .I4(\rdata[0]_i_2_n_2 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(int_gie_reg_n_2),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_2_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(out_pix[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[10]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(out_pix[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[11]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(out_pix[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[12]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(out_pix[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[13]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(out_pix[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[14]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(out_pix[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[15]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(out_pix[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[16]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(out_pix[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[17]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(out_pix[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[18]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(out_pix[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[19]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_out_pix_reg_n_2_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(inter_pix[1]),
        .O(\rdata[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(out_pix[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[20]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(out_pix[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[21]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(out_pix[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[22]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(out_pix[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[23]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(out_pix[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[24]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(out_pix[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[25]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(out_pix[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[26]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(out_pix[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[27]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(out_pix[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[28]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(out_pix[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[29]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(out_pix[0]),
        .I1(inter_pix[2]),
        .I2(int_ap_idle),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(out_pix[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[30]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(out_pix[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[31]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(out_pix[1]),
        .I1(inter_pix[3]),
        .I2(int_ap_ready),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(out_pix[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[4]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(out_pix[3]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[5]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(out_pix[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[6]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(out_pix[5]),
        .I1(inter_pix[7]),
        .I2(data0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(out_pix[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[8]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(out_pix[7]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[9]),
        .I5(\rdata[31]_i_3_n_2 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_10_cast_reg_1830[31]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cache1
   (ram_reg_0,
    \reg_630_reg[0] ,
    D,
    ram_reg_0_0,
    \reg_638_reg[7] ,
    q1,
    q0,
    \reg_614_reg[7] ,
    \reg_622_reg[7] ,
    \reg_630_reg[7] ,
    \reg_646_reg[7] ,
    Q,
    \j2_reg_418_reg[10] ,
    data6,
    \ap_CS_fsm_reg[21] ,
    \j2_cast1_reg_2089_reg[10] ,
    \tmp_65_reg_1986_reg[12] ,
    ap_enable_reg_pp0_iter0,
    data5,
    CO,
    O,
    \j2_cast1_reg_2089_reg[9] ,
    ap_clk,
    ce0,
    ce1,
    \gmem0_addr_read_reg_1960_reg[7] ,
    WEA);
  output ram_reg_0;
  output \reg_630_reg[0] ;
  output [0:0]D;
  output ram_reg_0_0;
  output [7:0]\reg_638_reg[7] ;
  output [7:0]q1;
  output [7:0]q0;
  output [7:0]\reg_614_reg[7] ;
  output [7:0]\reg_622_reg[7] ;
  output [7:0]\reg_630_reg[7] ;
  output [7:0]\reg_646_reg[7] ;
  input [12:0]Q;
  input [10:0]\j2_reg_418_reg[10] ;
  input [12:0]data6;
  input [6:0]\ap_CS_fsm_reg[21] ;
  input [10:0]\j2_cast1_reg_2089_reg[10] ;
  input [12:0]\tmp_65_reg_1986_reg[12] ;
  input ap_enable_reg_pp0_iter0;
  input [12:0]data5;
  input [0:0]CO;
  input [0:0]O;
  input [2:0]\j2_cast1_reg_2089_reg[9] ;
  input ap_clk;
  input ce0;
  input ce1;
  input [7:0]\gmem0_addr_read_reg_1960_reg[7] ;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]O;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire [6:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ce0;
  wire ce1;
  wire [12:0]data5;
  wire [12:0]data6;
  wire [7:0]\gmem0_addr_read_reg_1960_reg[7] ;
  wire [10:0]\j2_cast1_reg_2089_reg[10] ;
  wire [2:0]\j2_cast1_reg_2089_reg[9] ;
  wire [10:0]\j2_reg_418_reg[10] ;
  wire [7:0]q0;
  wire [7:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [7:0]\reg_614_reg[7] ;
  wire [7:0]\reg_622_reg[7] ;
  wire \reg_630_reg[0] ;
  wire [7:0]\reg_630_reg[7] ;
  wire [7:0]\reg_638_reg[7] ;
  wire [7:0]\reg_646_reg[7] ;
  wire [12:0]\tmp_65_reg_1986_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cache1_ram sobel_filter_cache1_ram_U
       (.CO(CO),
        .D(D),
        .O(O),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ce0(ce0),
        .ce1(ce1),
        .data5(data5),
        .data6(data6),
        .\gmem0_addr_read_reg_1960_reg[7] (\gmem0_addr_read_reg_1960_reg[7] ),
        .\j2_cast1_reg_2089_reg[10] (\j2_cast1_reg_2089_reg[10] ),
        .\j2_cast1_reg_2089_reg[9] (\j2_cast1_reg_2089_reg[9] ),
        .\j2_reg_418_reg[10] (\j2_reg_418_reg[10] ),
        .q0(q0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .\reg_614_reg[7] (\reg_614_reg[7] ),
        .\reg_622_reg[7] (\reg_622_reg[7] ),
        .\reg_630_reg[0] (\reg_630_reg[0] ),
        .\reg_630_reg[7] (\reg_630_reg[7] ),
        .\reg_638_reg[7] (\reg_638_reg[7] ),
        .\reg_646_reg[7] (\reg_646_reg[7] ),
        .\tmp_65_reg_1986_reg[12] (\tmp_65_reg_1986_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cache1_ram
   (ram_reg_0_0,
    \reg_630_reg[0] ,
    D,
    ram_reg_0_1,
    \reg_638_reg[7] ,
    q1,
    q0,
    \reg_614_reg[7] ,
    \reg_622_reg[7] ,
    \reg_630_reg[7] ,
    \reg_646_reg[7] ,
    Q,
    \j2_reg_418_reg[10] ,
    data6,
    \ap_CS_fsm_reg[21] ,
    \j2_cast1_reg_2089_reg[10] ,
    \tmp_65_reg_1986_reg[12] ,
    ap_enable_reg_pp0_iter0,
    data5,
    CO,
    O,
    \j2_cast1_reg_2089_reg[9] ,
    ap_clk,
    ce0,
    ce1,
    \gmem0_addr_read_reg_1960_reg[7] ,
    WEA);
  output ram_reg_0_0;
  output \reg_630_reg[0] ;
  output [0:0]D;
  output ram_reg_0_1;
  output [7:0]\reg_638_reg[7] ;
  output [7:0]q1;
  output [7:0]q0;
  output [7:0]\reg_614_reg[7] ;
  output [7:0]\reg_622_reg[7] ;
  output [7:0]\reg_630_reg[7] ;
  output [7:0]\reg_646_reg[7] ;
  input [12:0]Q;
  input [10:0]\j2_reg_418_reg[10] ;
  input [12:0]data6;
  input [6:0]\ap_CS_fsm_reg[21] ;
  input [10:0]\j2_cast1_reg_2089_reg[10] ;
  input [12:0]\tmp_65_reg_1986_reg[12] ;
  input ap_enable_reg_pp0_iter0;
  input [12:0]data5;
  input [0:0]CO;
  input [0:0]O;
  input [2:0]\j2_cast1_reg_2089_reg[9] ;
  input ap_clk;
  input ce0;
  input ce1;
  input [7:0]\gmem0_addr_read_reg_1960_reg[7] ;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]O;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire [6:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ce0;
  wire ce1;
  wire [11:1]data0;
  wire [11:2]data1;
  wire [12:7]data2;
  wire [11:2]data3;
  wire [12:0]data5;
  wire [12:0]data6;
  wire [7:0]\gmem0_addr_read_reg_1960_reg[7] ;
  wire [10:0]\j2_cast1_reg_2089_reg[10] ;
  wire [2:0]\j2_cast1_reg_2089_reg[9] ;
  wire [10:0]\j2_reg_418_reg[10] ;
  wire [7:0]q0;
  wire [7:0]q1;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_105_n_2;
  wire ram_reg_0_i_106_n_2;
  wire ram_reg_0_i_107_n_2;
  wire ram_reg_0_i_108_n_2;
  wire ram_reg_0_i_108_n_3;
  wire ram_reg_0_i_108_n_4;
  wire ram_reg_0_i_108_n_5;
  wire ram_reg_0_i_109_n_2;
  wire ram_reg_0_i_10_n_2;
  wire ram_reg_0_i_110_n_2;
  wire ram_reg_0_i_119_n_2;
  wire ram_reg_0_i_11_n_2;
  wire ram_reg_0_i_120_n_2;
  wire ram_reg_0_i_121_n_2;
  wire ram_reg_0_i_121_n_3;
  wire ram_reg_0_i_121_n_4;
  wire ram_reg_0_i_121_n_5;
  wire ram_reg_0_i_122_n_2;
  wire ram_reg_0_i_122_n_3;
  wire ram_reg_0_i_122_n_4;
  wire ram_reg_0_i_122_n_5;
  wire ram_reg_0_i_122_n_9;
  wire ram_reg_0_i_123_n_2;
  wire ram_reg_0_i_12_n_2;
  wire ram_reg_0_i_132_n_2;
  wire ram_reg_0_i_133_n_2;
  wire ram_reg_0_i_134_n_2;
  wire ram_reg_0_i_136_n_2;
  wire ram_reg_0_i_136_n_3;
  wire ram_reg_0_i_136_n_4;
  wire ram_reg_0_i_136_n_5;
  wire ram_reg_0_i_136_n_6;
  wire ram_reg_0_i_136_n_7;
  wire ram_reg_0_i_136_n_8;
  wire ram_reg_0_i_136_n_9;
  wire ram_reg_0_i_137_n_2;
  wire ram_reg_0_i_138_n_2;
  wire ram_reg_0_i_139_n_2;
  wire ram_reg_0_i_139_n_3;
  wire ram_reg_0_i_139_n_4;
  wire ram_reg_0_i_139_n_5;
  wire ram_reg_0_i_139_n_6;
  wire ram_reg_0_i_139_n_7;
  wire ram_reg_0_i_139_n_8;
  wire ram_reg_0_i_139_n_9;
  wire ram_reg_0_i_13_n_2;
  wire ram_reg_0_i_140_n_2;
  wire ram_reg_0_i_141_n_2;
  wire ram_reg_0_i_14_n_2;
  wire ram_reg_0_i_151_n_4;
  wire ram_reg_0_i_151_n_9;
  wire ram_reg_0_i_153_n_2;
  wire ram_reg_0_i_153_n_3;
  wire ram_reg_0_i_153_n_4;
  wire ram_reg_0_i_153_n_5;
  wire ram_reg_0_i_153_n_6;
  wire ram_reg_0_i_153_n_7;
  wire ram_reg_0_i_153_n_8;
  wire ram_reg_0_i_153_n_9;
  wire ram_reg_0_i_15_n_2;
  wire ram_reg_0_i_163_n_2;
  wire ram_reg_0_i_164_n_2;
  wire ram_reg_0_i_165_n_2;
  wire ram_reg_0_i_165_n_3;
  wire ram_reg_0_i_165_n_4;
  wire ram_reg_0_i_165_n_5;
  wire ram_reg_0_i_165_n_6;
  wire ram_reg_0_i_165_n_7;
  wire ram_reg_0_i_165_n_8;
  wire ram_reg_0_i_166_n_2;
  wire ram_reg_0_i_166_n_3;
  wire ram_reg_0_i_166_n_4;
  wire ram_reg_0_i_166_n_5;
  wire ram_reg_0_i_166_n_6;
  wire ram_reg_0_i_166_n_7;
  wire ram_reg_0_i_166_n_8;
  wire ram_reg_0_i_167_n_2;
  wire ram_reg_0_i_169_n_2;
  wire ram_reg_0_i_16_n_2;
  wire ram_reg_0_i_170_n_2;
  wire ram_reg_0_i_171_n_2;
  wire ram_reg_0_i_172_n_5;
  wire ram_reg_0_i_173_n_5;
  wire ram_reg_0_i_174_n_2;
  wire ram_reg_0_i_175_n_2;
  wire ram_reg_0_i_17_n_2;
  wire ram_reg_0_i_186_n_2;
  wire ram_reg_0_i_186_n_3;
  wire ram_reg_0_i_186_n_4;
  wire ram_reg_0_i_186_n_5;
  wire ram_reg_0_i_187_n_2;
  wire ram_reg_0_i_187_n_3;
  wire ram_reg_0_i_187_n_4;
  wire ram_reg_0_i_187_n_5;
  wire ram_reg_0_i_188_n_2;
  wire ram_reg_0_i_189_n_2;
  wire ram_reg_0_i_18_n_2;
  wire ram_reg_0_i_194_n_2;
  wire ram_reg_0_i_195_n_2;
  wire ram_reg_0_i_196_n_2;
  wire ram_reg_0_i_197_n_2;
  wire ram_reg_0_i_199_n_2;
  wire ram_reg_0_i_19_n_2;
  wire ram_reg_0_i_200_n_2;
  wire ram_reg_0_i_201_n_2;
  wire ram_reg_0_i_202_n_2;
  wire ram_reg_0_i_209_n_2;
  wire ram_reg_0_i_20_n_2;
  wire ram_reg_0_i_213_n_2;
  wire ram_reg_0_i_214_n_2;
  wire ram_reg_0_i_21_n_2;
  wire ram_reg_0_i_224_n_2;
  wire ram_reg_0_i_225_n_2;
  wire ram_reg_0_i_226_n_2;
  wire ram_reg_0_i_227_n_2;
  wire ram_reg_0_i_22_n_2;
  wire ram_reg_0_i_230_n_2;
  wire ram_reg_0_i_231_n_2;
  wire ram_reg_0_i_232_n_2;
  wire ram_reg_0_i_233_n_2;
  wire ram_reg_0_i_234_n_2;
  wire ram_reg_0_i_235_n_2;
  wire ram_reg_0_i_236_n_2;
  wire ram_reg_0_i_23_n_2;
  wire ram_reg_0_i_24_n_2;
  wire ram_reg_0_i_25_n_2;
  wire ram_reg_0_i_26_n_2;
  wire ram_reg_0_i_27_n_2;
  wire ram_reg_0_i_28_n_2;
  wire ram_reg_0_i_34_n_2;
  wire ram_reg_0_i_36_n_2;
  wire ram_reg_0_i_37_n_2;
  wire ram_reg_0_i_38_n_2;
  wire ram_reg_0_i_39_n_2;
  wire ram_reg_0_i_3_n_2;
  wire ram_reg_0_i_40_n_2;
  wire ram_reg_0_i_41_n_2;
  wire ram_reg_0_i_42_n_2;
  wire ram_reg_0_i_44_n_2;
  wire ram_reg_0_i_45_n_2;
  wire ram_reg_0_i_46_n_2;
  wire ram_reg_0_i_47_n_2;
  wire ram_reg_0_i_49_n_2;
  wire ram_reg_0_i_4_n_2;
  wire ram_reg_0_i_50_n_2;
  wire ram_reg_0_i_51_n_2;
  wire ram_reg_0_i_53_n_2;
  wire ram_reg_0_i_54_n_2;
  wire ram_reg_0_i_55_n_2;
  wire ram_reg_0_i_56_n_2;
  wire ram_reg_0_i_57_n_2;
  wire ram_reg_0_i_58_n_2;
  wire ram_reg_0_i_58_n_3;
  wire ram_reg_0_i_58_n_4;
  wire ram_reg_0_i_58_n_5;
  wire ram_reg_0_i_59_n_2;
  wire ram_reg_0_i_5_n_2;
  wire ram_reg_0_i_60_n_2;
  wire ram_reg_0_i_61_n_2;
  wire ram_reg_0_i_63_n_2;
  wire ram_reg_0_i_64_n_2;
  wire ram_reg_0_i_65_n_2;
  wire ram_reg_0_i_66_n_2;
  wire ram_reg_0_i_67_n_2;
  wire ram_reg_0_i_68_n_2;
  wire ram_reg_0_i_69_n_2;
  wire ram_reg_0_i_6_n_2;
  wire ram_reg_0_i_70_n_3;
  wire ram_reg_0_i_70_n_5;
  wire ram_reg_0_i_70_n_8;
  wire ram_reg_0_i_70_n_9;
  wire ram_reg_0_i_71_n_3;
  wire ram_reg_0_i_71_n_5;
  wire ram_reg_0_i_71_n_8;
  wire ram_reg_0_i_71_n_9;
  wire ram_reg_0_i_73_n_2;
  wire ram_reg_0_i_74_n_2;
  wire ram_reg_0_i_75_n_2;
  wire ram_reg_0_i_76_n_2;
  wire ram_reg_0_i_77_n_2;
  wire ram_reg_0_i_78_n_2;
  wire ram_reg_0_i_79_n_2;
  wire ram_reg_0_i_7_n_2;
  wire ram_reg_0_i_80_n_2;
  wire ram_reg_0_i_82_n_2;
  wire ram_reg_0_i_83_n_2;
  wire ram_reg_0_i_84_n_2;
  wire ram_reg_0_i_85_n_2;
  wire ram_reg_0_i_86_n_2;
  wire ram_reg_0_i_87_n_2;
  wire ram_reg_0_i_88_n_2;
  wire ram_reg_0_i_89_n_2;
  wire ram_reg_0_i_8_n_2;
  wire ram_reg_0_i_90_n_2;
  wire ram_reg_0_i_91_n_2;
  wire ram_reg_0_i_92_n_2;
  wire ram_reg_0_i_94_n_2;
  wire ram_reg_0_i_94_n_3;
  wire ram_reg_0_i_94_n_4;
  wire ram_reg_0_i_94_n_5;
  wire ram_reg_0_i_95_n_2;
  wire ram_reg_0_i_96_n_5;
  wire ram_reg_0_i_9_n_2;
  wire [7:0]\reg_614_reg[7] ;
  wire [7:0]\reg_622_reg[7] ;
  wire \reg_630_reg[0] ;
  wire [7:0]\reg_630_reg[7] ;
  wire [7:0]\reg_638_reg[7] ;
  wire [7:0]\reg_646_reg[7] ;
  wire [12:0]\tmp_65_reg_1986_reg[12] ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_151_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_151_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_165_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_166_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_172_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_172_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_173_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_173_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_35_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_35_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_58_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_70_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_70_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_71_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_71_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_96_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_96_O_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_3_reg_2108[1]_i_1 
       (.I0(\j2_reg_418_reg[10] [1]),
        .I1(\j2_reg_418_reg[10] [0]),
        .O(D));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_0_i_3_n_2,ram_reg_0_i_4_n_2,ram_reg_0_i_5_n_2,ram_reg_0_i_6_n_2,ram_reg_0_i_7_n_2,ram_reg_0_i_8_n_2,ram_reg_0_i_9_n_2,ram_reg_0_i_10_n_2,ram_reg_0_i_11_n_2,ram_reg_0_i_12_n_2,ram_reg_0_i_13_n_2,ram_reg_0_i_14_n_2,ram_reg_0_i_15_n_2,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_i_16_n_2,ram_reg_0_i_17_n_2,ram_reg_0_i_18_n_2,ram_reg_0_i_19_n_2,ram_reg_0_i_20_n_2,ram_reg_0_i_21_n_2,ram_reg_0_i_22_n_2,ram_reg_0_i_23_n_2,ram_reg_0_i_24_n_2,ram_reg_0_i_25_n_2,ram_reg_0_i_26_n_2,ram_reg_0_i_27_n_2,ram_reg_0_i_28_n_2,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gmem0_addr_read_reg_1960_reg[7] [3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:4],q0[3:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:4],q1[3:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF60FF60FFFFFF60)) 
    ram_reg_0_i_10
       (.I0(\j2_reg_418_reg[10] [5]),
        .I1(ram_reg_0_i_53_n_2),
        .I2(ram_reg_0_i_38_n_2),
        .I3(ram_reg_0_i_54_n_2),
        .I4(Q[5]),
        .I5(ram_reg_0_i_40_n_2),
        .O(ram_reg_0_i_10_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_105
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(data2[10]),
        .I2(data1[10]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[10]),
        .O(ram_reg_0_i_105_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_106
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(data2[9]),
        .I2(data1[9]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[9]),
        .O(ram_reg_0_i_106_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_107
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(data2[8]),
        .I2(data1[8]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[8]),
        .O(ram_reg_0_i_107_n_2));
  CARRY4 ram_reg_0_i_108
       (.CI(ram_reg_0_i_58_n_2),
        .CO({ram_reg_0_i_108_n_2,ram_reg_0_i_108_n_3,ram_reg_0_i_108_n_4,ram_reg_0_i_108_n_5}),
        .CYINIT(1'b0),
        .DI({\j2_cast1_reg_2089_reg[10] [8:7],1'b0,1'b0}),
        .O(data3[8:5]),
        .S({ram_reg_0_i_188_n_2,ram_reg_0_i_189_n_2,\j2_cast1_reg_2089_reg[10] [6:5]}));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_109
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(data2[7]),
        .I2(data1[7]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[7]),
        .O(ram_reg_0_i_109_n_2));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_i_55_n_2),
        .I1(ram_reg_0_i_40_n_2),
        .I2(Q[4]),
        .I3(ram_reg_0_i_56_n_2),
        .I4(data6[4]),
        .I5(ram_reg_0_i_42_n_2),
        .O(ram_reg_0_i_11_n_2));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_0_i_110
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\j2_cast1_reg_2089_reg[10] [6]),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(data0[6]),
        .I4(data1[6]),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_110_n_2));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_0_i_119
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\j2_cast1_reg_2089_reg[10] [5]),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(data0[5]),
        .I4(data1[5]),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_119_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4FFF4)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0_i_57_n_2),
        .I1(data3[3]),
        .I2(ram_reg_0_i_59_n_2),
        .I3(Q[3]),
        .I4(ram_reg_0_i_40_n_2),
        .I5(ram_reg_0_i_60_n_2),
        .O(ram_reg_0_i_12_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_120
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\j2_cast1_reg_2089_reg[10] [4]),
        .I2(data1[4]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[4]),
        .O(ram_reg_0_i_120_n_2));
  CARRY4 ram_reg_0_i_121
       (.CI(1'b0),
        .CO({ram_reg_0_i_121_n_2,ram_reg_0_i_121_n_3,ram_reg_0_i_121_n_4,ram_reg_0_i_121_n_5}),
        .CYINIT(\j2_cast1_reg_2089_reg[10] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(\j2_cast1_reg_2089_reg[10] [4:1]));
  CARRY4 ram_reg_0_i_122
       (.CI(1'b0),
        .CO({ram_reg_0_i_122_n_2,ram_reg_0_i_122_n_3,ram_reg_0_i_122_n_4,ram_reg_0_i_122_n_5}),
        .CYINIT(\j2_cast1_reg_2089_reg[10] [0]),
        .DI(\j2_cast1_reg_2089_reg[10] [4:1]),
        .O({data1[4:2],ram_reg_0_i_122_n_9}),
        .S({ram_reg_0_i_194_n_2,ram_reg_0_i_195_n_2,ram_reg_0_i_196_n_2,ram_reg_0_i_197_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_123
       (.I0(\j2_reg_418_reg[10] [2]),
        .I1(\j2_reg_418_reg[10] [0]),
        .I2(\j2_reg_418_reg[10] [1]),
        .O(ram_reg_0_i_123_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020F02)) 
    ram_reg_0_i_13
       (.I0(Q[2]),
        .I1(ram_reg_0_i_61_n_2),
        .I2(\ap_CS_fsm_reg[21] [1]),
        .I3(data6[2]),
        .I4(ram_reg_0_i_63_n_2),
        .I5(ram_reg_0_i_64_n_2),
        .O(ram_reg_0_i_13_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_132
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\j2_cast1_reg_2089_reg[10] [2]),
        .I2(data1[2]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[2]),
        .O(ram_reg_0_i_132_n_2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_133
       (.I0(\j2_reg_418_reg[10] [1]),
        .I1(\j2_reg_418_reg[10] [0]),
        .O(ram_reg_0_i_133_n_2));
  LUT6 #(
    .INIT(64'hFFFFC3880000C388)) 
    ram_reg_0_i_134
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\j2_cast1_reg_2089_reg[10] [1]),
        .I2(\j2_cast1_reg_2089_reg[10] [0]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(data0[1]),
        .O(ram_reg_0_i_134_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_136
       (.CI(ram_reg_0_i_165_n_2),
        .CO({ram_reg_0_i_136_n_2,ram_reg_0_i_136_n_3,ram_reg_0_i_136_n_4,ram_reg_0_i_136_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,\j2_cast1_reg_2089_reg[10] [7:5]}),
        .O({ram_reg_0_i_136_n_6,ram_reg_0_i_136_n_7,ram_reg_0_i_136_n_8,ram_reg_0_i_136_n_9}),
        .S({\j2_cast1_reg_2089_reg[10] [8],ram_reg_0_i_199_n_2,ram_reg_0_i_200_n_2,ram_reg_0_i_201_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_137
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_137_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_138
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_138_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_139
       (.CI(ram_reg_0_i_166_n_2),
        .CO({ram_reg_0_i_139_n_2,ram_reg_0_i_139_n_3,ram_reg_0_i_139_n_4,ram_reg_0_i_139_n_5}),
        .CYINIT(1'b0),
        .DI({\j2_cast1_reg_2089_reg[10] [8],1'b0,1'b0,1'b0}),
        .O({ram_reg_0_i_139_n_6,ram_reg_0_i_139_n_7,ram_reg_0_i_139_n_8,ram_reg_0_i_139_n_9}),
        .S({ram_reg_0_i_202_n_2,\j2_cast1_reg_2089_reg[10] [7:5]}));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020F02)) 
    ram_reg_0_i_14
       (.I0(Q[1]),
        .I1(ram_reg_0_i_61_n_2),
        .I2(\ap_CS_fsm_reg[21] [1]),
        .I3(data6[1]),
        .I4(ram_reg_0_i_63_n_2),
        .I5(ram_reg_0_i_65_n_2),
        .O(ram_reg_0_i_14_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_140
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_140_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_141
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_141_n_2));
  LUT6 #(
    .INIT(64'h3C373C373C373C32)) 
    ram_reg_0_i_15
       (.I0(\ap_CS_fsm_reg[21] [2]),
        .I1(\j2_cast1_reg_2089_reg[10] [0]),
        .I2(ram_reg_0_i_66_n_2),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(ram_reg_0_i_67_n_2),
        .I5(ram_reg_0_i_68_n_2),
        .O(ram_reg_0_i_15_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_151
       (.CI(ram_reg_0_i_153_n_2),
        .CO({NLW_ram_reg_0_i_151_CO_UNCONNECTED[3:2],ram_reg_0_i_151_n_4,NLW_ram_reg_0_i_151_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [10]}),
        .O({NLW_ram_reg_0_i_151_O_UNCONNECTED[3:1],ram_reg_0_i_151_n_9}),
        .S({1'b0,1'b0,1'b1,ram_reg_0_i_209_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_153
       (.CI(1'b0),
        .CO({ram_reg_0_i_153_n_2,ram_reg_0_i_153_n_3,ram_reg_0_i_153_n_4,ram_reg_0_i_153_n_5}),
        .CYINIT(1'b0),
        .DI({\j2_cast1_reg_2089_reg[10] [9],1'b0,\j2_cast1_reg_2089_reg[10] [7],1'b0}),
        .O({ram_reg_0_i_153_n_6,ram_reg_0_i_153_n_7,ram_reg_0_i_153_n_8,ram_reg_0_i_153_n_9}),
        .S({ram_reg_0_i_213_n_2,\j2_cast1_reg_2089_reg[10] [8],ram_reg_0_i_214_n_2,\j2_cast1_reg_2089_reg[10] [6]}));
  LUT6 #(
    .INIT(64'hFFFFFFD5FF00FFD5)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_i_69_n_2),
        .I1(ram_reg_0_i_70_n_3),
        .I2(\ap_CS_fsm_reg[21] [3]),
        .I3(\ap_CS_fsm_reg[21] [5]),
        .I4(\ap_CS_fsm_reg[21] [4]),
        .I5(ram_reg_0_i_71_n_3),
        .O(ram_reg_0_i_16_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_163
       (.I0(\ap_CS_fsm_reg[21] [5]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_163_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_i_164
       (.I0(\ap_CS_fsm_reg[21] [5]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(\ap_CS_fsm_reg[21] [3]),
        .O(ram_reg_0_i_164_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_165
       (.CI(1'b0),
        .CO({ram_reg_0_i_165_n_2,ram_reg_0_i_165_n_3,ram_reg_0_i_165_n_4,ram_reg_0_i_165_n_5}),
        .CYINIT(\j2_cast1_reg_2089_reg[10] [0]),
        .DI(\j2_cast1_reg_2089_reg[10] [4:1]),
        .O({ram_reg_0_i_165_n_6,ram_reg_0_i_165_n_7,ram_reg_0_i_165_n_8,NLW_ram_reg_0_i_165_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_224_n_2,ram_reg_0_i_225_n_2,ram_reg_0_i_226_n_2,ram_reg_0_i_227_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_166
       (.CI(1'b0),
        .CO({ram_reg_0_i_166_n_2,ram_reg_0_i_166_n_3,ram_reg_0_i_166_n_4,ram_reg_0_i_166_n_5}),
        .CYINIT(\j2_cast1_reg_2089_reg[10] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_i_166_n_6,ram_reg_0_i_166_n_7,ram_reg_0_i_166_n_8,NLW_ram_reg_0_i_166_O_UNCONNECTED[0]}),
        .S(\j2_cast1_reg_2089_reg[10] [4:1]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_167
       (.I0(\j2_cast1_reg_2089_reg[10] [0]),
        .I1(\j2_cast1_reg_2089_reg[10] [1]),
        .O(ram_reg_0_i_167_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_169
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_169_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    ram_reg_0_i_17
       (.I0(data5[11]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(\tmp_65_reg_1986_reg[12] [11]),
        .I3(ram_reg_0_i_61_n_2),
        .I4(ram_reg_0_i_73_n_2),
        .I5(ram_reg_0_i_74_n_2),
        .O(ram_reg_0_i_17_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_170
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_170_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_171
       (.I0(\j2_cast1_reg_2089_reg[10] [8]),
        .O(ram_reg_0_i_171_n_2));
  CARRY4 ram_reg_0_i_172
       (.CI(ram_reg_0_i_187_n_2),
        .CO({NLW_ram_reg_0_i_172_CO_UNCONNECTED[3],data0[11],NLW_ram_reg_0_i_172_CO_UNCONNECTED[1],ram_reg_0_i_172_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [10:9]}),
        .O({NLW_ram_reg_0_i_172_O_UNCONNECTED[3:2],data0[10:9]}),
        .S({1'b0,1'b1,ram_reg_0_i_230_n_2,ram_reg_0_i_231_n_2}));
  CARRY4 ram_reg_0_i_173
       (.CI(ram_reg_0_i_186_n_2),
        .CO({NLW_ram_reg_0_i_173_CO_UNCONNECTED[3],data1[11],NLW_ram_reg_0_i_173_CO_UNCONNECTED[1],ram_reg_0_i_173_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [10:9]}),
        .O({NLW_ram_reg_0_i_173_O_UNCONNECTED[3:2],data1[10:9]}),
        .S({1'b0,1'b1,ram_reg_0_i_232_n_2,ram_reg_0_i_233_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_174
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_174_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_175
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_175_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ram_reg_0_i_18
       (.I0(data5[10]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(ram_reg_0_i_75_n_2),
        .I3(\tmp_65_reg_1986_reg[12] [10]),
        .I4(ram_reg_0_i_61_n_2),
        .I5(ram_reg_0_i_76_n_2),
        .O(ram_reg_0_i_18_n_2));
  CARRY4 ram_reg_0_i_186
       (.CI(ram_reg_0_i_122_n_2),
        .CO({ram_reg_0_i_186_n_2,ram_reg_0_i_186_n_3,ram_reg_0_i_186_n_4,ram_reg_0_i_186_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [6:5]}),
        .O(data1[8:5]),
        .S({\j2_cast1_reg_2089_reg[10] [8:7],ram_reg_0_i_234_n_2,ram_reg_0_i_235_n_2}));
  CARRY4 ram_reg_0_i_187
       (.CI(ram_reg_0_i_121_n_2),
        .CO({ram_reg_0_i_187_n_2,ram_reg_0_i_187_n_3,ram_reg_0_i_187_n_4,ram_reg_0_i_187_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,\j2_cast1_reg_2089_reg[10] [7],1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\j2_cast1_reg_2089_reg[10] [8],ram_reg_0_i_236_n_2,\j2_cast1_reg_2089_reg[10] [6:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_188
       (.I0(\j2_cast1_reg_2089_reg[10] [8]),
        .O(ram_reg_0_i_188_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_189
       (.I0(\j2_cast1_reg_2089_reg[10] [7]),
        .O(ram_reg_0_i_189_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    ram_reg_0_i_19
       (.I0(\tmp_65_reg_1986_reg[12] [9]),
        .I1(ram_reg_0_i_61_n_2),
        .I2(data5[9]),
        .I3(ram_reg_0_i_63_n_2),
        .I4(ram_reg_0_i_77_n_2),
        .I5(ram_reg_0_i_78_n_2),
        .O(ram_reg_0_i_19_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_194
       (.I0(\j2_cast1_reg_2089_reg[10] [4]),
        .O(ram_reg_0_i_194_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_195
       (.I0(\j2_cast1_reg_2089_reg[10] [3]),
        .O(ram_reg_0_i_195_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_196
       (.I0(\j2_cast1_reg_2089_reg[10] [2]),
        .O(ram_reg_0_i_196_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_197
       (.I0(\j2_cast1_reg_2089_reg[10] [1]),
        .O(ram_reg_0_i_197_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_199
       (.I0(\j2_cast1_reg_2089_reg[10] [7]),
        .O(ram_reg_0_i_199_n_2));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    ram_reg_0_i_20
       (.I0(ram_reg_0_i_79_n_2),
        .I1(\tmp_65_reg_1986_reg[12] [8]),
        .I2(ram_reg_0_i_61_n_2),
        .I3(ram_reg_0_i_80_n_2),
        .I4(data5[8]),
        .I5(ram_reg_0_i_63_n_2),
        .O(ram_reg_0_i_20_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_200
       (.I0(\j2_cast1_reg_2089_reg[10] [6]),
        .O(ram_reg_0_i_200_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_201
       (.I0(\j2_cast1_reg_2089_reg[10] [5]),
        .O(ram_reg_0_i_201_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_202
       (.I0(\j2_cast1_reg_2089_reg[10] [8]),
        .O(ram_reg_0_i_202_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_209
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_209_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    ram_reg_0_i_21
       (.I0(\tmp_65_reg_1986_reg[12] [7]),
        .I1(ram_reg_0_i_61_n_2),
        .I2(data5[7]),
        .I3(ram_reg_0_i_63_n_2),
        .I4(ram_reg_0_i_82_n_2),
        .I5(ram_reg_0_i_83_n_2),
        .O(ram_reg_0_i_21_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_213
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_213_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_214
       (.I0(\j2_cast1_reg_2089_reg[10] [7]),
        .O(ram_reg_0_i_214_n_2));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    ram_reg_0_i_22
       (.I0(ram_reg_0_i_84_n_2),
        .I1(\tmp_65_reg_1986_reg[12] [6]),
        .I2(ram_reg_0_i_61_n_2),
        .I3(ram_reg_0_i_85_n_2),
        .I4(data5[6]),
        .I5(ram_reg_0_i_63_n_2),
        .O(ram_reg_0_i_22_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_224
       (.I0(\j2_cast1_reg_2089_reg[10] [4]),
        .O(ram_reg_0_i_224_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_225
       (.I0(\j2_cast1_reg_2089_reg[10] [3]),
        .O(ram_reg_0_i_225_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_226
       (.I0(\j2_cast1_reg_2089_reg[10] [2]),
        .O(ram_reg_0_i_226_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_227
       (.I0(\j2_cast1_reg_2089_reg[10] [1]),
        .O(ram_reg_0_i_227_n_2));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0_i_86_n_2),
        .I1(\j2_cast1_reg_2089_reg[10] [5]),
        .I2(ram_reg_0_i_87_n_2),
        .I3(data5[5]),
        .I4(ram_reg_0_i_63_n_2),
        .O(ram_reg_0_i_23_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_230
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_230_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_231
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_231_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_232
       (.I0(\j2_cast1_reg_2089_reg[10] [10]),
        .O(ram_reg_0_i_232_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_233
       (.I0(\j2_cast1_reg_2089_reg[10] [9]),
        .O(ram_reg_0_i_233_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_234
       (.I0(\j2_cast1_reg_2089_reg[10] [6]),
        .O(ram_reg_0_i_234_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_235
       (.I0(\j2_cast1_reg_2089_reg[10] [5]),
        .O(ram_reg_0_i_235_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_236
       (.I0(\j2_cast1_reg_2089_reg[10] [7]),
        .O(ram_reg_0_i_236_n_2));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    ram_reg_0_i_24
       (.I0(ram_reg_0_i_88_n_2),
        .I1(\j2_cast1_reg_2089_reg[10] [4]),
        .I2(ram_reg_0_i_87_n_2),
        .I3(data5[4]),
        .I4(ram_reg_0_i_63_n_2),
        .O(ram_reg_0_i_24_n_2));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_89_n_2),
        .I1(\j2_cast1_reg_2089_reg[10] [3]),
        .I2(ram_reg_0_i_87_n_2),
        .I3(\tmp_65_reg_1986_reg[12] [3]),
        .I4(ram_reg_0_i_61_n_2),
        .O(ram_reg_0_i_25_n_2));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    ram_reg_0_i_26
       (.I0(ram_reg_0_i_90_n_2),
        .I1(\j2_cast1_reg_2089_reg[10] [2]),
        .I2(ram_reg_0_i_87_n_2),
        .I3(\tmp_65_reg_1986_reg[12] [2]),
        .I4(ram_reg_0_i_61_n_2),
        .O(ram_reg_0_i_26_n_2));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    ram_reg_0_i_27
       (.I0(ram_reg_0_i_91_n_2),
        .I1(\j2_cast1_reg_2089_reg[10] [1]),
        .I2(ram_reg_0_i_87_n_2),
        .I3(\tmp_65_reg_1986_reg[12] [1]),
        .I4(ram_reg_0_i_61_n_2),
        .O(ram_reg_0_i_27_n_2));
  LUT6 #(
    .INIT(64'hF00FF05BF00FF04A)) 
    ram_reg_0_i_28
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\j2_cast1_reg_2089_reg[10] [0]),
        .I3(\ap_CS_fsm_reg[21] [5]),
        .I4(\ap_CS_fsm_reg[21] [4]),
        .I5(ram_reg_0_i_92_n_2),
        .O(ram_reg_0_i_28_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    ram_reg_0_i_3
       (.I0(ram_reg_0_i_34_n_2),
        .I1(\ap_CS_fsm_reg[21] [3]),
        .I2(data2[12]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_33
       (.I0(\ap_CS_fsm_reg[21] [5]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(\ap_CS_fsm_reg[21] [3]),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .O(ram_reg_0_1));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    ram_reg_0_i_34
       (.I0(data6[12]),
        .I1(\reg_630_reg[0] ),
        .I2(Q[12]),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .I4(\ap_CS_fsm_reg[21] [3]),
        .I5(\ap_CS_fsm_reg[21] [1]),
        .O(ram_reg_0_i_34_n_2));
  CARRY4 ram_reg_0_i_35
       (.CI(ram_reg_0_i_94_n_2),
        .CO({NLW_ram_reg_0_i_35_CO_UNCONNECTED[3:1],data2[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_35_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_36
       (.I0(\j2_reg_418_reg[10] [10]),
        .I1(\j2_reg_418_reg[10] [9]),
        .O(ram_reg_0_i_36_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    ram_reg_0_i_37
       (.I0(\j2_reg_418_reg[10] [8]),
        .I1(ram_reg_0_i_53_n_2),
        .I2(\j2_reg_418_reg[10] [6]),
        .I3(\j2_reg_418_reg[10] [5]),
        .I4(\j2_reg_418_reg[10] [7]),
        .O(ram_reg_0_i_37_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_i_38
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [3]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_38_n_2));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_0_i_39
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(data6[11]),
        .I3(ram_reg_0_i_95_n_2),
        .I4(data3[11]),
        .I5(ram_reg_0_i_57_n_2),
        .O(ram_reg_0_i_39_n_2));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    ram_reg_0_i_4
       (.I0(ram_reg_0_i_36_n_2),
        .I1(ram_reg_0_i_37_n_2),
        .I2(ram_reg_0_i_38_n_2),
        .I3(ram_reg_0_i_39_n_2),
        .I4(Q[11]),
        .I5(ram_reg_0_i_40_n_2),
        .O(ram_reg_0_i_4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_40
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_61_n_2),
        .O(ram_reg_0_i_40_n_2));
  LUT6 #(
    .INIT(64'hAAAA88A800002202)) 
    ram_reg_0_i_41
       (.I0(ram_reg_0_i_38_n_2),
        .I1(\j2_reg_418_reg[10] [9]),
        .I2(\j2_reg_418_reg[10] [7]),
        .I3(ram_reg_0_0),
        .I4(\j2_reg_418_reg[10] [8]),
        .I5(\j2_reg_418_reg[10] [10]),
        .O(ram_reg_0_i_41_n_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_42
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_63_n_2),
        .O(ram_reg_0_i_42_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    ram_reg_0_i_44
       (.I0(\ap_CS_fsm_reg[21] [5]),
        .I1(\ap_CS_fsm_reg[21] [3]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .I4(data3[10]),
        .I5(ram_reg_0_i_105_n_2),
        .O(ram_reg_0_i_44_n_2));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_0_i_45
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_61_n_2),
        .I2(Q[9]),
        .I3(ram_reg_0_i_106_n_2),
        .I4(data3[9]),
        .I5(ram_reg_0_i_57_n_2),
        .O(ram_reg_0_i_45_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    ram_reg_0_i_46
       (.I0(\j2_reg_418_reg[10] [7]),
        .I1(\j2_reg_418_reg[10] [5]),
        .I2(\j2_reg_418_reg[10] [6]),
        .I3(ram_reg_0_i_53_n_2),
        .O(ram_reg_0_i_46_n_2));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_0_i_47
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(data6[8]),
        .I3(ram_reg_0_i_107_n_2),
        .I4(data3[8]),
        .I5(ram_reg_0_i_57_n_2),
        .O(ram_reg_0_i_47_n_2));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_i_53_n_2),
        .I1(\j2_reg_418_reg[10] [6]),
        .I2(\j2_reg_418_reg[10] [5]),
        .O(ram_reg_0_0));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_0_i_49
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(data6[7]),
        .I3(ram_reg_0_i_109_n_2),
        .I4(data3[7]),
        .I5(ram_reg_0_i_57_n_2),
        .O(ram_reg_0_i_49_n_2));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    ram_reg_0_i_5
       (.I0(ram_reg_0_i_41_n_2),
        .I1(ram_reg_0_i_42_n_2),
        .I2(data6[10]),
        .I3(ram_reg_0_i_44_n_2),
        .I4(Q[10]),
        .I5(ram_reg_0_i_40_n_2),
        .O(ram_reg_0_i_5_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_i_50
       (.I0(\j2_reg_418_reg[10] [1]),
        .I1(\j2_reg_418_reg[10] [2]),
        .I2(\j2_reg_418_reg[10] [4]),
        .I3(\j2_reg_418_reg[10] [3]),
        .I4(\j2_reg_418_reg[10] [0]),
        .I5(\j2_reg_418_reg[10] [5]),
        .O(ram_reg_0_i_50_n_2));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_0_i_51
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_61_n_2),
        .I2(Q[6]),
        .I3(ram_reg_0_i_110_n_2),
        .I4(data3[6]),
        .I5(ram_reg_0_i_57_n_2),
        .O(ram_reg_0_i_51_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_i_53
       (.I0(\j2_reg_418_reg[10] [0]),
        .I1(\j2_reg_418_reg[10] [3]),
        .I2(\j2_reg_418_reg[10] [4]),
        .I3(\j2_reg_418_reg[10] [2]),
        .I4(\j2_reg_418_reg[10] [1]),
        .O(ram_reg_0_i_53_n_2));
  LUT6 #(
    .INIT(64'hFF10FF10FFFFFF10)) 
    ram_reg_0_i_54
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(data6[5]),
        .I3(ram_reg_0_i_119_n_2),
        .I4(data3[5]),
        .I5(ram_reg_0_i_57_n_2),
        .O(ram_reg_0_i_54_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    ram_reg_0_i_55
       (.I0(ram_reg_0_i_38_n_2),
        .I1(\j2_reg_418_reg[10] [3]),
        .I2(\j2_reg_418_reg[10] [1]),
        .I3(\j2_reg_418_reg[10] [0]),
        .I4(\j2_reg_418_reg[10] [2]),
        .I5(\j2_reg_418_reg[10] [4]),
        .O(ram_reg_0_i_55_n_2));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    ram_reg_0_i_56
       (.I0(ram_reg_0_i_120_n_2),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(\ap_CS_fsm_reg[21] [3]),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [2]),
        .I5(data3[4]),
        .O(ram_reg_0_i_56_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_0_i_57
       (.I0(\ap_CS_fsm_reg[21] [5]),
        .I1(\ap_CS_fsm_reg[21] [3]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .O(ram_reg_0_i_57_n_2));
  CARRY4 ram_reg_0_i_58
       (.CI(1'b0),
        .CO({ram_reg_0_i_58_n_2,ram_reg_0_i_58_n_3,ram_reg_0_i_58_n_4,ram_reg_0_i_58_n_5}),
        .CYINIT(\j2_cast1_reg_2089_reg[10] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({data3[4:2],NLW_ram_reg_0_i_58_O_UNCONNECTED[0]}),
        .S(\j2_cast1_reg_2089_reg[10] [4:1]));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_0_i_59
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(\j2_cast1_reg_2089_reg[10] [3]),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(data0[3]),
        .I4(data1[3]),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_59_n_2));
  LUT6 #(
    .INIT(64'hFF90FF90FFFFFF90)) 
    ram_reg_0_i_6
       (.I0(\j2_reg_418_reg[10] [9]),
        .I1(ram_reg_0_i_37_n_2),
        .I2(ram_reg_0_i_38_n_2),
        .I3(ram_reg_0_i_45_n_2),
        .I4(data6[9]),
        .I5(ram_reg_0_i_42_n_2),
        .O(ram_reg_0_i_6_n_2));
  LUT6 #(
    .INIT(64'hFF1010FF10101010)) 
    ram_reg_0_i_60
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ram_reg_0_i_63_n_2),
        .I2(data6[3]),
        .I3(\j2_reg_418_reg[10] [3]),
        .I4(ram_reg_0_i_123_n_2),
        .I5(ram_reg_0_i_38_n_2),
        .O(ram_reg_0_i_60_n_2));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram_reg_0_i_61
       (.I0(\ap_CS_fsm_reg[21] [2]),
        .I1(\ap_CS_fsm_reg[21] [3]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [5]),
        .I4(\ap_CS_fsm_reg[21] [0]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_61_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_0_i_63
       (.I0(\ap_CS_fsm_reg[21] [0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[21] [2]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [4]),
        .I5(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_63_n_2));
  LUT6 #(
    .INIT(64'hEAAEFFFFEAAEEAAE)) 
    ram_reg_0_i_64
       (.I0(ram_reg_0_i_132_n_2),
        .I1(ram_reg_0_i_38_n_2),
        .I2(ram_reg_0_i_133_n_2),
        .I3(\j2_reg_418_reg[10] [2]),
        .I4(ram_reg_0_i_57_n_2),
        .I5(data3[2]),
        .O(ram_reg_0_i_64_n_2));
  LUT6 #(
    .INIT(64'hFF14FF14FFFFFF14)) 
    ram_reg_0_i_65
       (.I0(ram_reg_0_i_57_n_2),
        .I1(\j2_cast1_reg_2089_reg[10] [1]),
        .I2(\j2_cast1_reg_2089_reg[10] [0]),
        .I3(ram_reg_0_i_134_n_2),
        .I4(ram_reg_0_i_38_n_2),
        .I5(D),
        .O(ram_reg_0_i_65_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_66
       (.I0(\ap_CS_fsm_reg[21] [4]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_66_n_2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h54440444)) 
    ram_reg_0_i_67
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(data6[0]),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .O(ram_reg_0_i_67_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_68
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(\j2_reg_418_reg[10] [0]),
        .O(ram_reg_0_i_68_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF15D5)) 
    ram_reg_0_i_69
       (.I0(data5[12]),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\tmp_65_reg_1986_reg[12] [12]),
        .I4(\ap_CS_fsm_reg[21] [2]),
        .I5(\ap_CS_fsm_reg[21] [3]),
        .O(ram_reg_0_i_69_n_2));
  LUT6 #(
    .INIT(64'hFF90FF90FFFFFF90)) 
    ram_reg_0_i_7
       (.I0(\j2_reg_418_reg[10] [8]),
        .I1(ram_reg_0_i_46_n_2),
        .I2(ram_reg_0_i_38_n_2),
        .I3(ram_reg_0_i_47_n_2),
        .I4(Q[8]),
        .I5(ram_reg_0_i_40_n_2),
        .O(ram_reg_0_i_7_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_70
       (.CI(ram_reg_0_i_136_n_2),
        .CO({NLW_ram_reg_0_i_70_CO_UNCONNECTED[3],ram_reg_0_i_70_n_3,NLW_ram_reg_0_i_70_CO_UNCONNECTED[1],ram_reg_0_i_70_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [10:9]}),
        .O({NLW_ram_reg_0_i_70_O_UNCONNECTED[3:2],ram_reg_0_i_70_n_8,ram_reg_0_i_70_n_9}),
        .S({1'b0,1'b1,ram_reg_0_i_137_n_2,ram_reg_0_i_138_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_71
       (.CI(ram_reg_0_i_139_n_2),
        .CO({NLW_ram_reg_0_i_71_CO_UNCONNECTED[3],ram_reg_0_i_71_n_3,NLW_ram_reg_0_i_71_CO_UNCONNECTED[1],ram_reg_0_i_71_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [10:9]}),
        .O({NLW_ram_reg_0_i_71_O_UNCONNECTED[3:2],ram_reg_0_i_71_n_8,ram_reg_0_i_71_n_9}),
        .S({1'b0,1'b1,ram_reg_0_i_140_n_2,ram_reg_0_i_141_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_i_73
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_73_n_2));
  LUT6 #(
    .INIT(64'hF000FF0FF202F202)) 
    ram_reg_0_i_74
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ram_reg_0_i_70_n_3),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(ram_reg_0_i_151_n_4),
        .I4(ram_reg_0_i_71_n_3),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_74_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_75
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ram_reg_0_i_70_n_8),
        .I2(ram_reg_0_i_71_n_8),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(ram_reg_0_i_151_n_9),
        .O(ram_reg_0_i_75_n_2));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_i_76
       (.I0(O),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_76_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_i_77
       (.I0(\j2_cast1_reg_2089_reg[9] [2]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_77_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_78
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ram_reg_0_i_70_n_9),
        .I2(ram_reg_0_i_71_n_9),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(ram_reg_0_i_153_n_6),
        .O(ram_reg_0_i_78_n_2));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_0_i_79
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ram_reg_0_i_136_n_6),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(ram_reg_0_i_153_n_7),
        .I4(ram_reg_0_i_139_n_6),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_79_n_2));
  LUT6 #(
    .INIT(64'hFF90FF90FFFFFF90)) 
    ram_reg_0_i_8
       (.I0(\j2_reg_418_reg[10] [7]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_i_38_n_2),
        .I3(ram_reg_0_i_49_n_2),
        .I4(Q[7]),
        .I5(ram_reg_0_i_40_n_2),
        .O(ram_reg_0_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_i_80
       (.I0(\j2_cast1_reg_2089_reg[9] [1]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_80_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_i_82
       (.I0(\j2_cast1_reg_2089_reg[9] [0]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_82_n_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_83
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ram_reg_0_i_136_n_7),
        .I2(ram_reg_0_i_139_n_7),
        .I3(\ap_CS_fsm_reg[21] [4]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .I5(ram_reg_0_i_153_n_8),
        .O(ram_reg_0_i_83_n_2));
  LUT6 #(
    .INIT(64'hFF0FF000F808F808)) 
    ram_reg_0_i_84
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(ram_reg_0_i_136_n_8),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(ram_reg_0_i_153_n_9),
        .I4(ram_reg_0_i_139_n_8),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_84_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_i_85
       (.I0(\j2_cast1_reg_2089_reg[10] [6]),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [3]),
        .I4(\ap_CS_fsm_reg[21] [5]),
        .O(ram_reg_0_i_85_n_2));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0_i_61_n_2),
        .I1(\tmp_65_reg_1986_reg[12] [5]),
        .I2(ram_reg_0_i_139_n_9),
        .I3(ram_reg_0_i_163_n_2),
        .I4(ram_reg_0_i_136_n_9),
        .I5(ram_reg_0_i_164_n_2),
        .O(ram_reg_0_i_86_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h5455)) 
    ram_reg_0_i_87
       (.I0(\ap_CS_fsm_reg[21] [5]),
        .I1(\ap_CS_fsm_reg[21] [3]),
        .I2(\ap_CS_fsm_reg[21] [4]),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .O(ram_reg_0_i_87_n_2));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_0_i_88
       (.I0(ram_reg_0_i_61_n_2),
        .I1(\tmp_65_reg_1986_reg[12] [4]),
        .I2(ram_reg_0_i_165_n_6),
        .I3(ram_reg_0_i_164_n_2),
        .I4(ram_reg_0_i_166_n_6),
        .I5(ram_reg_0_i_163_n_2),
        .O(ram_reg_0_i_88_n_2));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_0_i_89
       (.I0(ram_reg_0_i_63_n_2),
        .I1(data5[3]),
        .I2(ram_reg_0_i_165_n_7),
        .I3(ram_reg_0_i_164_n_2),
        .I4(ram_reg_0_i_166_n_7),
        .I5(ram_reg_0_i_163_n_2),
        .O(ram_reg_0_i_89_n_2));
  LUT6 #(
    .INIT(64'hFF60FF60FFFFFF60)) 
    ram_reg_0_i_9
       (.I0(\j2_reg_418_reg[10] [6]),
        .I1(ram_reg_0_i_50_n_2),
        .I2(ram_reg_0_i_38_n_2),
        .I3(ram_reg_0_i_51_n_2),
        .I4(data6[6]),
        .I5(ram_reg_0_i_42_n_2),
        .O(ram_reg_0_i_9_n_2));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_0_i_90
       (.I0(ram_reg_0_i_63_n_2),
        .I1(data5[2]),
        .I2(ram_reg_0_i_165_n_8),
        .I3(ram_reg_0_i_164_n_2),
        .I4(ram_reg_0_i_166_n_8),
        .I5(ram_reg_0_i_163_n_2),
        .O(ram_reg_0_i_90_n_2));
  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    ram_reg_0_i_91
       (.I0(ram_reg_0_i_63_n_2),
        .I1(data5[1]),
        .I2(ram_reg_0_i_167_n_2),
        .I3(ram_reg_0_i_163_n_2),
        .I4(ram_reg_0_i_122_n_9),
        .I5(ram_reg_0_i_164_n_2),
        .O(ram_reg_0_i_91_n_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_92
       (.I0(\tmp_65_reg_1986_reg[12] [0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(data5[0]),
        .O(ram_reg_0_i_92_n_2));
  CARRY4 ram_reg_0_i_94
       (.CI(1'b0),
        .CO({ram_reg_0_i_94_n_2,ram_reg_0_i_94_n_3,ram_reg_0_i_94_n_4,ram_reg_0_i_94_n_5}),
        .CYINIT(1'b0),
        .DI({\j2_cast1_reg_2089_reg[10] [10:8],1'b0}),
        .O(data2[10:7]),
        .S({ram_reg_0_i_169_n_2,ram_reg_0_i_170_n_2,ram_reg_0_i_171_n_2,\j2_cast1_reg_2089_reg[10] [7]}));
  LUT6 #(
    .INIT(64'hFF0FF000F202F202)) 
    ram_reg_0_i_95
       (.I0(\ap_CS_fsm_reg[21] [3]),
        .I1(data2[12]),
        .I2(\ap_CS_fsm_reg[21] [5]),
        .I3(data0[11]),
        .I4(data1[11]),
        .I5(\ap_CS_fsm_reg[21] [4]),
        .O(ram_reg_0_i_95_n_2));
  CARRY4 ram_reg_0_i_96
       (.CI(ram_reg_0_i_108_n_2),
        .CO({NLW_ram_reg_0_i_96_CO_UNCONNECTED[3],data3[11],NLW_ram_reg_0_i_96_CO_UNCONNECTED[1],ram_reg_0_i_96_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\j2_cast1_reg_2089_reg[10] [10:9]}),
        .O({NLW_ram_reg_0_i_96_O_UNCONNECTED[3:2],data3[10:9]}),
        .S({1'b0,1'b1,ram_reg_0_i_174_n_2,ram_reg_0_i_175_n_2}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ram_reg_0_i_3_n_2,ram_reg_0_i_4_n_2,ram_reg_0_i_5_n_2,ram_reg_0_i_6_n_2,ram_reg_0_i_7_n_2,ram_reg_0_i_8_n_2,ram_reg_0_i_9_n_2,ram_reg_0_i_10_n_2,ram_reg_0_i_11_n_2,ram_reg_0_i_12_n_2,ram_reg_0_i_13_n_2,ram_reg_0_i_14_n_2,ram_reg_0_i_15_n_2,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_i_16_n_2,ram_reg_0_i_17_n_2,ram_reg_0_i_18_n_2,ram_reg_0_i_19_n_2,ram_reg_0_i_20_n_2,ram_reg_0_i_21_n_2,ram_reg_0_i_22_n_2,ram_reg_0_i_23_n_2,ram_reg_0_i_24_n_2,ram_reg_0_i_25_n_2,ram_reg_0_i_26_n_2,ram_reg_0_i_27_n_2,ram_reg_0_i_28_n_2,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gmem0_addr_read_reg_1960_reg[7] [7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:4],q0[7:4]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:4],q1[7:4]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[0]_i_1 
       (.I0(q0[0]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[0]),
        .O(\reg_614_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[1]_i_1 
       (.I0(q0[1]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[1]),
        .O(\reg_614_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[2]_i_1 
       (.I0(q0[2]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[2]),
        .O(\reg_614_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[3]_i_1 
       (.I0(q0[3]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[3]),
        .O(\reg_614_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[4]_i_1 
       (.I0(q0[4]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[4]),
        .O(\reg_614_reg[7] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[5]_i_1 
       (.I0(q0[5]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[5]),
        .O(\reg_614_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[6]_i_1 
       (.I0(q0[6]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[6]),
        .O(\reg_614_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_614[7]_i_2 
       (.I0(q0[7]),
        .I1(\ap_CS_fsm_reg[21] [4]),
        .I2(q1[7]),
        .O(\reg_614_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[0]),
        .O(\reg_622_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[1]),
        .O(\reg_622_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[2]),
        .O(\reg_622_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[3]),
        .O(\reg_622_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[4]),
        .O(\reg_622_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[5]),
        .O(\reg_622_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[6]),
        .O(\reg_622_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_622[7]_i_2 
       (.I0(q1[7]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q0[7]),
        .O(\reg_622_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_622[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .O(\reg_630_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[0]_i_1 
       (.I0(q0[0]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[0]),
        .O(\reg_630_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[1]_i_1 
       (.I0(q0[1]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[1]),
        .O(\reg_630_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[2]_i_1 
       (.I0(q0[2]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[2]),
        .O(\reg_630_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[3]_i_1 
       (.I0(q0[3]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[3]),
        .O(\reg_630_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[4]_i_1 
       (.I0(q0[4]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[4]),
        .O(\reg_630_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[5]_i_1 
       (.I0(q0[5]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[5]),
        .O(\reg_630_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[6]_i_1 
       (.I0(q0[6]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[6]),
        .O(\reg_630_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_630[7]_i_1 
       (.I0(q0[7]),
        .I1(\ap_CS_fsm_reg[21] [5]),
        .I2(q1[7]),
        .O(\reg_630_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[0]),
        .O(\reg_638_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[1]_i_1 
       (.I0(q1[1]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[1]),
        .O(\reg_638_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[2]_i_1 
       (.I0(q1[2]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[2]),
        .O(\reg_638_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[3]_i_1 
       (.I0(q1[3]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[3]),
        .O(\reg_638_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[4]_i_1 
       (.I0(q1[4]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[4]),
        .O(\reg_638_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[5]_i_1 
       (.I0(q1[5]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[5]),
        .O(\reg_638_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[6]_i_1 
       (.I0(q1[6]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[6]),
        .O(\reg_638_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_638[7]_i_2 
       (.I0(q1[7]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q0[7]),
        .O(\reg_638_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[0]_i_1 
       (.I0(q0[0]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[0]),
        .O(\reg_646_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[1]_i_1 
       (.I0(q0[1]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[1]),
        .O(\reg_646_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[2]_i_1 
       (.I0(q0[2]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[2]),
        .O(\reg_646_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[3]_i_1 
       (.I0(q0[3]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[3]),
        .O(\reg_646_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[4]_i_1 
       (.I0(q0[4]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[4]),
        .O(\reg_646_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[5]_i_1 
       (.I0(q0[5]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[5]),
        .O(\reg_646_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[6]_i_1 
       (.I0(q0[6]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[6]),
        .O(\reg_646_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_646[7]_i_1 
       (.I0(q0[7]),
        .I1(\ap_CS_fsm_reg[21] [6]),
        .I2(q1[7]),
        .O(\reg_646_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi
   (\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ,
    D,
    ap_rst_n_inv,
    E,
    I_RVALID,
    \gmem0_addr_read_reg_1960_reg[0] ,
    ap_phi_reg_pp0_iter2_val_reg_400032_out,
    gmem1_AWVALID,
    ram_reg_0,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_ARADDR,
    ARLEN,
    \data_p2_reg[31] ,
    I_RDATA,
    m_axi_gmem0_ARVALID,
    tmp_84_fu_1317_p2,
    \tmp_112_reg_2062_reg[2] ,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    \j_reg_389_reg[7] ,
    ap_rst_n,
    s_ready_t_reg,
    ap_enable_reg_pp0_iter2,
    \tmp_17_reg_1937_reg[0] ,
    \tmp_17_reg_1937_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_112_reg_2062_reg[5] ,
    \tmp_112_reg_2062_reg[5]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_112_reg_2062_reg[5]_1 ,
    ap_reg_ioackin_gmem1_AWREADY,
    tmp_5_reg_1857,
    m_axi_gmem0_RVALID,
    \tmp_6_reg_1861_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_0,
    tmp_110_reg_1946_pp0_iter2_reg,
    tmp_17_reg_1937_pp0_iter2_reg,
    \i_reg_378_reg[3] ,
    ap_clk,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RRESP,
    \gmem0_addr_reg_1865_reg[31] ,
    m_axi_gmem0_ARREADY);
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ;
  output [1:0]D;
  output ap_rst_n_inv;
  output [0:0]E;
  output I_RVALID;
  output [0:0]\gmem0_addr_read_reg_1960_reg[0] ;
  output ap_phi_reg_pp0_iter2_val_reg_400032_out;
  output gmem1_AWVALID;
  output ram_reg_0;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output m_axi_gmem0_RREADY;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output [0:0]\data_p2_reg[31] ;
  output [7:0]I_RDATA;
  output m_axi_gmem0_ARVALID;
  input [7:0]tmp_84_fu_1317_p2;
  input \tmp_112_reg_2062_reg[2] ;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input \j_reg_389_reg[7] ;
  input ap_rst_n;
  input s_ready_t_reg;
  input ap_enable_reg_pp0_iter2;
  input \tmp_17_reg_1937_reg[0] ;
  input \tmp_17_reg_1937_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_112_reg_2062_reg[5] ;
  input \tmp_112_reg_2062_reg[5]_0 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \tmp_112_reg_2062_reg[5]_1 ;
  input ap_reg_ioackin_gmem1_AWREADY;
  input tmp_5_reg_1857;
  input m_axi_gmem0_RVALID;
  input \tmp_6_reg_1861_reg[0] ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input tmp_110_reg_1946_pp0_iter2_reg;
  input tmp_17_reg_1937_pp0_iter2_reg;
  input \i_reg_378_reg[3] ;
  input ap_clk;
  input [32:0]m_axi_gmem0_RLAST;
  input [1:0]m_axi_gmem0_RRESP;
  input [31:0]\gmem0_addr_reg_1865_reg[31] ;
  input m_axi_gmem0_ARREADY;

  wire [3:0]ARLEN;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire I_RVALID;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_phi_reg_pp0_iter2_val_reg_400032_out;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\data_p2_reg[31] ;
  wire [0:0]\gmem0_addr_read_reg_1960_reg[0] ;
  wire [31:0]\gmem0_addr_reg_1865_reg[31] ;
  wire gmem1_AWVALID;
  wire \i_reg_378_reg[3] ;
  wire \j_reg_389_reg[7] ;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [32:0]m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire ram_reg_0;
  wire s_ready_t_reg;
  wire tmp_110_reg_1946_pp0_iter2_reg;
  wire \tmp_112_reg_2062_reg[2] ;
  wire \tmp_112_reg_2062_reg[5] ;
  wire \tmp_112_reg_2062_reg[5]_0 ;
  wire \tmp_112_reg_2062_reg[5]_1 ;
  wire tmp_17_reg_1937_pp0_iter2_reg;
  wire \tmp_17_reg_1937_reg[0] ;
  wire \tmp_17_reg_1937_reg[0]_0 ;
  wire tmp_5_reg_1857;
  wire \tmp_6_reg_1861_reg[0] ;
  wire [7:0]tmp_84_fu_1317_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read bus_read
       (.ARLEN(ARLEN),
        .D(D),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_phi_reg_pp0_iter2_val_reg_400032_out(ap_phi_reg_pp0_iter2_val_reg_400032_out),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[0] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 (\ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[1] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[2] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[3] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[4] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[5] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[6] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ),
        .ap_reg_ioackin_gmem1_AWREADY(ap_reg_ioackin_gmem1_AWREADY),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[31] (\data_p2_reg[31] ),
        .\gmem0_addr_read_reg_1960_reg[0] (\gmem0_addr_read_reg_1960_reg[0] ),
        .\gmem0_addr_reg_1865_reg[31] (\gmem0_addr_reg_1865_reg[31] ),
        .gmem1_AWVALID(gmem1_AWVALID),
        .\i_reg_378_reg[3] (\i_reg_378_reg[3] ),
        .\j_reg_389_reg[7] (\j_reg_389_reg[7] ),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .ram_reg_0(ram_reg_0),
        .rdata_valid(I_RVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_110_reg_1946_pp0_iter2_reg(tmp_110_reg_1946_pp0_iter2_reg),
        .\tmp_112_reg_2062_reg[2] (\tmp_112_reg_2062_reg[2] ),
        .\tmp_112_reg_2062_reg[5] (\tmp_112_reg_2062_reg[5] ),
        .\tmp_112_reg_2062_reg[5]_0 (\tmp_112_reg_2062_reg[5]_0 ),
        .\tmp_112_reg_2062_reg[5]_1 (\tmp_112_reg_2062_reg[5]_1 ),
        .tmp_17_reg_1937_pp0_iter2_reg(tmp_17_reg_1937_pp0_iter2_reg),
        .\tmp_17_reg_1937_reg[0] (\tmp_17_reg_1937_reg[0] ),
        .\tmp_17_reg_1937_reg[0]_0 (\tmp_17_reg_1937_reg[0]_0 ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg[0] ),
        .tmp_84_fu_1317_p2(tmp_84_fu_1317_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0
   (m_axi_gmem0_RREADY,
    beat_valid,
    SR,
    S,
    Q,
    \usedw_reg[7]_0 ,
    DI,
    \bus_wide_gen.data_buf_reg[8] ,
    empty_n_reg_0,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf01_in ,
    ap_clk,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \q_reg[11] ,
    \bus_wide_gen.data_buf1__0 ,
    D);
  output m_axi_gmem0_RREADY;
  output beat_valid;
  output [0:0]SR;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]DI;
  output \bus_wide_gen.data_buf_reg[8] ;
  output [32:0]empty_n_reg_0;
  output \bus_wide_gen.data_buf_reg[9] ;
  output \bus_wide_gen.data_buf_reg[10] ;
  output \bus_wide_gen.data_buf_reg[11] ;
  output \bus_wide_gen.data_buf_reg[12] ;
  output \bus_wide_gen.data_buf_reg[13] ;
  output \bus_wide_gen.data_buf_reg[14] ;
  output \bus_wide_gen.data_buf_reg[15] ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  input ap_clk;
  input [32:0]m_axi_gmem0_RLAST;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\q_reg[11] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_i_3__0_n_2;
  wire [32:0]empty_n_reg_0;
  wire empty_n_reg_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_3_n_2;
  wire [32:0]m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_12_n_2;
  wire mem_reg_i_13_n_2;
  wire mem_reg_i_14_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [1:0]\q_reg[11] ;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_2;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[7]_i_1_n_2 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[5]_i_1_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(empty_n_reg_0[0]),
        .I1(empty_n_reg_0[16]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[24]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(empty_n_reg_0[18]),
        .I1(empty_n_reg_0[26]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[10] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(empty_n_reg_0[19]),
        .I1(empty_n_reg_0[27]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[11] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(empty_n_reg_0[20]),
        .I1(empty_n_reg_0[28]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[12] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(empty_n_reg_0[21]),
        .I1(empty_n_reg_0[29]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[13] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(empty_n_reg_0[22]),
        .I1(empty_n_reg_0[30]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[14] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(empty_n_reg_0[23]),
        .I1(empty_n_reg_0[31]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(empty_n_reg_0[1]),
        .I1(empty_n_reg_0[17]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[25]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(empty_n_reg_0[2]),
        .I1(empty_n_reg_0[18]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[26]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(empty_n_reg_0[3]),
        .I1(empty_n_reg_0[19]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[27]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(empty_n_reg_0[4]),
        .I1(empty_n_reg_0[20]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[28]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(empty_n_reg_0[5]),
        .I1(empty_n_reg_0[21]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[29]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(empty_n_reg_0[6]),
        .I1(empty_n_reg_0[22]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[30]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(empty_n_reg_0[7]),
        .I1(empty_n_reg_0[23]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[31]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(empty_n_reg_0[16]),
        .I1(empty_n_reg_0[24]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(empty_n_reg_0[17]),
        .I1(empty_n_reg_0[25]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_2),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(empty_n_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(empty_n_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(empty_n_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(empty_n_reg_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(empty_n_reg_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(empty_n_reg_0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(empty_n_reg_0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(empty_n_reg_0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(empty_n_reg_0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(empty_n_reg_0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(empty_n_reg_0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(empty_n_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(empty_n_reg_0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(empty_n_reg_0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(empty_n_reg_0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(empty_n_reg_0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(empty_n_reg_0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(empty_n_reg_0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(empty_n_reg_0[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(empty_n_reg_0[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(empty_n_reg_0[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(empty_n_reg_0[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(empty_n_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(empty_n_reg_0[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(empty_n_reg_0[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(empty_n_reg_0[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(empty_n_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(empty_n_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(empty_n_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(empty_n_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(empty_n_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(empty_n_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(empty_n_reg_0[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_2),
        .I1(Q[4]),
        .I2(empty_n_i_3__0_n_2),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem0_RVALID),
        .I3(m_axi_gmem0_RREADY),
        .I4(pop),
        .O(full_n_i_1_n_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3_n_2),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(m_axi_gmem0_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_gmem0_RLAST[15:0]),
        .DIBDI(m_axi_gmem0_RLAST[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,m_axi_gmem0_RLAST[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem0_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_2),
        .I3(mem_reg_i_10_n_2),
        .I4(pop),
        .I5(mem_reg_i_11_n_2),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_2),
        .O(mem_reg_i_12_n_2));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_2));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_2),
        .I3(mem_reg_i_10_n_2),
        .I4(pop),
        .I5(mem_reg_i_11_n_2),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_2),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_2),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_2),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_2),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_2),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_2),
        .I3(mem_reg_i_10_n_2),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem0_RVALID),
        .I1(m_axi_gmem0_RREADY),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem0_RLAST[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2_n_2),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .O(\usedw[7]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_2 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_2 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.last_split ,
    D,
    \bus_wide_gen.data_buf1__0 ,
    in,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    pout17_out,
    push,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[24] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    \dout_buf_reg[23] ,
    Q,
    \dout_buf_reg[34] ,
    \dout_buf_reg[22] ,
    \dout_buf_reg[21] ,
    \dout_buf_reg[20] ,
    \dout_buf_reg[19] ,
    \dout_buf_reg[18] ,
    \dout_buf_reg[17] ,
    \dout_buf_reg[16] ,
    \bus_wide_gen.data_buf01_in ,
    \sect_len_buf_reg[9] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    beat_valid,
    empty_n_reg_0,
    data_vld_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \bus_wide_gen.data_buf_reg[24]_0 ,
    \bus_wide_gen.data_buf_reg[25] ,
    \bus_wide_gen.data_buf_reg[26] ,
    \bus_wide_gen.data_buf_reg[27] ,
    \bus_wide_gen.data_buf_reg[28] ,
    \bus_wide_gen.data_buf_reg[29] ,
    \bus_wide_gen.data_buf_reg[30] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.len_cnt_reg[1] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.sect_handling_reg ,
    fifo_rctl_ready,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.data_buf_reg[31] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output \bus_wide_gen.last_split ;
  output [23:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [3:0]in;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.arlen_buf_reg[3]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output pout17_out;
  output push;
  output [1:0]\bus_wide_gen.data_buf_reg[23] ;
  output \bus_wide_gen.data_buf_reg[24] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \dout_buf_reg[23] ;
  input [15:0]Q;
  input [32:0]\dout_buf_reg[34] ;
  input \dout_buf_reg[22] ;
  input \dout_buf_reg[21] ;
  input \dout_buf_reg[20] ;
  input \dout_buf_reg[19] ;
  input \dout_buf_reg[18] ;
  input \dout_buf_reg[17] ;
  input \dout_buf_reg[16] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input [9:0]\sect_len_buf_reg[9] ;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input beat_valid;
  input empty_n_reg_0;
  input data_vld_reg_0;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  input \bus_wide_gen.data_buf_reg[24]_0 ;
  input \bus_wide_gen.data_buf_reg[25] ;
  input \bus_wide_gen.data_buf_reg[26] ;
  input \bus_wide_gen.data_buf_reg[27] ;
  input \bus_wide_gen.data_buf_reg[28] ;
  input \bus_wide_gen.data_buf_reg[29] ;
  input \bus_wide_gen.data_buf_reg[30] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [1:0]\sect_addr_buf_reg[1] ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;

  wire [23:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_2 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_2 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_2 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_2 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_buf_reg[24]_0 ;
  wire \bus_wide_gen.data_buf_reg[25] ;
  wire \bus_wide_gen.data_buf_reg[26] ;
  wire \bus_wide_gen.data_buf_reg[27] ;
  wire \bus_wide_gen.data_buf_reg[28] ;
  wire \bus_wide_gen.data_buf_reg[29] ;
  wire \bus_wide_gen.data_buf_reg[30] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__1 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_0;
  wire data_vld_reg_n_2;
  wire \dout_buf_reg[16] ;
  wire \dout_buf_reg[17] ;
  wire \dout_buf_reg[18] ;
  wire \dout_buf_reg[19] ;
  wire \dout_buf_reg[20] ;
  wire \dout_buf_reg[21] ;
  wire \dout_buf_reg[22] ;
  wire \dout_buf_reg[23] ;
  wire [32:0]\dout_buf_reg[34] ;
  wire empty_n_i_3_n_2;
  wire empty_n_i_4_n_2;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2_n_2;
  wire [3:0]in;
  wire m_axi_gmem0_ARREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire \q_reg_n_2_[0] ;
  wire \q_reg_n_2_[1] ;
  wire \q_reg_n_2_[2] ;
  wire \q_reg_n_2_[3] ;
  wire rdata_ack_t;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[18] ),
        .I3(Q[10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[19] ),
        .I3(Q[11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[20] ),
        .I3(Q[12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[21] ),
        .I3(Q[13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[22] ),
        .I3(Q[14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[23] ),
        .I3(Q[15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_2 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.split_cnt__1 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_2 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.data_buf_reg[23] [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[1] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_2 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[24]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [16]),
        .I4(\dout_buf_reg[34] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[25] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [17]),
        .I4(\dout_buf_reg[34] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[26] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [18]),
        .I4(\dout_buf_reg[34] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[27] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [19]),
        .I4(\dout_buf_reg[34] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[28] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [20]),
        .I4(\dout_buf_reg[34] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[29] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [21]),
        .I4(\dout_buf_reg[34] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[30] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [22]),
        .I4(\dout_buf_reg[34] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.data_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .I3(\dout_buf_reg[34] [23]),
        .I4(\dout_buf_reg[34] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_2 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[23] [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_2 ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I4(\dout_buf_reg[34] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[16] ),
        .I3(Q[8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[17] ),
        .I3(Q[9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_2 ),
        .I5(\dout_buf_reg[34] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ),
        .I2(\bus_wide_gen.split_cnt__1 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ),
        .I2(\bus_wide_gen.split_cnt__1 [1]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_2 ),
        .O(\bus_wide_gen.split_cnt__1 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_2 ),
        .O(\bus_wide_gen.split_cnt__1 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(\sect_len_buf_reg[9] [7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.arlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I4(empty_n_i_3_n_2),
        .I5(empty_n_i_4_n_2),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I1(\q_reg_n_2_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .I3(\q_reg_n_2_[1] ),
        .O(empty_n_i_3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_2_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I2(\q_reg_n_2_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .O(empty_n_i_4_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_2),
        .I2(pop0),
        .I3(data_vld_reg_n_2),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem0_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(fifo_rctl_ready),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [0]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[0] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(push),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] [32]),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .I5(data_vld_reg_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\q_reg_n_2_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\q_reg_n_2_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\q_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\q_reg_n_2_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    invalid_len_event_reg,
    \align_len_reg[7] ,
    \end_addr_buf_reg[31] ,
    \end_addr_buf_reg[31]_0 ,
    invalid_len_event0,
    E,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \sect_cnt_reg[18] ,
    p_20_in,
    rreq_handling_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_1 ,
    \data_p1_reg[31] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [2:0]S;
  output [35:0]invalid_len_event_reg;
  output [0:0]\align_len_reg[7] ;
  output [3:0]\end_addr_buf_reg[31] ;
  output [2:0]\end_addr_buf_reg[31]_0 ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [0:0]\sect_cnt_reg[18] ;
  input p_20_in;
  input rreq_handling_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_1 ;
  input [31:0]\data_p1_reg[31] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire [3:0]\end_addr_buf_reg[31] ;
  wire [2:0]\end_addr_buf_reg[31]_0 ;
  wire [19:0]\end_addr_buf_reg[31]_1 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__2_n_2;
  wire full_n_i_2__0_n_2;
  wire invalid_len_event0;
  wire [35:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][30]_srl5_n_2 ;
  wire \mem_reg[4][31]_srl5_n_2 ;
  wire \mem_reg[4][39]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][40]_srl5_n_2 ;
  wire \mem_reg[4][41]_srl5_n_2 ;
  wire \mem_reg[4][42]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[35]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(invalid_len_event_reg[34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(invalid_len_event_reg[33]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[7]_i_1 
       (.I0(invalid_len_event_reg[32]),
        .O(\align_len_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_20_in),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_2),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_2),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__0
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(full_n_i_2__0_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_reg[32]),
        .I1(invalid_len_event_reg[33]),
        .I2(invalid_len_event_reg[34]),
        .I3(invalid_len_event_reg[35]),
        .I4(fifo_rreq_valid),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31]_1 [18]),
        .I2(\end_addr_buf_reg[31]_1 [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\end_addr_buf_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31]_1 [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_1 [15]),
        .I4(\end_addr_buf_reg[31]_1 [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\end_addr_buf_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31]_1 [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_1 [12]),
        .I4(\end_addr_buf_reg[31]_1 [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\end_addr_buf_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31]_1 [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_1 [9]),
        .I4(\end_addr_buf_reg[31]_1 [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\end_addr_buf_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31]_1 [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_1 [6]),
        .I4(\end_addr_buf_reg[31]_1 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31]_1 [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_1 [3]),
        .I4(\end_addr_buf_reg[31]_1 [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31]_1 [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_1 [0]),
        .I4(\end_addr_buf_reg[31]_1 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][40]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(invalid_len_event_reg[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(invalid_len_event_reg[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(invalid_len_event_reg[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(invalid_len_event_reg[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(invalid_len_event_reg[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(invalid_len_event_reg[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(invalid_len_event_reg[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(invalid_len_event_reg[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(invalid_len_event_reg[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(invalid_len_event_reg[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(invalid_len_event_reg[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(invalid_len_event_reg[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(invalid_len_event_reg[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(invalid_len_event_reg[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(invalid_len_event_reg[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(invalid_len_event_reg[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(invalid_len_event_reg[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(invalid_len_event_reg[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(invalid_len_event_reg[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(invalid_len_event_reg[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(invalid_len_event_reg[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(invalid_len_event_reg[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(invalid_len_event_reg[2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_2 ),
        .Q(invalid_len_event_reg[30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_2 ),
        .Q(invalid_len_event_reg[31]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_2 ),
        .Q(invalid_len_event_reg[32]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(invalid_len_event_reg[3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_2 ),
        .Q(invalid_len_event_reg[33]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_2 ),
        .Q(invalid_len_event_reg[34]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_2 ),
        .Q(invalid_len_event_reg[35]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(invalid_len_event_reg[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(invalid_len_event_reg[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(invalid_len_event_reg[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(invalid_len_event_reg[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(invalid_len_event_reg[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(invalid_len_event_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.loop_cnt_reg[5] ,
    p_20_in,
    \sect_addr_buf_reg[0] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[0] ,
    E,
    pop0,
    rreq_handling_reg,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_0,
    Q,
    \sect_cnt_reg[18] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    invalid_len_event_reg2,
    push,
    pout17_out,
    beat_valid,
    \dout_buf_reg[34] ,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.len_cnt_reg[3] ,
    fifo_rreq_valid,
    fifo_burst_ready,
    invalid_len_event,
    fifo_rreq_valid_buf_reg);
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_20_in;
  output [0:0]\sect_addr_buf_reg[0] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_end_buf_reg[1] ;
  output \sect_end_buf_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [0:0]E;
  output pop0;
  output rreq_handling_reg;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input rreq_handling_reg_0;
  input [1:0]Q;
  input [0:0]\sect_cnt_reg[18] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input invalid_len_event_reg2;
  input push;
  input pout17_out;
  input beat_valid;
  input [0:0]\dout_buf_reg[34] ;
  input \bus_wide_gen.last_split ;
  input [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  input fifo_rreq_valid;
  input fifo_burst_ready;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1;
  wire data_vld_i_1__1_n_2;
  wire data_vld_reg_0;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_2;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2__1_n_2;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[3] [1]),
        .I1(\bus_wide_gen.len_cnt_reg[3] [0]),
        .I2(\bus_wide_gen.len_cnt_reg[3] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[3] [2]),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_2),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__1_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid_buf_reg),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[1]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read
   (\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ,
    D,
    SR,
    E,
    rdata_valid,
    \gmem0_addr_read_reg_1960_reg[0] ,
    ap_phi_reg_pp0_iter2_val_reg_400032_out,
    gmem1_AWVALID,
    ram_reg_0,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_ARADDR,
    ARLEN,
    \data_p2_reg[31] ,
    I_RDATA,
    m_axi_gmem0_ARVALID,
    tmp_84_fu_1317_p2,
    \tmp_112_reg_2062_reg[2] ,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    \j_reg_389_reg[7] ,
    ap_rst_n,
    s_ready_t_reg,
    ap_enable_reg_pp0_iter2,
    \tmp_17_reg_1937_reg[0] ,
    \tmp_17_reg_1937_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_112_reg_2062_reg[5] ,
    \tmp_112_reg_2062_reg[5]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_112_reg_2062_reg[5]_1 ,
    ap_reg_ioackin_gmem1_AWREADY,
    tmp_5_reg_1857,
    m_axi_gmem0_RVALID,
    \tmp_6_reg_1861_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_0,
    tmp_110_reg_1946_pp0_iter2_reg,
    tmp_17_reg_1937_pp0_iter2_reg,
    \i_reg_378_reg[3] ,
    ap_clk,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RRESP,
    \gmem0_addr_reg_1865_reg[31] ,
    m_axi_gmem0_ARREADY);
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ;
  output [1:0]D;
  output [0:0]SR;
  output [0:0]E;
  output rdata_valid;
  output [0:0]\gmem0_addr_read_reg_1960_reg[0] ;
  output ap_phi_reg_pp0_iter2_val_reg_400032_out;
  output gmem1_AWVALID;
  output ram_reg_0;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output m_axi_gmem0_RREADY;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output [0:0]\data_p2_reg[31] ;
  output [7:0]I_RDATA;
  output m_axi_gmem0_ARVALID;
  input [7:0]tmp_84_fu_1317_p2;
  input \tmp_112_reg_2062_reg[2] ;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input \j_reg_389_reg[7] ;
  input ap_rst_n;
  input s_ready_t_reg;
  input ap_enable_reg_pp0_iter2;
  input \tmp_17_reg_1937_reg[0] ;
  input \tmp_17_reg_1937_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_112_reg_2062_reg[5] ;
  input \tmp_112_reg_2062_reg[5]_0 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \tmp_112_reg_2062_reg[5]_1 ;
  input ap_reg_ioackin_gmem1_AWREADY;
  input tmp_5_reg_1857;
  input m_axi_gmem0_RVALID;
  input \tmp_6_reg_1861_reg[0] ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input tmp_110_reg_1946_pp0_iter2_reg;
  input tmp_17_reg_1937_pp0_iter2_reg;
  input \i_reg_378_reg[3] ;
  input ap_clk;
  input [32:0]m_axi_gmem0_RLAST;
  input [1:0]m_axi_gmem0_RRESP;
  input [31:0]\gmem0_addr_reg_1865_reg[31] ;
  input m_axi_gmem0_ARREADY;

  wire [3:0]ARLEN;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire [4:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:7]align_len0;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[6] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_phi_reg_pp0_iter2_val_reg_400032_out;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_2 ;
  wire \beat_len_buf[1]_i_3_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_4 ;
  wire \beat_len_buf_reg[1]_i_1_n_5 ;
  wire \beat_len_buf_reg[5]_i_1_n_2 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_4 ;
  wire \beat_len_buf_reg[5]_i_1_n_5 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_5 ;
  wire beat_valid;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_19;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire [11:10]\bus_wide_gen.burst_pack ;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_2_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_2 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_2 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_2_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_2_[1] ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [31:2]data1;
  wire [0:0]\data_p2_reg[31] ;
  wire [34:34]data_pack;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_2_[0] ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[1] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1_n_2;
  wire end_addr_carry__0_i_2_n_2;
  wire end_addr_carry__0_i_3_n_2;
  wire end_addr_carry__0_i_4_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1_n_2;
  wire end_addr_carry__1_i_2_n_2;
  wire end_addr_carry__1_i_3_n_2;
  wire end_addr_carry__1_i_4_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1_n_2;
  wire end_addr_carry__2_i_2_n_2;
  wire end_addr_carry__2_i_3_n_2;
  wire end_addr_carry__2_i_4_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1_n_2;
  wire end_addr_carry__3_i_2_n_2;
  wire end_addr_carry__3_i_3_n_2;
  wire end_addr_carry__3_i_4_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1_n_2;
  wire end_addr_carry__4_i_2_n_2;
  wire end_addr_carry__4_i_3_n_2;
  wire end_addr_carry__4_i_4_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1_n_2;
  wire end_addr_carry__5_i_2_n_2;
  wire end_addr_carry__5_i_3_n_2;
  wire end_addr_carry__5_i_4_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1_n_2;
  wire end_addr_carry__6_i_2_n_2;
  wire end_addr_carry__6_i_3_n_2;
  wire end_addr_carry__6_i_4_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1_n_2;
  wire end_addr_carry_i_2_n_2;
  wire end_addr_carry_i_3_n_2;
  wire end_addr_carry_i_4_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire fifo_burst_ready;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire [42:39]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire [0:0]\gmem0_addr_read_reg_1960_reg[0] ;
  wire [31:0]\gmem0_addr_reg_1865_reg[31] ;
  wire gmem1_AWVALID;
  wire \i_reg_378_reg[3] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \j_reg_389_reg[7] ;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [32:0]m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire push;
  wire ram_reg_0;
  wire rdata_ack_t;
  wire rdata_valid;
  wire rreq_handling_reg_n_2;
  wire rs2f_rreq_ack;
  wire [31:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_2_[0] ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[1] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_end_buf_reg_n_2_[0] ;
  wire \sect_end_buf_reg_n_2_[1] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[0] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[1] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[0] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[1] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire tmp_110_reg_1946_pp0_iter2_reg;
  wire \tmp_112_reg_2062_reg[2] ;
  wire \tmp_112_reg_2062_reg[5] ;
  wire \tmp_112_reg_2062_reg[5]_0 ;
  wire \tmp_112_reg_2062_reg[5]_1 ;
  wire tmp_17_reg_1937_pp0_iter2_reg;
  wire \tmp_17_reg_1937_reg[0] ;
  wire \tmp_17_reg_1937_reg[0]_0 ;
  wire tmp_5_reg_1857;
  wire \tmp_6_reg_1861_reg[0] ;
  wire [7:0]tmp_84_fu_1317_p2;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [3:3]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3],align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5}),
        .CYINIT(fifo_rreq_data[39]),
        .DI({1'b0,fifo_rreq_data[42:40]}),
        .O({align_len0[31],align_len0[10:8]}),
        .S({1'b1,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(1'b1),
        .Q(\align_len_reg_n_2_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_2_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_2_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_2_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_2_[6] ),
        .I1(\start_addr_reg_n_2_[1] ),
        .O(\beat_len_buf[1]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_2_[6] ),
        .I1(\start_addr_reg_n_2_[0] ),
        .O(\beat_len_buf[1]_i_3_n_2 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_2 ,\beat_len_buf_reg[1]_i_1_n_3 ,\beat_len_buf_reg[1]_i_1_n_4 ,\beat_len_buf_reg[1]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_2_[6] ,\align_len_reg_n_2_[6] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_2_[6] ,\align_len_reg_n_2_[6] ,\beat_len_buf[1]_i_2_n_2 ,\beat_len_buf[1]_i_3_n_2 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_2 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_2 ,\beat_len_buf_reg[5]_i_1_n_3 ,\beat_len_buf_reg[5]_i_1_n_4 ,\beat_len_buf_reg[5]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_2_[7] ,\align_len_reg_n_2_[6] ,\align_len_reg_n_2_[6] ,\align_len_reg_n_2_[6] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_2 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_3 ,\beat_len_buf_reg[9]_i_1_n_4 ,\beat_len_buf_reg[9]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_2_[31] ,\align_len_reg_n_2_[10] ,\align_len_reg_n_2_[9] ,\align_len_reg_n_2_[8] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .DI(usedw19_out),
        .Q(usedw_reg),
        .S({buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_54),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_55),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_56),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_58),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_59),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_19),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_53),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .empty_n_reg_0({data_pack,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\q_reg[11] (\bus_wide_gen.burst_pack ),
        .\usedw_reg[7]_0 ({buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_43 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 }),
        .Q({\bus_wide_gen.data_buf_reg_n_2_[23] ,\bus_wide_gen.data_buf_reg_n_2_[22] ,\bus_wide_gen.data_buf_reg_n_2_[21] ,\bus_wide_gen.data_buf_reg_n_2_[20] ,\bus_wide_gen.data_buf_reg_n_2_[19] ,\bus_wide_gen.data_buf_reg_n_2_[18] ,\bus_wide_gen.data_buf_reg_n_2_[17] ,\bus_wide_gen.data_buf_reg_n_2_[16] ,\bus_wide_gen.data_buf_reg_n_2_[15] ,\bus_wide_gen.data_buf_reg_n_2_[14] ,\bus_wide_gen.data_buf_reg_n_2_[13] ,\bus_wide_gen.data_buf_reg_n_2_[12] ,\bus_wide_gen.data_buf_reg_n_2_[11] ,\bus_wide_gen.data_buf_reg_n_2_[10] ,\bus_wide_gen.data_buf_reg_n_2_[9] ,\bus_wide_gen.data_buf_reg_n_2_[8] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.burst_pack ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.fifo_burst_n_43 ),
        .\bus_wide_gen.data_buf_reg[24]_0 (\bus_wide_gen.data_buf_reg_n_2_[24] ),
        .\bus_wide_gen.data_buf_reg[25] (\bus_wide_gen.data_buf_reg_n_2_[25] ),
        .\bus_wide_gen.data_buf_reg[26] (\bus_wide_gen.data_buf_reg_n_2_[26] ),
        .\bus_wide_gen.data_buf_reg[27] (\bus_wide_gen.data_buf_reg_n_2_[27] ),
        .\bus_wide_gen.data_buf_reg[28] (\bus_wide_gen.data_buf_reg_n_2_[28] ),
        .\bus_wide_gen.data_buf_reg[29] (\bus_wide_gen.data_buf_reg_n_2_[29] ),
        .\bus_wide_gen.data_buf_reg[30] (\bus_wide_gen.data_buf_reg_n_2_[30] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg_n_2_[31] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_13),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_45 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_38 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_37 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_44 ),
        .\could_multi_bursts.arlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_35 ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_36 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_vld_reg_0(fifo_rctl_n_3),
        .\dout_buf_reg[16] (buff_rdata_n_19),
        .\dout_buf_reg[17] (buff_rdata_n_53),
        .\dout_buf_reg[18] (buff_rdata_n_54),
        .\dout_buf_reg[19] (buff_rdata_n_55),
        .\dout_buf_reg[20] (buff_rdata_n_56),
        .\dout_buf_reg[21] (buff_rdata_n_57),
        .\dout_buf_reg[22] (buff_rdata_n_58),
        .\dout_buf_reg[23] (buff_rdata_n_59),
        .\dout_buf_reg[34] ({data_pack,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}),
        .empty_n_reg_0(fifo_rctl_n_4),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .pout17_out(pout17_out),
        .push(push),
        .rdata_ack_t(rdata_ack_t),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_2_[1] ,\sect_addr_buf_reg_n_2_[0] }),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_2_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_2_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(m_axi_gmem0_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[0]),
        .I3(ARLEN[1]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(ARLEN[3]),
        .I2(ARLEN[2]),
        .I3(ARLEN[0]),
        .I4(ARLEN[1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem0_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] ,\start_addr_reg_n_2_[1] ,\start_addr_reg_n_2_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_2,end_addr_carry_i_2_n_2,end_addr_carry_i_3_n_2,end_addr_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] ,\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_2,end_addr_carry__0_i_2_n_2,end_addr_carry__0_i_3_n_2,end_addr_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(end_addr_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry__0_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] ,\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_2,end_addr_carry__1_i_2_n_2,end_addr_carry__1_i_3_n_2,end_addr_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__1_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_2,end_addr_carry__2_i_2_n_2,end_addr_carry__2_i_3_n_2,end_addr_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] }),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_2,end_addr_carry__3_i_2_n_2,end_addr_carry__3_i_3_n_2,end_addr_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] }),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_2,end_addr_carry__4_i_2_n_2,end_addr_carry__4_i_3_n_2,end_addr_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] }),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_2,end_addr_carry__5_i_2_n_2,end_addr_carry__5_i_3_n_2,end_addr_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_3,end_addr_carry__6_n_4,end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] }),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_2,end_addr_carry__6_i_2_n_2,end_addr_carry__6_i_3_n_2,end_addr_carry__6_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_2_[1] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_2_[0] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(end_addr_carry_i_4_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(first_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_2_[1] ,\end_addr_buf_reg_n_2_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_13),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.len_cnt_reg__0 [3:0]),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_12),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_rctl_n_5),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_9),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_vld_reg_0(fifo_rctl_n_3),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_4),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_2),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .pout17_out(pout17_out),
        .push(push),
        .rreq_handling_reg(fifo_rctl_n_16),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .\sect_addr_buf_reg[0] (fifo_rctl_n_7),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_end_buf_reg[0] (fifo_rctl_n_11),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_2_[0] ),
        .\sect_end_buf_reg[1] (fifo_rctl_n_10),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_2_[1] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_36 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_35 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.D({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24}),
        .E(fifo_rreq_n_73),
        .Q({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .S({fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27}),
        .SR(SR),
        .\align_len_reg[7] (align_len0[7]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[31] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .\end_addr_buf_reg[31]_0 ({fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}),
        .\end_addr_buf_reg[31]_1 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_2),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_2),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] ,\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] ,\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] ,\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] ,\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] ,\sect_cnt_reg_n_2_[0] }),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(p_0_in_0[18]),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_2_[19] ),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_2_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_2_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_2_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_2_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_2_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .S({buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_2),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_4,p_0_out_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .S({1'b0,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(rreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.D(D[1]),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q(Q[4:2]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_phi_reg_pp0_iter2_val_reg_400032_out(ap_phi_reg_pp0_iter2_val_reg_400032_out),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[0] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 (\ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[1] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[2] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[3] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[4] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[5] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[6] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ),
        .\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] (\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ),
        .ap_reg_ioackin_gmem1_AWREADY(ap_reg_ioackin_gmem1_AWREADY),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[7] ({\bus_wide_gen.data_buf_reg_n_2_[7] ,\bus_wide_gen.data_buf_reg_n_2_[6] ,\bus_wide_gen.data_buf_reg_n_2_[5] ,\bus_wide_gen.data_buf_reg_n_2_[4] ,\bus_wide_gen.data_buf_reg_n_2_[3] ,\bus_wide_gen.data_buf_reg_n_2_[2] ,\bus_wide_gen.data_buf_reg_n_2_[1] ,\bus_wide_gen.data_buf_reg_n_2_[0] }),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\gmem0_addr_read_reg_1960_reg[0] (\gmem0_addr_read_reg_1960_reg[0] ),
        .gmem1_AWVALID(gmem1_AWVALID),
        .\j_reg_389_reg[7] (\j_reg_389_reg[7] ),
        .ram_reg_0(ram_reg_0),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rdata_valid),
        .tmp_110_reg_1946_pp0_iter2_reg(tmp_110_reg_1946_pp0_iter2_reg),
        .\tmp_112_reg_2062_reg[2] (\tmp_112_reg_2062_reg[2] ),
        .\tmp_112_reg_2062_reg[5] (\tmp_112_reg_2062_reg[5] ),
        .\tmp_112_reg_2062_reg[5]_0 (\tmp_112_reg_2062_reg[5]_0 ),
        .\tmp_112_reg_2062_reg[5]_1 (\tmp_112_reg_2062_reg[5]_1 ),
        .tmp_17_reg_1937_pp0_iter2_reg(tmp_17_reg_1937_pp0_iter2_reg),
        .\tmp_17_reg_1937_reg[0] (\tmp_17_reg_1937_reg[0] ),
        .\tmp_17_reg_1937_reg[0]_0 (\tmp_17_reg_1937_reg[0]_0 ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg[0] ),
        .tmp_84_fu_1317_p2(tmp_84_fu_1317_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_7 rs_rreq
       (.D(D[0]),
        .E(\data_p2_reg[31] ),
        .Q(Q[1:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\gmem0_addr_reg_1865_reg[31] (\gmem0_addr_reg_1865_reg[31] ),
        .\i_reg_378_reg[3] (\i_reg_378_reg[3] ),
        .\q_reg[31] (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_2_[0] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_2_[1] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_7));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_73),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\sect_end_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\sect_end_buf_reg_n_2_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .I2(\end_addr_buf_reg_n_2_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .I2(\end_addr_buf_reg_n_2_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .I2(\end_addr_buf_reg_n_2_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .I2(\end_addr_buf_reg_n_2_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .I2(\end_addr_buf_reg_n_2_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .I2(\end_addr_buf_reg_n_2_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .I2(\end_addr_buf_reg_n_2_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .I2(\end_addr_buf_reg_n_2_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .I2(\end_addr_buf_reg_n_2_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .I2(\end_addr_buf_reg_n_2_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[0] ),
        .Q(\start_addr_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[1] ),
        .Q(\start_addr_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_2_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_2_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_7
   (E,
    D,
    \state_reg[0]_0 ,
    \q_reg[31] ,
    SR,
    ap_clk,
    Q,
    \i_reg_378_reg[3] ,
    rs2f_rreq_ack,
    \gmem0_addr_reg_1865_reg[31] );
  output [0:0]E;
  output [0:0]D;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\q_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input \i_reg_378_reg[3] ;
  input rs2f_rreq_ack;
  input [31:0]\gmem0_addr_reg_1865_reg[31] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_2_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [31:0]data_p2;
  wire gmem0_ARREADY;
  wire [31:0]\gmem0_addr_reg_1865_reg[31] ;
  wire \i_reg_378_reg[3] ;
  wire load_p1;
  wire [1:0]next__0;
  wire [31:0]\q_reg[31] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1_n_2 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Q[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(gmem0_ARREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(Q[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2272)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(\i_reg_378_reg[3] ),
        .I2(Q[1]),
        .I3(gmem0_ARREADY),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [0]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [10]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [11]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [12]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [13]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [14]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [15]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [16]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [17]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [18]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [19]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [20]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [21]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [22]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [23]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [24]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [25]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [26]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [27]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [28]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [29]),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [2]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [30]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[31]_i_1 
       (.I0(Q[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [31]),
        .O(\data_p1[31]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [3]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [4]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [5]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [6]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [7]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [8]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_reg_1865_reg[31] [9]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\q_reg[31] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\q_reg[31] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\q_reg[31] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\q_reg[31] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\q_reg[31] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\q_reg[31] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\q_reg[31] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\q_reg[31] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\q_reg[31] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\q_reg[31] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\q_reg[31] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\q_reg[31] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\q_reg[31] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\q_reg[31] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\q_reg[31] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\q_reg[31] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\q_reg[31] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\q_reg[31] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\q_reg[31] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\q_reg[31] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\q_reg[31] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(\q_reg[31] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\q_reg[31] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(\q_reg[31] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_2 ),
        .Q(\q_reg[31] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\q_reg[31] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\q_reg[31] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\q_reg[31] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\q_reg[31] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\q_reg[31] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\q_reg[31] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\q_reg[31] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(Q[1]),
        .I1(gmem0_ARREADY),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem0_addr_reg_1865_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(Q[1]),
        .I1(rs2f_rreq_ack),
        .I2(gmem0_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(gmem0_ARREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(gmem0_ARREADY),
        .I1(Q[1]),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(Q[1]),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ,
    \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ,
    D,
    E,
    \state_reg[0]_0 ,
    \gmem0_addr_read_reg_1960_reg[0] ,
    ap_phi_reg_pp0_iter2_val_reg_400032_out,
    gmem1_AWVALID,
    ram_reg_0,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    \bus_wide_gen.ready_for_data__0 ,
    I_RDATA,
    SR,
    ap_clk,
    tmp_84_fu_1317_p2,
    \tmp_112_reg_2062_reg[2] ,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    \j_reg_389_reg[7] ,
    s_ready_t_reg_0,
    ap_enable_reg_pp0_iter2,
    \tmp_17_reg_1937_reg[0] ,
    \tmp_17_reg_1937_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_112_reg_2062_reg[5] ,
    \tmp_112_reg_2062_reg[5]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_112_reg_2062_reg[5]_1 ,
    ap_reg_ioackin_gmem1_AWREADY,
    tmp_5_reg_1857,
    ap_rst_n,
    \tmp_6_reg_1861_reg[0] ,
    ap_enable_reg_pp0_iter2_reg_0,
    tmp_110_reg_1946_pp0_iter2_reg,
    tmp_17_reg_1937_pp0_iter2_reg,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ;
  output \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ;
  output [0:0]D;
  output [0:0]E;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]\gmem0_addr_read_reg_1960_reg[0] ;
  output ap_phi_reg_pp0_iter2_val_reg_400032_out;
  output gmem1_AWVALID;
  output ram_reg_0;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output \bus_wide_gen.ready_for_data__0 ;
  output [7:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [7:0]tmp_84_fu_1317_p2;
  input \tmp_112_reg_2062_reg[2] ;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input \j_reg_389_reg[7] ;
  input s_ready_t_reg_0;
  input ap_enable_reg_pp0_iter2;
  input \tmp_17_reg_1937_reg[0] ;
  input \tmp_17_reg_1937_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2_reg;
  input \tmp_112_reg_2062_reg[5] ;
  input \tmp_112_reg_2062_reg[5]_0 ;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \tmp_112_reg_2062_reg[5]_1 ;
  input ap_reg_ioackin_gmem1_AWREADY;
  input tmp_5_reg_1857;
  input ap_rst_n;
  input \tmp_6_reg_1861_reg[0] ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input tmp_110_reg_1946_pp0_iter2_reg;
  input tmp_17_reg_1937_pp0_iter2_reg;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_2 ;
  wire [7:0]I_RDATA;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[10]_i_2_n_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_phi_reg_pp0_iter2_val_reg_400032_out;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_4_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ;
  wire \ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_AWREADY_i_2_n_2;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_rst_n;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_2_n_2 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire gmem0_RREADY;
  wire [0:0]\gmem0_addr_read_reg_1960_reg[0] ;
  wire gmem1_AWVALID;
  wire \j_reg_389_reg[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire ram_reg_0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire tmp_110_reg_1946_pp0_iter2_reg;
  wire \tmp_112_reg_2062_reg[2] ;
  wire \tmp_112_reg_2062_reg[5] ;
  wire \tmp_112_reg_2062_reg[5]_0 ;
  wire \tmp_112_reg_2062_reg[5]_1 ;
  wire tmp_17_reg_1937_pp0_iter2_reg;
  wire \tmp_17_reg_1937_reg[0] ;
  wire \tmp_17_reg_1937_reg[0]_0 ;
  wire tmp_5_reg_1857;
  wire \tmp_6_reg_1861_reg[0] ;
  wire [7:0]tmp_84_fu_1317_p2;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(gmem0_RREADY),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\tmp_17_reg_1937_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(gmem0_RREADY));
  LUT6 #(
    .INIT(64'h5555555500004000)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(ap_reg_ioackin_gmem1_AWREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .I3(tmp_5_reg_1857),
        .I4(\FSM_sequential_state[1]_i_3_n_2 ),
        .I5(Q[2]),
        .O(gmem1_AWVALID));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\state_reg[0]_0 ),
        .I1(\tmp_17_reg_1937_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\FSM_sequential_state[1]_i_3_n_2 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0FF2222FFFF2222)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[10]_i_2_n_2 ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[0]),
        .I5(\j_reg_389_reg[7] ),
        .O(D));
  LUT6 #(
    .INIT(64'h00FDFDFDFDFDFDFD)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\tmp_17_reg_1937_reg[0]_0 ),
        .I2(\state_reg[0]_0 ),
        .I3(tmp_5_reg_1857),
        .I4(s_ready_t_reg_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[0]_i_1 
       (.I0(tmp_84_fu_1317_p2[0]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[1]_i_1 
       (.I0(tmp_84_fu_1317_p2[1]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[2]_i_1 
       (.I0(tmp_84_fu_1317_p2[2]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[3]_i_1 
       (.I0(tmp_84_fu_1317_p2[3]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[4]_i_1 
       (.I0(tmp_84_fu_1317_p2[4]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[5]_i_1 
       (.I0(tmp_84_fu_1317_p2[5]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[6]_i_1 
       (.I0(tmp_84_fu_1317_p2[6]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[6] ));
  LUT5 #(
    .INIT(32'h000000A2)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_4_n_2 ),
        .I1(tmp_84_fu_1317_p2[5]),
        .I2(\tmp_112_reg_2062_reg[2] ),
        .I3(tmp_84_fu_1317_p2[6]),
        .I4(tmp_84_fu_1317_p2[7]),
        .O(ap_phi_reg_pp0_iter2_val_reg_400032_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEE0000)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_2 
       (.I0(tmp_84_fu_1317_p2[7]),
        .I1(tmp_84_fu_1317_p2[6]),
        .I2(\tmp_112_reg_2062_reg[2] ),
        .I3(tmp_84_fu_1317_p2[5]),
        .I4(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_4_n_2 ),
        .I5(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_3 
       (.I0(tmp_84_fu_1317_p2[7]),
        .I1(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_4 
       (.I0(\FSM_sequential_state[1]_i_3_n_2 ),
        .I1(s_ready_t_reg_0),
        .I2(\tmp_6_reg_1861_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(tmp_110_reg_1946_pp0_iter2_reg),
        .I5(tmp_17_reg_1937_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hAE00FFFFFF00FF00)) 
    \ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7 
       (.I0(\tmp_112_reg_2062_reg[5] ),
        .I1(\tmp_112_reg_2062_reg[2] ),
        .I2(\tmp_112_reg_2062_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\tmp_112_reg_2062_reg[5]_1 ),
        .I5(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_4_n_2 ),
        .O(\ap_phi_reg_pp0_iter2_val_reg_400[7]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    ap_reg_ioackin_gmem1_AWREADY_i_1
       (.I0(ap_reg_ioackin_gmem1_AWREADY_i_2_n_2),
        .I1(ap_reg_ioackin_gmem1_AWREADY),
        .I2(ap_rst_n),
        .O(ap_reg_ioackin_gmem1_AWREADY_reg));
  LUT5 #(
    .INIT(32'h45555555)) 
    ap_reg_ioackin_gmem1_AWREADY_i_2
       (.I0(Q[2]),
        .I1(\FSM_sequential_state[1]_i_3_n_2 ),
        .I2(tmp_5_reg_1857),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_reg_ioackin_gmem1_AWREADY_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_2 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    \gmem0_addr_read_reg_1960[7]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(\tmp_17_reg_1937_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(\gmem0_addr_read_reg_1960_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_30
       (.I0(\tmp_17_reg_1937_reg[0]_0 ),
        .I1(\state_reg[0]_0 ),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(gmem0_RREADY),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(gmem0_RREADY),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000B0B0B0)) 
    \tmp_cast_reg_1965[11]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(s_ready_t_reg_0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\tmp_17_reg_1937_reg[0] ),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi
   (ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter31,
    D,
    E,
    \reg_593_reg[0] ,
    \reg_586_reg[0] ,
    \reg_586_pp0_iter1_reg_reg[7] ,
    \Y_0_read_1_reg_230_reg[0] ,
    \Y_0_read_1_reg_230_reg[0]_0 ,
    ce0,
    ce1,
    \reg_586_pp0_iter1_reg_reg[7]_0 ,
    SR,
    \tmp_65_reg_1986_reg[0] ,
    \reg_607_reg[0] ,
    \reg_600_reg[0] ,
    reg_6530,
    \tmp_68_reg_2016_reg[0] ,
    gmem1_BVALID,
    WEA,
    ap_done,
    ap_reg_ioackin_gmem1_WREADY_reg,
    m_axi_gmem1_RREADY,
    \j2_reg_418_reg[10] ,
    m_axi_gmem1_AWADDR,
    AWLEN,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_WLAST,
    ap_CS_fsm_state9,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    \i_reg_378_reg[3] ,
    ap_reg_ioackin_gmem1_AWREADY,
    I_RVALID,
    ap_enable_reg_pp0_iter0_reg,
    tmp_5_reg_1857,
    \ap_CS_fsm_reg[23] ,
    \tmp_17_reg_1937_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[20] ,
    ap_reg_ioackin_gmem1_WREADY,
    \tmp_110_reg_1946_reg[0] ,
    \tmp_6_reg_1861_reg[0] ,
    \tmp_17_reg_1937_reg[0]_0 ,
    \tmp_6_reg_1861_reg[0]_0 ,
    \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ,
    \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \j2_reg_418_reg[9] ,
    ap_NS_fsm142_out,
    ap_start,
    \tmp_13_reg_1871_reg[29] ,
    \gmem1_addr_reg_2068_reg[29] ,
    \val_1_reg_529_reg[7] ,
    ap_phi_reg_pp0_iter2_val_reg_400,
    m_axi_gmem1_RVALID,
    ap_clk,
    ap_rst_n_inv,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_AWREADY,
    gmem1_AWVALID,
    m_axi_gmem1_BVALID);
  output ap_enable_reg_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter31;
  output [7:0]D;
  output [0:0]E;
  output \reg_593_reg[0] ;
  output [0:0]\reg_586_reg[0] ;
  output [0:0]\reg_586_pp0_iter1_reg_reg[7] ;
  output [0:0]\Y_0_read_1_reg_230_reg[0] ;
  output [0:0]\Y_0_read_1_reg_230_reg[0]_0 ;
  output ce0;
  output ce1;
  output \reg_586_pp0_iter1_reg_reg[7]_0 ;
  output [0:0]SR;
  output [0:0]\tmp_65_reg_1986_reg[0] ;
  output [0:0]\reg_607_reg[0] ;
  output [0:0]\reg_600_reg[0] ;
  output reg_6530;
  output [0:0]\tmp_68_reg_2016_reg[0] ;
  output gmem1_BVALID;
  output [0:0]WEA;
  output ap_done;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output m_axi_gmem1_RREADY;
  output [0:0]\j2_reg_418_reg[10] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]AWLEN;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_AWVALID;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_BREADY;
  output m_axi_gmem1_WLAST;
  input ap_CS_fsm_state9;
  input ap_enable_reg_pp0_iter2;
  input [19:0]Q;
  input ap_enable_reg_pp0_iter3_reg_0;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input \i_reg_378_reg[3] ;
  input ap_reg_ioackin_gmem1_AWREADY;
  input I_RVALID;
  input ap_enable_reg_pp0_iter0_reg;
  input tmp_5_reg_1857;
  input \ap_CS_fsm_reg[23] ;
  input \tmp_17_reg_1937_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[20] ;
  input ap_reg_ioackin_gmem1_WREADY;
  input \tmp_110_reg_1946_reg[0] ;
  input \tmp_6_reg_1861_reg[0] ;
  input \tmp_17_reg_1937_reg[0]_0 ;
  input \tmp_6_reg_1861_reg[0]_0 ;
  input \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  input \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\j2_reg_418_reg[9] ;
  input ap_NS_fsm142_out;
  input ap_start;
  input [29:0]\tmp_13_reg_1871_reg[29] ;
  input [29:0]\gmem1_addr_reg_2068_reg[29] ;
  input [7:0]\val_1_reg_529_reg[7] ;
  input [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  input m_axi_gmem1_RVALID;
  input ap_clk;
  input ap_rst_n_inv;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_AWREADY;
  input gmem1_AWVALID;
  input m_axi_gmem1_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire I_RVALID;
  wire [19:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]\Y_0_read_1_reg_230_reg[0] ;
  wire [0:0]\Y_0_read_1_reg_230_reg[0]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_CS_fsm_state9;
  wire ap_NS_fsm142_out;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter31;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bus_write_n_70;
  wire bus_write_n_71;
  wire ce0;
  wire ce1;
  wire gmem1_AWVALID;
  wire gmem1_BVALID;
  wire [29:0]\gmem1_addr_reg_2068_reg[29] ;
  wire \i_reg_378_reg[3] ;
  wire [0:0]\j2_reg_418_reg[10] ;
  wire [0:0]\j2_reg_418_reg[9] ;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [1:0]p_0_in;
  wire [0:0]\reg_586_pp0_iter1_reg_reg[7] ;
  wire \reg_586_pp0_iter1_reg_reg[7]_0 ;
  wire [0:0]\reg_586_reg[0] ;
  wire \reg_593_reg[0] ;
  wire [0:0]\reg_600_reg[0] ;
  wire [0:0]\reg_607_reg[0] ;
  wire reg_6530;
  wire [1:0]throttl_cnt_reg;
  wire \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  wire \tmp_110_reg_1946_reg[0] ;
  wire [29:0]\tmp_13_reg_1871_reg[29] ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  wire \tmp_17_reg_1937_reg[0] ;
  wire \tmp_17_reg_1937_reg[0]_0 ;
  wire tmp_5_reg_1857;
  wire [0:0]\tmp_65_reg_1986_reg[0] ;
  wire [0:0]\tmp_68_reg_2016_reg[0] ;
  wire \tmp_6_reg_1861_reg[0] ;
  wire \tmp_6_reg_1861_reg[0]_0 ;
  wire [7:0]\val_1_reg_529_reg[7] ;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .I_RVALID(I_RVALID),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .\Y_0_read_1_reg_230_reg[0] (\Y_0_read_1_reg_230_reg[0] ),
        .\Y_0_read_1_reg_230_reg[0]_0 (\Y_0_read_1_reg_230_reg[0]_0 ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_NS_fsm142_out(ap_NS_fsm142_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_0),
        .ap_phi_reg_pp0_iter2_val_reg_400(ap_phi_reg_pp0_iter2_val_reg_400),
        .ap_reg_ioackin_gmem1_AWREADY(ap_reg_ioackin_gmem1_AWREADY),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ce0(ce0),
        .ce1(ce1),
        .empty_n_reg(gmem1_BVALID),
        .gmem1_AWVALID(gmem1_AWVALID),
        .\gmem1_addr_reg_2068_reg[29] (\gmem1_addr_reg_2068_reg[29] ),
        .\i_reg_378_reg[3] (\i_reg_378_reg[3] ),
        .\j2_reg_418_reg[10] (\j2_reg_418_reg[10] ),
        .\j2_reg_418_reg[9] (\j2_reg_418_reg[9] ),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .\m_axi_gmem1_AWLEN[3] (AWLEN),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .\reg_586_pp0_iter1_reg_reg[7] (\reg_586_pp0_iter1_reg_reg[7] ),
        .\reg_586_pp0_iter1_reg_reg[7]_0 (\reg_586_pp0_iter1_reg_reg[7]_0 ),
        .\reg_586_reg[0] (\reg_586_reg[0] ),
        .\reg_593_reg[0] (\reg_593_reg[0] ),
        .\reg_600_reg[0] (\reg_600_reg[0] ),
        .\reg_607_pp0_iter1_reg_reg[0] (ap_enable_reg_pp0_iter31),
        .\reg_607_reg[0] (\reg_607_reg[0] ),
        .reg_6530(reg_6530),
        .\throttl_cnt_reg[1] (p_0_in),
        .\throttl_cnt_reg[1]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[5] (wreq_throttl_n_5),
        .\throttl_cnt_reg[6] (wreq_throttl_n_6),
        .\throttl_cnt_reg[7] (bus_write_n_70),
        .\throttl_cnt_reg[7]_0 (bus_write_n_71),
        .\tmp_110_reg_1946_pp0_iter1_reg_reg[0] (\tmp_110_reg_1946_pp0_iter1_reg_reg[0] ),
        .\tmp_110_reg_1946_reg[0] (\tmp_110_reg_1946_reg[0] ),
        .\tmp_13_reg_1871_reg[29] (\tmp_13_reg_1871_reg[29] ),
        .\tmp_17_reg_1937_pp0_iter1_reg_reg[0] (\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .\tmp_17_reg_1937_reg[0] (\tmp_17_reg_1937_reg[0] ),
        .\tmp_17_reg_1937_reg[0]_0 (\tmp_17_reg_1937_reg[0]_0 ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_65_reg_1986_reg[0] (\tmp_65_reg_1986_reg[0] ),
        .\tmp_68_reg_2016_reg[0] (\tmp_68_reg_2016_reg[0] ),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg[0] ),
        .\tmp_6_reg_1861_reg[0]_0 (\tmp_6_reg_1861_reg[0]_0 ),
        .\val_1_reg_529_reg[7] (\val_1_reg_529_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:2]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_70),
        .Q(throttl_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_71),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_5),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer
   (gmem1_WREADY,
    data_valid,
    ap_enable_reg_pp0_iter3_reg,
    \reg_607_pp0_iter1_reg_reg[0] ,
    ram_reg_0,
    WEA,
    \ap_CS_fsm_reg[11] ,
    D,
    \j2_reg_418_reg[10] ,
    E,
    pop0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    WEBWE,
    ap_rst_n_inv,
    ap_CS_fsm_state9,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \tmp_17_reg_1937_reg[0] ,
    empty_n_reg_0,
    tmp_5_reg_1857,
    ap_reg_ioackin_gmem1_WREADY,
    \j2_reg_418_reg[9] ,
    ap_NS_fsm142_out,
    \val_1_reg_529_reg[7] ,
    ap_phi_reg_pp0_iter2_val_reg_400,
    push,
    m_axi_gmem1_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    burst_valid);
  output gmem1_WREADY;
  output data_valid;
  output ap_enable_reg_pp0_iter3_reg;
  output \reg_607_pp0_iter1_reg_reg[0] ;
  output ram_reg_0;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[11] ;
  output [1:0]D;
  output [0:0]\j2_reg_418_reg[10] ;
  output [0:0]E;
  output pop0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_CS_fsm_state9;
  input ap_enable_reg_pp0_iter2;
  input [8:0]Q;
  input ap_enable_reg_pp0_iter3_reg_0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input \tmp_17_reg_1937_reg[0] ;
  input empty_n_reg_0;
  input tmp_5_reg_1857;
  input ap_reg_ioackin_gmem1_WREADY;
  input [0:0]\j2_reg_418_reg[9] ;
  input ap_NS_fsm142_out;
  input [7:0]\val_1_reg_529_reg[7] ;
  input [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  input push;
  input m_axi_gmem1_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input burst_valid;

  wire [1:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[12]_i_2_n_2 ;
  wire \ap_CS_fsm[35]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_CS_fsm_state9;
  wire ap_NS_fsm142_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[32]_i_1_n_2 ;
  wire \dout_buf[33]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[35]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__0_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_i_3__1_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_n_2;
  wire full_n_i_1__3_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_i_3__2_n_2;
  wire gmem1_WREADY;
  wire [0:0]\j2_reg_418_reg[10] ;
  wire [0:0]\j2_reg_418_reg[9] ;
  wire m_axi_gmem1_WREADY;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_11__0_n_2;
  wire mem_reg_i_12__0_n_2;
  wire mem_reg_i_13__0_n_2;
  wire mem_reg_i_14__0_n_2;
  wire mem_reg_i_15_n_2;
  wire mem_reg_i_16_n_2;
  wire mem_reg_i_18_n_2;
  wire mem_reg_i_19_n_2;
  wire mem_reg_i_9__0_n_2;
  wire pop;
  wire pop0;
  wire \pout[2]_i_4_n_2 ;
  wire push;
  wire [35:0]q_buf;
  wire [35:24]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[3]_i_1_n_2 ;
  wire \raddr[4]_i_1_n_2 ;
  wire \raddr[7]_i_2_n_2 ;
  wire ram_reg_0;
  wire \reg_607_pp0_iter1_reg_reg[0] ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \tmp_17_reg_1937_reg[0] ;
  wire tmp_5_reg_1857;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[4]_i_2__0_n_2 ;
  wire \usedw[4]_i_3__0_n_2 ;
  wire \usedw[4]_i_4__0_n_2 ;
  wire \usedw[4]_i_5__0_n_2 ;
  wire \usedw[4]_i_6_n_2 ;
  wire \usedw[7]_i_1__0_n_2 ;
  wire \usedw[7]_i_3_n_2 ;
  wire \usedw[7]_i_4_n_2 ;
  wire \usedw[7]_i_5__0_n_2 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_4 ;
  wire \usedw_reg[7]_i_2_n_5 ;
  wire \usedw_reg[7]_i_2_n_7 ;
  wire \usedw_reg[7]_i_2_n_8 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]\val_1_reg_529_reg[7] ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__1_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFD00FDFD)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY),
        .I3(empty_n_reg_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'h80A000A08AAA8AAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[12]_i_2_n_2 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(tmp_5_reg_1857),
        .I4(empty_n_reg_0),
        .I5(ap_enable_reg_pp0_iter3_reg_0),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .O(\ap_CS_fsm[12]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hAAFB)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(\j2_reg_418_reg[9] ),
        .I1(\ap_CS_fsm[35]_i_2_n_2 ),
        .I2(ap_NS_fsm142_out),
        .I3(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAAAAFFFB)) 
    \ap_CS_fsm[35]_i_2 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(ap_reg_ioackin_gmem1_WREADY),
        .I3(gmem1_WREADY),
        .I4(Q[6]),
        .O(\ap_CS_fsm[35]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_CS_fsm_state9),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[3]),
        .I3(\reg_607_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem1_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(burst_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(m_axi_gmem1_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(burst_valid),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2__1_n_2),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3__1_n_2),
        .O(empty_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_2),
        .I2(push),
        .I3(pop),
        .I4(gmem1_WREADY),
        .O(full_n_i_1__3_n_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[2]),
        .I4(full_n_i_3__2_n_2),
        .O(full_n_i_2__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(gmem1_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \j2_reg_418[10]_i_2 
       (.I0(ap_reg_ioackin_gmem1_WREADY),
        .I1(gmem1_WREADY),
        .I2(Q[7]),
        .O(\j2_reg_418_reg[10] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({mem_reg_i_9__0_n_2,mem_reg_i_10__0_n_2,mem_reg_i_11__0_n_2,mem_reg_i_12__0_n_2,mem_reg_i_13__0_n_2,mem_reg_i_14__0_n_2,mem_reg_i_15_n_2,mem_reg_i_16_n_2,mem_reg_i_9__0_n_2,mem_reg_i_10__0_n_2,mem_reg_i_11__0_n_2,mem_reg_i_12__0_n_2,mem_reg_i_13__0_n_2,mem_reg_i_14__0_n_2,mem_reg_i_15_n_2,mem_reg_i_16_n_2}),
        .DIBDI({mem_reg_i_9__0_n_2,mem_reg_i_10__0_n_2,mem_reg_i_11__0_n_2,mem_reg_i_12__0_n_2,mem_reg_i_13__0_n_2,mem_reg_i_14__0_n_2,mem_reg_i_15_n_2,mem_reg_i_16_n_2,mem_reg_i_9__0_n_2,mem_reg_i_10__0_n_2,mem_reg_i_11__0_n_2,mem_reg_i_12__0_n_2,mem_reg_i_13__0_n_2,mem_reg_i_14__0_n_2,mem_reg_i_15_n_2,mem_reg_i_16_n_2}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem1_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_10__0
       (.I0(\val_1_reg_529_reg[7] [6]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[6]),
        .O(mem_reg_i_10__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_11__0
       (.I0(\val_1_reg_529_reg[7] [5]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[5]),
        .O(mem_reg_i_11__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_12__0
       (.I0(\val_1_reg_529_reg[7] [4]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[4]),
        .O(mem_reg_i_12__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_13__0
       (.I0(\val_1_reg_529_reg[7] [3]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[3]),
        .O(mem_reg_i_13__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_14__0
       (.I0(\val_1_reg_529_reg[7] [2]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[2]),
        .O(mem_reg_i_14__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_15
       (.I0(\val_1_reg_529_reg[7] [1]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[1]),
        .O(mem_reg_i_15_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_16
       (.I0(\val_1_reg_529_reg[7] [0]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[0]),
        .O(mem_reg_i_16_n_2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_18
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_18_n_2));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_19
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_19_n_2));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1__0
       (.I0(mem_reg_i_18_n_2),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_18_n_2),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_19_n_2),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5__0
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem1_WREADY),
        .I5(empty_n_reg_n_2),
        .O(rnext[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_9__0
       (.I0(\val_1_reg_529_reg[7] [7]),
        .I1(Q[7]),
        .I2(ap_phi_reg_pp0_iter2_val_reg_400[7]),
        .O(mem_reg_i_9__0_n_2));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \pout[2]_i_3 
       (.I0(\pout[2]_i_4_n_2 ),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(tmp_5_reg_1857),
        .I3(Q[1]),
        .I4(Q[8]),
        .I5(empty_n_reg_0),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \pout[2]_i_4 
       (.I0(ap_reg_ioackin_gmem1_WREADY),
        .I1(gmem1_WREADY),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\pout[2]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_16_n_2),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_15_n_2),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_14__0_n_2),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_13__0_n_2),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_12__0_n_2),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_11__0_n_2),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_10__0_n_2),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_9__0_n_2),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_18_n_2),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_29
       (.I0(\reg_607_pp0_iter1_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_17_reg_1937_reg[0] ),
        .O(WEA));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_32
       (.I0(\reg_607_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hA200A2A2AAAAAAAA)) 
    \reg_600_pp0_iter1_reg[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm[12]_i_2_n_2 ),
        .I3(empty_n_reg_0),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(tmp_5_reg_1857),
        .O(\reg_607_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__1_n_2),
        .I1(push),
        .I2(usedw_reg__0[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[4]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h22A2FFFFDD5D0000)) 
    \usedw[7]_i_1__0 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_WREADY),
        .I4(empty_n_reg_n_2),
        .I5(push),
        .O(\usedw[7]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 ,\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2__0_n_2 }),
        .O({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .S({\usedw[4]_i_3__0_n_2 ,\usedw[4]_i_4__0_n_2 ,\usedw[4]_i_5__0_n_2 ,\usedw[4]_i_6_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_i_2_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_i_2_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw_reg[7]_i_2_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_4 ,\usedw_reg[7]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_7 ,\usedw_reg[7]_i_2_n_8 ,\usedw_reg[7]_i_2_n_9 }),
        .S({1'b0,\usedw[7]_i_3_n_2 ,\usedw[7]_i_4_n_2 ,\usedw[7]_i_5__0_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0
   (m_axi_gmem1_RREADY,
    \bus_equal_gen.rdata_valid_t_reg ,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t);
  output m_axi_gmem1_RREADY;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire dout_valid_i_1__1_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__2_n_2;
  wire empty_n_i_3__2_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__4_n_2;
  wire full_n_i_2__7_n_2;
  wire full_n_i_3__3_n_2;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__1_n_2 ;
  wire \usedw[4]_i_2_n_2 ;
  wire \usedw[4]_i_3_n_2 ;
  wire \usedw[4]_i_4_n_2 ;
  wire \usedw[4]_i_5_n_2 ;
  wire \usedw[4]_i_6__0_n_2 ;
  wire \usedw[7]_i_1__1_n_2 ;
  wire \usedw[7]_i_3__0_n_2 ;
  wire \usedw[7]_i_4__0_n_2 ;
  wire \usedw[7]_i_5_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_2 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_4 ;
  wire \usedw_reg[7]_i_2__0_n_5 ;
  wire \usedw_reg[7]_i_2__0_n_7 ;
  wire \usedw_reg[7]_i_2__0_n_8 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_2),
        .O(dout_valid_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_2),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_2),
        .I1(empty_n_i_3__2_n_2),
        .I2(pop),
        .I3(m_axi_gmem1_RVALID),
        .I4(m_axi_gmem1_RREADY),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[2]),
        .O(empty_n_i_2__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__2
       (.I0(usedw_reg__0[0]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[1]),
        .O(empty_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_2),
        .I2(full_n_i_3__3_n_2),
        .I3(m_axi_gmem1_RREADY),
        .I4(m_axi_gmem1_RVALID),
        .I5(pop),
        .O(full_n_i_1__4_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__7
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[3]),
        .O(full_n_i_2__7_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[0]),
        .I3(usedw_reg__0[1]),
        .O(full_n_i_3__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__1
       (.I0(empty_n_reg_n_2),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(m_axi_gmem1_RREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_gmem1_RVALID),
        .I3(m_axi_gmem1_RREADY),
        .O(\usedw[4]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \usedw[7]_i_1__1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_2),
        .I4(m_axi_gmem1_RREADY),
        .I5(m_axi_gmem1_RVALID),
        .O(\usedw[7]_i_1__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw[0]_i_1__1_n_2 ),
        .Q(usedw_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_9 ),
        .Q(usedw_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_8 ),
        .Q(usedw_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[4]_i_1__0_n_6 ),
        .Q(usedw_reg__0[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_2 ,\usedw_reg[4]_i_1__0_n_3 ,\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_2 }),
        .O({\usedw_reg[4]_i_1__0_n_6 ,\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 }),
        .S({\usedw[4]_i_3_n_2 ,\usedw[4]_i_4_n_2 ,\usedw[4]_i_5_n_2 ,\usedw[4]_i_6__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[7]_i_2__0_n_9 ),
        .Q(usedw_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[7]_i_2__0_n_8 ),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[7]_i_2__0_n_7 ),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_2 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_4 ,\usedw_reg[7]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_7 ,\usedw_reg[7]_i_2__0_n_8 ,\usedw_reg[7]_i_2__0_n_9 }),
        .S({1'b0,\usedw[7]_i_3__0_n_2 ,\usedw[7]_i_4__0_n_2 ,\usedw[7]_i_5_n_2 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    SR,
    in,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    invalid_len_event_reg2,
    \could_multi_bursts.next_loop ,
    Q,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem1_WREADY,
    data_valid,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    push,
    m_axi_gmem1_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]SR;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[0] ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input \could_multi_bursts.next_loop ;
  input [7:0]Q;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_gmem1_WREADY;
  input data_valid;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input push;
  input m_axi_gmem1_WLAST;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_i_5_n_2 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_2 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_2 ;
  wire \could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__4_n_2;
  wire fifo_burst_ready;
  wire full_n_i_1__5_n_2;
  wire full_n_i_2__8_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_i_4_n_2;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire next_burst;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [3:0]q;
  wire [9:0]\sect_len_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem1_WLAST),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem1_WREADY),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'h00000041)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ),
        .I1(Q[0]),
        .I2(q[0]),
        .I3(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ),
        .I4(\bus_equal_gen.WLAST_Dummy_i_5_n_2 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[2]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(Q[3]),
        .I2(q[1]),
        .I3(Q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \bus_equal_gen.WLAST_Dummy_i_5 
       (.I0(burst_valid),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem1_WREADY),
        .I3(data_valid),
        .O(\bus_equal_gen.WLAST_Dummy_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[9] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_2 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_2 ),
        .O(\could_multi_bursts.awlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(empty_n_i_1__4_n_2),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__4
       (.I0(next_burst),
        .I1(burst_valid),
        .O(empty_n_i_1__4_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_2),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__5
       (.I0(full_n_i_2__8_n_2),
        .I1(ap_rst_n),
        .I2(fifo_burst_ready),
        .I3(\pout_reg_n_2_[2] ),
        .I4(full_n_i_3__0_n_2),
        .I5(full_n_i_4_n_2),
        .O(full_n_i_1__5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__8
       (.I0(empty_n_i_1__4_n_2),
        .I1(data_vld_reg_n_2),
        .O(full_n_i_2__8_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_i_3__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    full_n_i_4
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(empty_n_i_1__4_n_2),
        .I3(data_vld_reg_n_2),
        .O(full_n_i_4_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[2] ),
        .I2(empty_n_i_1__4_n_2),
        .I3(data_vld_reg_n_2),
        .I4(push),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_2),
        .I2(empty_n_i_1__4_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_2),
        .I2(empty_n_i_1__4_n_2),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_2),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_2),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_2),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__4_n_2),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    SR,
    invalid_len_event_reg,
    \end_addr_buf_reg[31] ,
    invalid_len_event_reg_0,
    S,
    \align_len_reg[9] ,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    ap_rst_n_inv,
    E,
    ap_clk,
    wreq_handling_reg,
    ap_rst_n,
    Q,
    wreq_handling_reg_0,
    CO,
    \could_multi_bursts.sect_handling_reg ,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    fifo_wreq_valid_buf_reg,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31]_0 ,
    \data_p1_reg[39] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]SR;
  output invalid_len_event_reg;
  output \end_addr_buf_reg[31] ;
  output [34:0]invalid_len_event_reg_0;
  output [2:0]S;
  output [1:0]\align_len_reg[9] ;
  output [3:0]\start_addr_reg[2] ;
  output [2:0]\start_addr_reg[2]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input [0:0]wreq_handling_reg;
  input ap_rst_n;
  input [0:0]Q;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg ;
  input \sect_len_buf_reg[7] ;
  input [0:0]\could_multi_bursts.AWVALID_Dummy_reg ;
  input fifo_wreq_valid_buf_reg;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input [31:0]\data_p1_reg[39] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [1:0]\align_len_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]\could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [31:0]\data_p1_reg[39] ;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire \end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__6_n_2;
  wire full_n_i_2__5_n_2;
  wire invalid_len_event_reg;
  wire [34:0]invalid_len_event_reg_0;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][39]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][40]_srl5_n_2 ;
  wire \mem_reg[4][41]_srl5_n_2 ;
  wire \mem_reg[4][42]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[2]_i_2_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[7] ;
  wire [3:0]\start_addr_reg[2] ;
  wire [2:0]\start_addr_reg[2]_0 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT3 #(
    .INIT(8'h8F)) 
    \align_len[31]_i_1__0 
       (.I0(invalid_len_event_reg),
        .I1(wreq_handling_reg),
        .I2(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(data_vld_reg_n_2),
        .I5(\pout[2]_i_2_n_2 ),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .O(\end_addr_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hDF5FFF5FFF55FF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_2),
        .I2(\pout[2]_i_2_n_2 ),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_2),
        .O(full_n_i_1__6_n_2));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .O(full_n_i_2__5_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_2),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(invalid_len_event_reg_0[34]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(invalid_len_event_reg_0[33]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(invalid_len_event_reg_0[32]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(invalid_len_event_reg_0[31]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(invalid_len_event_reg_0[30]),
        .O(\align_len_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_reg_0[31]),
        .I1(invalid_len_event_reg_0[32]),
        .I2(invalid_len_event_reg_0[30]),
        .I3(fifo_wreq_valid),
        .I4(invalid_len_event_reg_0[34]),
        .I5(invalid_len_event_reg_0[33]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\start_addr_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(\sect_cnt_reg[19] [16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\start_addr_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [13]),
        .I3(\end_addr_buf_reg[31]_0 [13]),
        .I4(\sect_cnt_reg[19] [12]),
        .I5(\end_addr_buf_reg[31]_0 [12]),
        .O(\start_addr_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg[31]_0 [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31]_0 [10]),
        .O(\start_addr_reg[2] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31]_0 [6]),
        .I2(\sect_cnt_reg[19] [7]),
        .I3(\end_addr_buf_reg[31]_0 [7]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\start_addr_reg[2] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31]_0 [4]),
        .O(\start_addr_reg[2] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(\end_addr_buf_reg[31]_0 [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\end_addr_buf_reg[31]_0 [1]),
        .I5(\sect_cnt_reg[19] [1]),
        .O(\start_addr_reg[2] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [30]),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [31]),
        .Q(\mem_reg[4][39]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [31]),
        .Q(\mem_reg[4][40]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [31]),
        .Q(\mem_reg[4][41]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [31]),
        .Q(\mem_reg[4][42]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_2 ),
        .I1(data_vld_reg_n_2),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(push),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(data_vld_reg_n_2),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(data_vld_reg_n_2),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8808080888088808)) 
    \pout[2]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(\pout[2]_i_2_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(invalid_len_event_reg_0[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_5
   (rs2f_rreq_ack,
    ap_clk,
    ap_rst_n);
  output rs2f_rreq_ack;
  input ap_clk;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire full_n_i_1__9_n_2;
  wire rs2f_rreq_ack;

  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_1__9
       (.I0(rs2f_rreq_ack),
        .I1(ap_rst_n),
        .O(full_n_i_1__9_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1
   (E,
    \could_multi_bursts.next_loop ,
    \sect_cnt_reg[0] ,
    \sect_len_buf_reg[9] ,
    SR,
    empty_n_reg_0,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.last_sect_buf_reg ,
    wreq_handling_reg,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    push,
    D,
    next_wreq,
    invalid_len_event_reg2_reg,
    next_resp0,
    full_n_reg_0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    ap_rst_n_inv,
    wreq_handling_reg_0,
    CO,
    \could_multi_bursts.sect_handling_reg_0 ,
    \sect_len_buf_reg[7] ,
    fifo_wreq_valid,
    next_resp,
    fifo_wreq_valid_buf_reg,
    \start_addr_buf_reg[31] ,
    ap_rst_n,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    invalid_len_event_reg2,
    \throttl_cnt_reg[5] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0]_0 ,
    empty_n_reg_1,
    fifo_burst_ready,
    m_axi_gmem1_BVALID,
    full_n_reg_1,
    pop0,
    data_vld_reg_0);
  output [0:0]E;
  output \could_multi_bursts.next_loop ;
  output [0:0]\sect_cnt_reg[0] ;
  output \sect_len_buf_reg[9] ;
  output [0:0]SR;
  output [0:0]empty_n_reg_0;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output wreq_handling_reg;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output push;
  output [19:0]D;
  output next_wreq;
  output [0:0]invalid_len_event_reg2_reg;
  output next_resp0;
  output full_n_reg_0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input ap_rst_n_inv;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \sect_len_buf_reg[7] ;
  input fifo_wreq_valid;
  input next_resp;
  input fifo_wreq_valid_buf_reg;
  input [0:0]\start_addr_buf_reg[31] ;
  input ap_rst_n;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[5] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0]_0 ;
  input empty_n_reg_1;
  input fifo_burst_ready;
  input m_axi_gmem1_BVALID;
  input full_n_reg_1;
  input pop0;
  input data_vld_reg_0;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_0;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__3_n_2;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__7_n_2;
  wire full_n_i_2__3_n_2;
  wire full_n_i_3__4_n_2;
  wire full_n_i_4__2_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire invalid_len_event_reg2;
  wire [0:0]invalid_len_event_reg2_reg;
  wire m_axi_gmem1_BVALID;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire \pout[3]_i_3__0_n_2 ;
  wire \pout[3]_i_4__0_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[0]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[9] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire \throttl_cnt_reg[5] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'h5DDD5D5D00000000)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_wreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\throttl_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'hFFFFF75508AA0000)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(CO),
        .I5(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h08AAFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[7] ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__4
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_2));
  LUT6 #(
    .INIT(64'h5DFF5555FFFFFFFF)) 
    empty_n_i_1__5
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(CO),
        .I5(fifo_wreq_valid),
        .O(empty_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000005DDD5D5D)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(empty_n_reg_1),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__7
       (.I0(full_n_i_2__3_n_2),
        .I1(ap_rst_n),
        .I2(fifo_resp_ready),
        .I3(full_n_i_3__4_n_2),
        .I4(pout_reg__0[1]),
        .I5(full_n_i_4__2_n_2),
        .O(full_n_i_1__7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_2),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(full_n_i_2__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    full_n_i_3__4
       (.I0(data_vld_reg_n_2),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pout_reg__0[0]),
        .O(full_n_i_3__4_n_2));
  LUT3 #(
    .INIT(8'h20)) 
    full_n_i_4__0
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_0),
        .O(full_n_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__2
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .O(full_n_i_4__2_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    invalid_len_event_reg2_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem1_BVALID),
        .I4(full_n_reg_1),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__0 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__0 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(full_n_reg_1),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_2),
        .I4(\pout[3]_i_3__0_n_2 ),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4__0_n_2 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_2),
        .O(\pout[3]_i_4__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000008AAFFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\start_addr_buf_reg[31] ),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h5DFF5DFF5DFF08AA)) 
    \sect_cnt[19]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_wreq_valid),
        .I5(fifo_wreq_valid_buf_reg),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFA200FFFFAAAA)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(CO),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2
   (m_axi_gmem1_BREADY,
    \pout_reg[2]_0 ,
    empty_n_reg_0,
    D,
    \tmp_65_reg_1986_reg[0] ,
    \reg_607_reg[0] ,
    \reg_600_reg[0] ,
    reg_6530,
    \tmp_68_reg_2016_reg[0] ,
    WEBWE,
    ap_done,
    ap_reg_ioackin_gmem1_WREADY_reg,
    push,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[9] ,
    \tmp_110_reg_1946_reg[0] ,
    tmp_5_reg_1857,
    \tmp_6_reg_1861_reg[0] ,
    \tmp_17_reg_1937_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \tmp_6_reg_1861_reg[0]_0 ,
    \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ,
    \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem1_WREADY,
    gmem1_WREADY,
    ap_start,
    ap_rst_n,
    push_0,
    pop0,
    data_vld_reg_0);
  output m_axi_gmem1_BREADY;
  output \pout_reg[2]_0 ;
  output empty_n_reg_0;
  output [2:0]D;
  output [0:0]\tmp_65_reg_1986_reg[0] ;
  output [0:0]\reg_607_reg[0] ;
  output [0:0]\reg_600_reg[0] ;
  output reg_6530;
  output [0:0]\tmp_68_reg_2016_reg[0] ;
  output [0:0]WEBWE;
  output ap_done;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter2;
  input [10:0]Q;
  input ap_enable_reg_pp0_iter3_reg;
  input \ap_CS_fsm_reg[9] ;
  input \tmp_110_reg_1946_reg[0] ;
  input tmp_5_reg_1857;
  input \tmp_6_reg_1861_reg[0] ;
  input \tmp_17_reg_1937_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \tmp_6_reg_1861_reg[0]_0 ;
  input \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  input \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_gmem1_WREADY;
  input gmem1_WREADY;
  input ap_start;
  input ap_rst_n;
  input push_0;
  input pop0;
  input data_vld_reg_0;

  wire [2:0]D;
  wire [10:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[14]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire data_vld_i_1__5_n_2;
  wire data_vld_reg_0;
  wire empty_n_i_1__2_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__8_n_2;
  wire full_n_i_2__4_n_2;
  wire full_n_i_3__1_n_2;
  wire gmem1_WREADY;
  wire m_axi_gmem1_BREADY;
  wire mem_reg_i_20_n_2;
  wire pop0;
  wire \pout[0]_i_1__1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire push_0;
  wire [0:0]\reg_600_reg[0] ;
  wire [0:0]\reg_607_reg[0] ;
  wire reg_6530;
  wire \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  wire \tmp_110_reg_1946_reg[0] ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  wire \tmp_17_reg_1937_reg[0] ;
  wire tmp_5_reg_1857;
  wire [0:0]\tmp_65_reg_1986_reg[0] ;
  wire \tmp_68_reg_2016[7]_i_3_n_2 ;
  wire [0:0]\tmp_68_reg_2016_reg[0] ;
  wire \tmp_6_reg_1861_reg[0] ;
  wire \tmp_6_reg_1861_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[10]),
        .I1(empty_n_reg_0),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(\ap_CS_fsm[14]_i_2_n_2 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(tmp_5_reg_1857),
        .I1(empty_n_reg_0),
        .O(\ap_CS_fsm[14]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[9]),
        .I1(empty_n_reg_0),
        .I2(Q[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_reg_ioackin_gmem1_WREADY_i_1
       (.I0(mem_reg_i_20_n_2),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(ap_rst_n),
        .O(ap_reg_ioackin_gmem1_WREADY_reg));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__5
       (.I0(push_0),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg[2]_0 ),
        .I5(pop0),
        .O(data_vld_i_1__5_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_2),
        .Q(\pout_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1__2
       (.I0(\pout_reg[2]_0 ),
        .I1(pop0),
        .I2(empty_n_reg_0),
        .O(empty_n_i_1__2_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__8
       (.I0(full_n_i_2__4_n_2),
        .I1(ap_rst_n),
        .I2(m_axi_gmem1_BREADY),
        .I3(\pout_reg_n_2_[2] ),
        .I4(full_n_i_3__1_n_2),
        .I5(data_vld_reg_0),
        .O(full_n_i_1__8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__4
       (.I0(\pout_reg[2]_0 ),
        .I1(pop0),
        .O(full_n_i_2__4_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .O(full_n_i_3__1_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_2),
        .Q(m_axi_gmem1_BREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(empty_n_reg_0),
        .I1(Q[10]),
        .O(ap_done));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_17
       (.I0(ap_reg_ioackin_gmem1_WREADY),
        .I1(mem_reg_i_20_n_2),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0455555555555555)) 
    mem_reg_i_20
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(Q[2]),
        .I5(tmp_5_reg_1857),
        .O(mem_reg_i_20_n_2));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push_0),
        .I1(pop0),
        .I2(\pout_reg[2]_0 ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push_0),
        .I1(pop0),
        .I2(\pout_reg[2]_0 ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push_0),
        .I1(pop0),
        .I2(\pout_reg[2]_0 ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[1] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \reg_600[7]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_17_reg_1937_reg[0] ),
        .I3(\tmp_6_reg_1861_reg[0]_0 ),
        .I4(\tmp_110_reg_1946_reg[0] ),
        .I5(\tmp_68_reg_2016[7]_i_3_n_2 ),
        .O(\reg_600_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \reg_607[7]_i_1 
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\tmp_17_reg_1937_reg[0] ),
        .I3(\tmp_6_reg_1861_reg[0]_0 ),
        .I4(\tmp_110_reg_1946_reg[0] ),
        .I5(\tmp_68_reg_2016[7]_i_3_n_2 ),
        .O(\reg_607_reg[0] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \tmp_65_reg_1986[12]_i_1 
       (.I0(\tmp_68_reg_2016[7]_i_3_n_2 ),
        .I1(\tmp_110_reg_1946_reg[0] ),
        .I2(tmp_5_reg_1857),
        .I3(\tmp_6_reg_1861_reg[0] ),
        .I4(\tmp_17_reg_1937_reg[0] ),
        .O(\tmp_65_reg_1986_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \tmp_68_reg_2016[7]_i_1 
       (.I0(\tmp_68_reg_2016[7]_i_3_n_2 ),
        .I1(tmp_5_reg_1857),
        .I2(\tmp_6_reg_1861_reg[0] ),
        .I3(\tmp_110_reg_1946_pp0_iter1_reg_reg[0] ),
        .I4(\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\tmp_68_reg_2016_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A200A2A2A2A2)) 
    \tmp_68_reg_2016[7]_i_3 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(empty_n_reg_0),
        .I3(ap_reg_ioackin_gmem1_WREADY),
        .I4(gmem1_WREADY),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\tmp_68_reg_2016[7]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[7]_i_1__0 
       (.I0(ap_reg_ioackin_gmem1_WREADY),
        .I1(mem_reg_i_20_n_2),
        .I2(gmem1_WREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hFFFE)) 
    y_weight_1_i1_reg_441_reg_i_1
       (.I0(\tmp_68_reg_2016_reg[0] ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(reg_6530));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    ap_clk,
    ap_rst_n_inv,
    m_axi_gmem1_RVALID,
    ap_rst_n);
  output m_axi_gmem1_RREADY;
  input ap_clk;
  input ap_rst_n_inv;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff_rdata_n_3;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire rdata_ack_t;
  wire rs2f_rreq_ack;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_3),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_3),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_5 fifo_rreq
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .rdata_ack_t(rdata_ack_t));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_6 rs_rreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .rs2f_rreq_ack(rs2f_rreq_ack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice
   (D,
    E,
    \reg_593_reg[0] ,
    \reg_586_reg[0] ,
    \reg_586_pp0_iter1_reg_reg[7] ,
    \Y_0_read_1_reg_230_reg[0] ,
    \Y_0_read_1_reg_230_reg[0]_0 ,
    ce0,
    ce1,
    \reg_586_pp0_iter1_reg_reg[7]_0 ,
    SR,
    \state_reg[0]_0 ,
    \q_reg[42] ,
    ap_rst_n_inv,
    ap_clk,
    \i_reg_378_reg[3] ,
    Q,
    ap_reg_ioackin_gmem1_AWREADY,
    ap_enable_reg_pp0_iter2,
    I_RVALID,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    tmp_5_reg_1857,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[11] ,
    \tmp_17_reg_1937_reg[0] ,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[20] ,
    ap_reg_ioackin_gmem1_WREADY,
    gmem1_WREADY,
    \tmp_13_reg_1871_reg[29] ,
    \gmem1_addr_reg_2068_reg[29] ,
    \tmp_17_reg_1937_reg[0]_0 ,
    gmem1_AWVALID,
    rs2f_wreq_ack);
  output [2:0]D;
  output [0:0]E;
  output \reg_593_reg[0] ;
  output [0:0]\reg_586_reg[0] ;
  output [0:0]\reg_586_pp0_iter1_reg_reg[7] ;
  output [0:0]\Y_0_read_1_reg_230_reg[0] ;
  output [0:0]\Y_0_read_1_reg_230_reg[0]_0 ;
  output ce0;
  output ce1;
  output \reg_586_pp0_iter1_reg_reg[7]_0 ;
  output [0:0]SR;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\q_reg[42] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \i_reg_378_reg[3] ;
  input [13:0]Q;
  input ap_reg_ioackin_gmem1_AWREADY;
  input ap_enable_reg_pp0_iter2;
  input I_RVALID;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input tmp_5_reg_1857;
  input \ap_CS_fsm_reg[23] ;
  input \ap_CS_fsm_reg[11] ;
  input \tmp_17_reg_1937_reg[0] ;
  input \ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[20] ;
  input ap_reg_ioackin_gmem1_WREADY;
  input gmem1_WREADY;
  input [29:0]\tmp_13_reg_1871_reg[29] ;
  input [29:0]\gmem1_addr_reg_2068_reg[29] ;
  input \tmp_17_reg_1937_reg[0]_0 ;
  input gmem1_AWVALID;
  input rs2f_wreq_ack;

  wire [2:0]D;
  wire [0:0]E;
  wire I_RVALID;
  wire [13:0]Q;
  wire [0:0]SR;
  wire [0:0]\Y_0_read_1_reg_230_reg[0] ;
  wire [0:0]\Y_0_read_1_reg_230_reg[0]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_rst_n_inv;
  wire ce0;
  wire ce1;
  wire \data_p1[0]_i_1__1_n_2 ;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__1_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__1_n_2 ;
  wire \data_p1[32]_i_1_n_2 ;
  wire \data_p1[39]_i_2_n_2 ;
  wire \data_p1[3]_i_1__1_n_2 ;
  wire \data_p1[4]_i_1__1_n_2 ;
  wire \data_p1[5]_i_1__1_n_2 ;
  wire \data_p1[6]_i_1__1_n_2 ;
  wire \data_p1[7]_i_1__1_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [39:0]data_p2;
  wire \data_p2[0]_i_1_n_2 ;
  wire \data_p2[10]_i_1_n_2 ;
  wire \data_p2[11]_i_1_n_2 ;
  wire \data_p2[12]_i_1_n_2 ;
  wire \data_p2[13]_i_1_n_2 ;
  wire \data_p2[14]_i_1_n_2 ;
  wire \data_p2[15]_i_1_n_2 ;
  wire \data_p2[16]_i_1_n_2 ;
  wire \data_p2[17]_i_1_n_2 ;
  wire \data_p2[18]_i_1_n_2 ;
  wire \data_p2[19]_i_1_n_2 ;
  wire \data_p2[1]_i_1_n_2 ;
  wire \data_p2[20]_i_1_n_2 ;
  wire \data_p2[21]_i_1_n_2 ;
  wire \data_p2[22]_i_1_n_2 ;
  wire \data_p2[23]_i_1_n_2 ;
  wire \data_p2[24]_i_1_n_2 ;
  wire \data_p2[25]_i_1_n_2 ;
  wire \data_p2[26]_i_1_n_2 ;
  wire \data_p2[27]_i_1_n_2 ;
  wire \data_p2[28]_i_1_n_2 ;
  wire \data_p2[29]_i_1_n_2 ;
  wire \data_p2[2]_i_1_n_2 ;
  wire \data_p2[32]_i_1_n_2 ;
  wire \data_p2[3]_i_1_n_2 ;
  wire \data_p2[4]_i_1_n_2 ;
  wire \data_p2[5]_i_1_n_2 ;
  wire \data_p2[6]_i_1_n_2 ;
  wire \data_p2[7]_i_1__0_n_2 ;
  wire \data_p2[8]_i_1_n_2 ;
  wire \data_p2[9]_i_1_n_2 ;
  wire gmem1_AWREADY;
  wire gmem1_AWVALID;
  wire gmem1_WREADY;
  wire [29:0]\gmem1_addr_reg_2068_reg[29] ;
  wire \i_reg_378_reg[3] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [31:0]\q_reg[42] ;
  wire [0:0]\reg_586_pp0_iter1_reg_reg[7] ;
  wire \reg_586_pp0_iter1_reg_reg[7]_0 ;
  wire [0:0]\reg_586_reg[0] ;
  wire \reg_593_reg[0] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [29:0]\tmp_13_reg_1871_reg[29] ;
  wire \tmp_17_reg_1937_reg[0] ;
  wire \tmp_17_reg_1937_reg[0]_0 ;
  wire tmp_5_reg_1857;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(gmem1_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(gmem1_AWREADY),
        .I1(gmem1_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\reg_586_pp0_iter1_reg_reg[7] ),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(tmp_5_reg_1857),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h888B8888)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\i_reg_378_reg[3] ),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_gmem1_AWREADY),
        .I3(gmem1_AWREADY),
        .I4(Q[6]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEFEFE0E0E0E0E0)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY),
        .I2(Q[6]),
        .I3(ap_reg_ioackin_gmem1_WREADY),
        .I4(gmem1_WREADY),
        .I5(Q[13]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[0]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [0]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[10]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [10]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [10]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[11]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [11]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [11]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[12]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [12]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [12]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[13]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [13]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [13]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[14]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [14]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [14]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[15]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [15]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [15]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[16]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [16]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [16]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[17]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [17]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [17]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[18]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [18]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [18]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[19]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [19]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [19]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[1]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [1]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [1]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[20]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [20]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [20]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[21]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [21]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [21]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[22]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [22]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [22]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[23]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [23]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [23]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[24]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [24]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [24]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[25]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [25]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [25]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[26]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [26]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [26]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[27]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [27]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [27]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[28]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [28]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [28]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[29]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [29]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [29]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[2]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [2]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h7545)) 
    \data_p1[32]_i_1 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[39]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(gmem1_AWVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_2 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[3]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [3]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[4]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [4]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [4]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[5]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [5]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [5]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[6]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [6]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [6]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[7]_i_1__1 
       (.I0(\tmp_13_reg_1871_reg[29] [7]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [7]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[8]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [8]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [8]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[9]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [9]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [9]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_2 ),
        .Q(\q_reg[42] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\q_reg[42] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\q_reg[42] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\q_reg[42] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\q_reg[42] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\q_reg[42] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\q_reg[42] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\q_reg[42] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\q_reg[42] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\q_reg[42] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\q_reg[42] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_2 ),
        .Q(\q_reg[42] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\q_reg[42] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\q_reg[42] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\q_reg[42] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\q_reg[42] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\q_reg[42] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\q_reg[42] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\q_reg[42] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\q_reg[42] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\q_reg[42] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_2 ),
        .Q(\q_reg[42] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_2 ),
        .Q(\q_reg[42] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_2 ),
        .Q(\q_reg[42] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_2_n_2 ),
        .Q(\q_reg[42] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_2 ),
        .Q(\q_reg[42] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_2 ),
        .Q(\q_reg[42] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_2 ),
        .Q(\q_reg[42] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_2 ),
        .Q(\q_reg[42] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_2 ),
        .Q(\q_reg[42] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\q_reg[42] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\q_reg[42] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [0]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [0]),
        .O(\data_p2[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [10]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [10]),
        .O(\data_p2[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [11]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [11]),
        .O(\data_p2[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [12]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [12]),
        .O(\data_p2[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [13]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [13]),
        .O(\data_p2[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [14]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [14]),
        .O(\data_p2[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [15]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [15]),
        .O(\data_p2[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [16]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [16]),
        .O(\data_p2[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [17]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [17]),
        .O(\data_p2[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [18]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [18]),
        .O(\data_p2[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [19]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [19]),
        .O(\data_p2[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [1]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [1]),
        .O(\data_p2[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [20]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [20]),
        .O(\data_p2[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [21]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [21]),
        .O(\data_p2[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [22]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [22]),
        .O(\data_p2[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [23]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [23]),
        .O(\data_p2[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [24]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [24]),
        .O(\data_p2[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [25]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [25]),
        .O(\data_p2[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [26]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [26]),
        .O(\data_p2[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [27]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [27]),
        .O(\data_p2[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [28]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [28]),
        .O(\data_p2[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [29]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [29]),
        .O(\data_p2[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [2]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [2]),
        .O(\data_p2[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_p2[32]_i_1 
       (.I0(Q[6]),
        .O(\data_p2[32]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[39]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(gmem1_AWVALID),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [3]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [3]),
        .O(\data_p2[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [4]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [4]),
        .O(\data_p2[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [5]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [5]),
        .O(\data_p2[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [6]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [6]),
        .O(\data_p2[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__0 
       (.I0(\tmp_13_reg_1871_reg[29] [7]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [7]),
        .O(\data_p2[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [8]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [8]),
        .O(\data_p2[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\tmp_13_reg_1871_reg[29] [9]),
        .I1(Q[6]),
        .I2(\gmem1_addr_reg_2068_reg[29] [9]),
        .O(\data_p2[9]_i_1_n_2 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_2 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_2 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_2 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_2 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_2 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_2 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_2 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_2 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_2 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_2 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_2 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_2 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_2 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_2 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_2 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_2 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_2 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_2 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_2 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_2 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_2 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1_n_2 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_2 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[32]_i_1_n_2 ),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_2 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_2 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_2 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_2 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1__0_n_2 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_2 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_2 ),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E000E000E0E0E0)) 
    \j2_reg_418[10]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY),
        .I2(Q[6]),
        .I3(Q[13]),
        .I4(gmem1_WREADY),
        .I5(ap_reg_ioackin_gmem1_WREADY),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_1
       (.I0(Q[7]),
        .I1(ce1),
        .O(ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_2
       (.I0(\tmp_17_reg_1937_reg[0] ),
        .I1(Q[2]),
        .I2(\reg_586_pp0_iter1_reg_reg[7]_0 ),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[20] ),
        .O(ce1));
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_0_i_31
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem1_AWREADY),
        .I2(ap_reg_ioackin_gmem1_AWREADY),
        .I3(tmp_5_reg_1857),
        .O(\reg_586_pp0_iter1_reg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFAAAAAA)) 
    \reg_586[7]_i_1 
       (.I0(Q[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\reg_593_reg[0] ),
        .I3(Q[2]),
        .I4(I_RVALID),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\reg_586_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_586[7]_i_2 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY),
        .O(\reg_593_reg[0] ));
  LUT5 #(
    .INIT(32'h54550000)) 
    \reg_586_pp0_iter1_reg[7]_i_1 
       (.I0(\reg_586_pp0_iter1_reg_reg[7]_0 ),
        .I1(I_RVALID),
        .I2(\tmp_17_reg_1937_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .O(\reg_586_pp0_iter1_reg_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFAAAAAA)) 
    \reg_593[7]_i_1 
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\reg_593_reg[0] ),
        .I3(Q[2]),
        .I4(I_RVALID),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(gmem1_AWVALID),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(gmem1_AWREADY),
        .O(s_ready_t_i_1__1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_2),
        .Q(gmem1_AWREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem1_AWVALID),
        .I4(gmem1_AWREADY),
        .O(\state[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(gmem1_AWVALID),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \tmp_109_reg_235[3]_i_1 
       (.I0(\Y_0_read_1_reg_230_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[23] ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[12]),
        .O(\Y_0_read_1_reg_230_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_109_reg_235[3]_i_1__0 
       (.I0(\reg_586_pp0_iter1_reg_reg[7] ),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\ap_CS_fsm_reg[11] ),
        .O(\Y_0_read_1_reg_230_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_6
   (ap_rst_n_inv,
    ap_clk,
    rs2f_rreq_ack);
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_rreq_ack;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT3 #(
    .INIT(8'h24)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_2;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__2
       (.I0(state__0[0]),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_2),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl
   (m_axi_gmem1_AWVALID,
    Q,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \throttl_cnt_reg[7]_0 ,
    AWVALID_Dummy,
    D,
    AWLEN,
    \could_multi_bursts.awlen_buf_reg[1] ,
    m_axi_gmem1_AWREADY,
    ap_rst_n_inv,
    E,
    ap_clk);
  output m_axi_gmem1_AWVALID;
  output [1:0]Q;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output \throttl_cnt_reg[7]_0 ;
  input AWVALID_Dummy;
  input [1:0]D;
  input [1:0]AWLEN;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input m_axi_gmem1_AWREADY;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;

  wire [1:0]AWLEN;
  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_AWVALID_INST_0_i_1_n_2;
  wire [7:2]p_0_in;
  wire \throttl_cnt_reg[7]_0 ;
  wire [7:2]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(m_axi_gmem1_AWREADY),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(m_axi_gmem1_AWVALID_INST_0_i_1_n_2),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem1_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(m_axi_gmem1_AWVALID_INST_0_i_1_n_2),
        .O(m_axi_gmem1_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem1_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(m_axi_gmem1_AWVALID_INST_0_i_1_n_2));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(AWLEN[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(throttl_cnt_reg__0[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(m_axi_gmem1_AWVALID_INST_0_i_1_n_2),
        .I2(throttl_cnt_reg__0[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_gmem1_AWVALID_INST_0_i_1_n_2),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(m_axi_gmem1_AWVALID_INST_0_i_1_n_2),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_gmem1_AWVALID_INST_0_i_1_n_2),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(throttl_cnt_reg__0[5]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write
   (m_axi_gmem1_BREADY,
    empty_n_reg,
    AWVALID_Dummy,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WLAST,
    ap_enable_reg_pp0_iter3_reg,
    \reg_607_pp0_iter1_reg_reg[0] ,
    D,
    E,
    \reg_593_reg[0] ,
    \reg_586_reg[0] ,
    \reg_586_pp0_iter1_reg_reg[7] ,
    \Y_0_read_1_reg_230_reg[0] ,
    \Y_0_read_1_reg_230_reg[0]_0 ,
    ce0,
    ce1,
    \reg_586_pp0_iter1_reg_reg[7]_0 ,
    SR,
    \tmp_65_reg_1986_reg[0] ,
    \reg_607_reg[0] ,
    \reg_600_reg[0] ,
    reg_6530,
    \tmp_68_reg_2016_reg[0] ,
    WEA,
    ap_done,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \j2_reg_418_reg[10] ,
    m_axi_gmem1_AWADDR,
    \m_axi_gmem1_AWLEN[3] ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[1] ,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    ap_clk,
    ap_rst_n_inv,
    ap_CS_fsm_state9,
    ap_enable_reg_pp0_iter2,
    Q,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    \i_reg_378_reg[3] ,
    ap_reg_ioackin_gmem1_AWREADY,
    I_RVALID,
    ap_enable_reg_pp0_iter0_reg,
    tmp_5_reg_1857,
    \ap_CS_fsm_reg[23] ,
    \tmp_17_reg_1937_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[20] ,
    ap_reg_ioackin_gmem1_WREADY,
    \tmp_110_reg_1946_reg[0] ,
    \tmp_6_reg_1861_reg[0] ,
    \tmp_17_reg_1937_reg[0]_0 ,
    \tmp_6_reg_1861_reg[0]_0 ,
    \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ,
    \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \j2_reg_418_reg[9] ,
    ap_NS_fsm142_out,
    ap_start,
    \tmp_13_reg_1871_reg[29] ,
    \gmem1_addr_reg_2068_reg[29] ,
    \val_1_reg_529_reg[7] ,
    ap_phi_reg_pp0_iter2_val_reg_400,
    \throttl_cnt_reg[5] ,
    m_axi_gmem1_WREADY,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1]_0 ,
    gmem1_AWVALID,
    m_axi_gmem1_BVALID);
  output m_axi_gmem1_BREADY;
  output empty_n_reg;
  output AWVALID_Dummy;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_WLAST;
  output ap_enable_reg_pp0_iter3_reg;
  output \reg_607_pp0_iter1_reg_reg[0] ;
  output [7:0]D;
  output [0:0]E;
  output \reg_593_reg[0] ;
  output [0:0]\reg_586_reg[0] ;
  output [0:0]\reg_586_pp0_iter1_reg_reg[7] ;
  output [0:0]\Y_0_read_1_reg_230_reg[0] ;
  output [0:0]\Y_0_read_1_reg_230_reg[0]_0 ;
  output ce0;
  output ce1;
  output \reg_586_pp0_iter1_reg_reg[7]_0 ;
  output [0:0]SR;
  output [0:0]\tmp_65_reg_1986_reg[0] ;
  output [0:0]\reg_607_reg[0] ;
  output [0:0]\reg_600_reg[0] ;
  output reg_6530;
  output [0:0]\tmp_68_reg_2016_reg[0] ;
  output [0:0]WEA;
  output ap_done;
  output ap_reg_ioackin_gmem1_WREADY_reg;
  output [0:0]\j2_reg_418_reg[10] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]\m_axi_gmem1_AWLEN[3] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output \throttl_cnt_reg[7]_0 ;
  output [1:0]\throttl_cnt_reg[1] ;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_CS_fsm_state9;
  input ap_enable_reg_pp0_iter2;
  input [19:0]Q;
  input ap_enable_reg_pp0_iter3_reg_0;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input \i_reg_378_reg[3] ;
  input ap_reg_ioackin_gmem1_AWREADY;
  input I_RVALID;
  input ap_enable_reg_pp0_iter0_reg;
  input tmp_5_reg_1857;
  input \ap_CS_fsm_reg[23] ;
  input \tmp_17_reg_1937_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[20] ;
  input ap_reg_ioackin_gmem1_WREADY;
  input \tmp_110_reg_1946_reg[0] ;
  input \tmp_6_reg_1861_reg[0] ;
  input \tmp_17_reg_1937_reg[0]_0 ;
  input \tmp_6_reg_1861_reg[0]_0 ;
  input \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  input \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input [0:0]\j2_reg_418_reg[9] ;
  input ap_NS_fsm142_out;
  input ap_start;
  input [29:0]\tmp_13_reg_1871_reg[29] ;
  input [29:0]\gmem1_addr_reg_2068_reg[29] ;
  input [7:0]\val_1_reg_529_reg[7] ;
  input [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  input \throttl_cnt_reg[5] ;
  input m_axi_gmem1_WREADY;
  input \throttl_cnt_reg[6] ;
  input [1:0]\throttl_cnt_reg[1]_0 ;
  input gmem1_AWVALID;
  input m_axi_gmem1_BVALID;

  wire AWVALID_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire I_RVALID;
  wire [19:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]\Y_0_read_1_reg_230_reg[0] ;
  wire [0:0]\Y_0_read_1_reg_230_reg[0]_0 ;
  wire [31:2]align_len0;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__0_n_4 ;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_CS_fsm_state9;
  wire ap_NS_fsm142_out;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire [7:0]ap_phi_reg_pp0_iter2_val_reg_400;
  wire ap_reg_ioackin_gmem1_AWREADY;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_14;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_6;
  wire buff_wdata_n_8;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_2 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire ce0;
  wire ce1;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [31:2]data1;
  wire data_valid;
  wire empty_n_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__0_n_2;
  wire end_addr_carry__0_i_2__0_n_2;
  wire end_addr_carry__0_i_3__0_n_2;
  wire end_addr_carry__0_i_4__0_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1__0_n_2;
  wire end_addr_carry__1_i_2__0_n_2;
  wire end_addr_carry__1_i_3__0_n_2;
  wire end_addr_carry__1_i_4__0_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1__0_n_2;
  wire end_addr_carry__2_i_2__0_n_2;
  wire end_addr_carry__2_i_3__0_n_2;
  wire end_addr_carry__2_i_4__0_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1__0_n_2;
  wire end_addr_carry__3_i_2__0_n_2;
  wire end_addr_carry__3_i_3__0_n_2;
  wire end_addr_carry__3_i_4__0_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1__0_n_2;
  wire end_addr_carry__4_i_2__0_n_2;
  wire end_addr_carry__4_i_3__0_n_2;
  wire end_addr_carry__4_i_4__0_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1__0_n_2;
  wire end_addr_carry__5_i_2__0_n_2;
  wire end_addr_carry__5_i_3__0_n_2;
  wire end_addr_carry__5_i_4__0_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1__0_n_2;
  wire end_addr_carry__6_i_2__0_n_2;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1__0_n_2;
  wire end_addr_carry_i_2__0_n_2;
  wire end_addr_carry_i_3__0_n_2;
  wire end_addr_carry_i_4__0_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_2;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_27;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_30;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_36;
  wire fifo_resp_n_38;
  wire fifo_resp_n_4;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire fifo_resp_to_user_n_3;
  wire [42:32]fifo_wreq_data;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_6;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire gmem1_AWVALID;
  wire gmem1_WREADY;
  wire gmem1_WVALID;
  wire [29:0]\gmem1_addr_reg_2068_reg[29] ;
  wire \i_reg_378_reg[3] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire [0:0]\j2_reg_418_reg[10] ;
  wire [0:0]\j2_reg_418_reg[9] ;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire [3:0]\m_axi_gmem1_AWLEN[3] ;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_30_in;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire [0:0]\reg_586_pp0_iter1_reg_reg[7] ;
  wire \reg_586_pp0_iter1_reg_reg[7]_0 ;
  wire [0:0]\reg_586_reg[0] ;
  wire \reg_593_reg[0] ;
  wire [0:0]\reg_600_reg[0] ;
  wire \reg_607_pp0_iter1_reg_reg[0] ;
  wire [0:0]\reg_607_reg[0] ;
  wire reg_6530;
  wire rs2f_wreq_ack;
  wire [39:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire [1:0]\throttl_cnt_reg[1]_0 ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire \tmp_110_reg_1946_pp0_iter1_reg_reg[0] ;
  wire \tmp_110_reg_1946_reg[0] ;
  wire [29:0]\tmp_13_reg_1871_reg[29] ;
  wire \tmp_17_reg_1937_pp0_iter1_reg_reg[0] ;
  wire \tmp_17_reg_1937_reg[0] ;
  wire \tmp_17_reg_1937_reg[0]_0 ;
  wire tmp_5_reg_1857;
  wire [0:0]\tmp_65_reg_1986_reg[0] ;
  wire [0:0]\tmp_68_reg_2016_reg[0] ;
  wire \tmp_6_reg_1861_reg[0] ;
  wire \tmp_6_reg_1861_reg[0]_0 ;
  wire [3:0]tmp_strb;
  wire [7:0]\val_1_reg_529_reg[7] ;
  wire wreq_handling_reg_n_2;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[39],1'b0,fifo_wreq_data[32],1'b0}),
        .O({align_len0[9:8],align_len0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_45,1'b1,fifo_wreq_n_46,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_2 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3],\align_len0_inferred__1/i__carry__0_n_3 ,\align_len0_inferred__1/i__carry__0_n_4 ,\align_len0_inferred__1/i__carry__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[42:40]}),
        .O({align_len0[31],align_len0[12:10]}),
        .S({1'b1,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_2_[11] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_2_[12] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_2_[8] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_2_[9] ),
        .R(fifo_wreq_n_4));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer buff_wdata
       (.D({D[6],D[2]}),
        .E(p_30_in),
        .Q({Q[19],Q[17:16],Q[14],Q[8],Q[6:4],Q[2]}),
        .WEA(WEA),
        .WEBWE(gmem1_WVALID),
        .\ap_CS_fsm_reg[11] (buff_wdata_n_8),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_NS_fsm142_out(ap_NS_fsm142_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_0),
        .ap_phi_reg_pp0_iter2_val_reg_400(ap_phi_reg_pp0_iter2_val_reg_400),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_14),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_gmem1_WVALID),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50}),
        .data_valid(data_valid),
        .empty_n_reg_0(empty_n_reg),
        .gmem1_WREADY(gmem1_WREADY),
        .\j2_reg_418_reg[10] (\j2_reg_418_reg[10] ),
        .\j2_reg_418_reg[9] (\j2_reg_418_reg[9] ),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .pop0(pop0),
        .push(push_1),
        .ram_reg_0(buff_wdata_n_6),
        .\reg_607_pp0_iter1_reg_reg[0] (\reg_607_pp0_iter1_reg_reg[0] ),
        .\tmp_17_reg_1937_reg[0] (\tmp_17_reg_1937_reg[0]_0 ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\val_1_reg_529_reg[7] (\val_1_reg_529_reg[7] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(m_axi_gmem1_WLAST),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_14),
        .Q(m_axi_gmem1_WVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem1_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem1_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem1_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem1_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem1_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem1_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem1_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem1_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem1_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem1_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem1_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem1_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem1_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem1_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem1_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem1_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem1_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem1_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem1_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem1_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem1_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem1_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem1_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem1_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem1_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem1_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem1_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem1_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem1_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem1_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem1_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem1_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.Q(\bus_equal_gen.len_cnt_reg__0 ),
        .SR(\bus_equal_gen.fifo_burst_n_4 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_10 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem1_WVALID),
        .\could_multi_bursts.awlen_buf_reg[0] (\bus_equal_gen.fifo_burst_n_9 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .push(push_0),
        .\sect_len_buf_reg[9] ({sect_len_buf,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_2 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_2 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem1_WSTRB[0]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem1_WSTRB[1]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem1_WSTRB[2]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem1_WSTRB[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_11),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_AWADDR[2]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_AWADDR[1]),
        .I1(\m_axi_gmem1_AWLEN[3] [1]),
        .I2(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_AWADDR[0]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_AWADDR[4]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_AWADDR[3]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_2 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem1_AWADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem1_AWADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem1_AWADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem1_AWADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem1_AWADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem1_AWADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem1_AWADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem1_AWADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem1_AWADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem1_AWADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem1_AWADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem1_AWADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem1_AWADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem1_AWADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem1_AWADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem1_AWADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem1_AWADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem1_AWADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem1_AWADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem1_AWADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem1_AWADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem1_AWADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem1_AWADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem1_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem1_AWADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem1_AWADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem1_AWADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem1_AWADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem1_AWADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem1_AWADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem1_AWADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_gmem1_AWLEN[3] [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_gmem1_AWLEN[3] [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_gmem1_AWLEN[3] [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_gmem1_AWLEN[3] [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_9),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_38),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_2,end_addr_carry_i_2__0_n_2,end_addr_carry_i_3__0_n_2,end_addr_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_2,end_addr_carry__0_i_2__0_n_2,end_addr_carry__0_i_3__0_n_2,end_addr_carry__0_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry__0_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_2,end_addr_carry__1_i_2__0_n_2,end_addr_carry__1_i_3__0_n_2,end_addr_carry__1_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[12] ),
        .O(end_addr_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_2,end_addr_carry__2_i_2__0_n_2,end_addr_carry__2_i_3__0_n_2,end_addr_carry__2_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_2,end_addr_carry__3_i_2__0_n_2,end_addr_carry__3_i_3__0_n_2,end_addr_carry__3_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_2,end_addr_carry__4_i_2__0_n_2,end_addr_carry__4_i_3__0_n_2,end_addr_carry__4_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_2,end_addr_carry__5_i_2__0_n_2,end_addr_carry__5_i_3__0_n_2,end_addr_carry__5_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_2_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_2,end_addr_carry__6_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_2_[31] ),
        .I1(\start_addr_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(end_addr_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(end_addr_carry_i_4__0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1 fifo_resp
       (.CO(last_sect),
        .D({fifo_resp_n_13,fifo_resp_n_14,fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17,fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21,fifo_resp_n_22,fifo_resp_n_23,fifo_resp_n_24,fifo_resp_n_25,fifo_resp_n_26,fifo_resp_n_27,fifo_resp_n_28,fifo_resp_n_29,fifo_resp_n_30,fifo_resp_n_31,fifo_resp_n_32}),
        .E(fifo_resp_n_2),
        .Q({\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .SR(fifo_resp_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_11),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_9),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_8),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_38),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_vld_reg_0(fifo_resp_to_user_n_3),
        .empty_n_reg_0(fifo_resp_n_7),
        .empty_n_reg_1(fifo_wreq_n_6),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .full_n_reg_0(fifo_resp_n_36),
        .full_n_reg_1(m_axi_gmem1_BREADY),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(last_sect_buf),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_wreq(next_wreq),
        .pop0(pop0),
        .push(push_0),
        .push_0(push),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (fifo_resp_n_4),
        .\sect_cnt_reg[0]_0 (sect_cnt[0]),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_9 ),
        .\sect_len_buf_reg[9] (fifo_resp_n_5),
        .\start_addr_buf_reg[31] (first_sect),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .wreq_handling_reg(fifo_resp_n_10),
        .wreq_handling_reg_0(wreq_handling_reg_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({D[7],D[3],D[0]}),
        .Q({Q[19:17],Q[15],Q[13:10],Q[4],Q[2],Q[0]}),
        .WEBWE(gmem1_WVALID),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_0),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .data_vld_reg_0(fifo_resp_n_36),
        .empty_n_reg_0(empty_n_reg),
        .gmem1_WREADY(gmem1_WREADY),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .pop0(pop0),
        .\pout_reg[2]_0 (fifo_resp_to_user_n_3),
        .push(push_1),
        .push_0(push),
        .\reg_600_reg[0] (\reg_600_reg[0] ),
        .\reg_607_reg[0] (\reg_607_reg[0] ),
        .reg_6530(reg_6530),
        .\tmp_110_reg_1946_pp0_iter1_reg_reg[0] (\tmp_110_reg_1946_pp0_iter1_reg_reg[0] ),
        .\tmp_110_reg_1946_reg[0] (\tmp_110_reg_1946_reg[0] ),
        .\tmp_17_reg_1937_pp0_iter1_reg_reg[0] (\tmp_17_reg_1937_pp0_iter1_reg_reg[0] ),
        .\tmp_17_reg_1937_reg[0] (\tmp_17_reg_1937_reg[0]_0 ),
        .tmp_5_reg_1857(tmp_5_reg_1857),
        .\tmp_65_reg_1986_reg[0] (\tmp_65_reg_1986_reg[0] ),
        .\tmp_68_reg_2016_reg[0] (\tmp_68_reg_2016_reg[0] ),
        .\tmp_6_reg_1861_reg[0] (\tmp_6_reg_1861_reg[0] ),
        .\tmp_6_reg_1861_reg[0]_0 (\tmp_6_reg_1861_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(fifo_resp_n_7),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44}),
        .SR(fifo_wreq_n_4),
        .\align_len_reg[9] ({fifo_wreq_n_45,fifo_wreq_n_46}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\data_p1_reg[39] ({rs2f_wreq_data[39],rs2f_wreq_data[32],rs2f_wreq_data[29:0]}),
        .\end_addr_buf_reg[31] (fifo_wreq_n_6),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .invalid_len_event_reg(fifo_wreq_n_5),
        .invalid_len_event_reg_0({fifo_wreq_data[42:39],fifo_wreq_data[32],fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] (sect_cnt),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_9 ),
        .\start_addr_reg[2] ({fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50}),
        .\start_addr_reg[2]_0 ({fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53}),
        .wreq_handling_reg(fifo_resp_n_2),
        .wreq_handling_reg_0(wreq_handling_reg_n_2));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt[18]),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(start_addr_buf[29]),
        .I1(sect_cnt[17]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt[16]),
        .I5(start_addr_buf[28]),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt[14]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[13]),
        .I5(start_addr_buf[25]),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(sect_cnt[10]),
        .I5(start_addr_buf[22]),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt[8]),
        .I1(start_addr_buf[20]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt[7]),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[4]),
        .I3(start_addr_buf[16]),
        .I4(sect_cnt[3]),
        .I5(start_addr_buf[15]),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt[0]),
        .I1(start_addr_buf[12]),
        .I2(sect_cnt[1]),
        .I3(start_addr_buf[13]),
        .I4(start_addr_buf[14]),
        .I5(sect_cnt[2]),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice rs_wreq
       (.D({D[5:4],D[1]}),
        .E(E),
        .I_RVALID(I_RVALID),
        .Q({Q[17],Q[15],Q[13:12],Q[10:1]}),
        .SR(SR),
        .\Y_0_read_1_reg_230_reg[0] (\Y_0_read_1_reg_230_reg[0] ),
        .\Y_0_read_1_reg_230_reg[0]_0 (\Y_0_read_1_reg_230_reg[0]_0 ),
        .\ap_CS_fsm_reg[11] (\reg_607_pp0_iter1_reg_reg[0] ),
        .\ap_CS_fsm_reg[13] (buff_wdata_n_6),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(buff_wdata_n_8),
        .ap_reg_ioackin_gmem1_AWREADY(ap_reg_ioackin_gmem1_AWREADY),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(ce0),
        .ce1(ce1),
        .gmem1_AWVALID(gmem1_AWVALID),
        .gmem1_WREADY(gmem1_WREADY),
        .\gmem1_addr_reg_2068_reg[29] (\gmem1_addr_reg_2068_reg[29] ),
        .\i_reg_378_reg[3] (\i_reg_378_reg[3] ),
        .\q_reg[42] ({rs2f_wreq_data[39],rs2f_wreq_data[32],rs2f_wreq_data[29:0]}),
        .\reg_586_pp0_iter1_reg_reg[7] (\reg_586_pp0_iter1_reg_reg[7] ),
        .\reg_586_pp0_iter1_reg_reg[7]_0 (\reg_586_pp0_iter1_reg_reg[7]_0 ),
        .\reg_586_reg[0] (\reg_586_reg[0] ),
        .\reg_593_reg[0] (\reg_593_reg[0] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid),
        .\tmp_13_reg_1871_reg[29] (\tmp_13_reg_1871_reg[29] ),
        .\tmp_17_reg_1937_reg[0] (\tmp_17_reg_1937_reg[0] ),
        .\tmp_17_reg_1937_reg[0]_0 (\tmp_17_reg_1937_reg[0]_0 ),
        .tmp_5_reg_1857(tmp_5_reg_1857));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_resp_n_6));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_resp_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_32),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_22),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_21),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_20),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_19),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_18),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_17),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_16),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_15),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_14),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_13),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_31),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_30),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_29),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_28),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_27),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_26),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_25),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_24),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_4),
        .D(fifo_resp_n_23),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(start_addr_buf[2]),
        .I1(\end_addr_buf_reg_n_2_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_2_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_2_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_2_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_2_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_2_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_2_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_2_[9] ),
        .I1(beat_len_buf[7]),
        .I2(start_addr_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_2_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_2_[11] ),
        .I1(beat_len_buf[9]),
        .I2(start_addr_buf[11]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(sect_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(sect_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(sect_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(sect_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(sect_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_5),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(sect_len_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(start_addr_buf[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(start_addr_buf[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(start_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(start_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(start_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(start_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(start_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(start_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(start_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(start_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(start_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(start_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(start_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(start_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(start_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(start_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(start_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(start_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(start_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(start_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(start_addr_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(start_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(start_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(start_addr_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(start_addr_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(start_addr_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(start_addr_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(start_addr_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(start_addr_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(start_addr_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_2),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_gmem1_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .O(\throttl_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_gmem1_AWLEN[3] [1]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .I3(\throttl_cnt_reg[1]_0 [1]),
        .O(\throttl_cnt_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_gmem1_WVALID),
        .I1(m_axi_gmem1_WREADY),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[7]_0 ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(\m_axi_gmem1_AWLEN[3] [1]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .I2(\m_axi_gmem1_AWLEN[3] [3]),
        .I3(\m_axi_gmem1_AWLEN[3] [2]),
        .I4(AWVALID_Dummy),
        .I5(\throttl_cnt_reg[5] ),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_10),
        .Q(wreq_handling_reg_n_2),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg
   (P,
    y_weight_1_i1_0_1_reg_475,
    OPMODE,
    reg_6530,
    ap_clk,
    grp_getVal_fu_544_ap_return,
    x_weight_1_i1_reg_429_reg,
    Q,
    \j_0_i1_reg_453_reg[1] ,
    \j_0_i1_reg_453_reg[0] ,
    \j_0_i1_0_1_reg_485_reg[1] ,
    \j_0_i1_0_1_reg_485_reg[0] );
  output [18:0]P;
  output y_weight_1_i1_0_1_reg_475;
  output [0:0]OPMODE;
  input reg_6530;
  input ap_clk;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [17:0]x_weight_1_i1_reg_429_reg;
  input [1:0]Q;
  input \j_0_i1_reg_453_reg[1] ;
  input \j_0_i1_reg_453_reg[0] ;
  input \j_0_i1_0_1_reg_485_reg[1] ;
  input \j_0_i1_0_1_reg_485_reg[0] ;

  wire [0:0]OPMODE;
  wire [18:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire \j_0_i1_0_1_reg_485_reg[0] ;
  wire \j_0_i1_0_1_reg_485_reg[1] ;
  wire \j_0_i1_reg_453_reg[0] ;
  wire \j_0_i1_reg_453_reg[1] ;
  wire reg_6530;
  wire [17:0]x_weight_1_i1_reg_429_reg;
  wire y_weight_1_i1_0_1_reg_475;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg_DSP48_1_4 sobel_filter_mac_eOg_DSP48_1_U
       (.OPMODE(OPMODE),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .\j_0_i1_0_1_reg_485_reg[0] (\j_0_i1_0_1_reg_485_reg[0] ),
        .\j_0_i1_0_1_reg_485_reg[1] (\j_0_i1_0_1_reg_485_reg[1] ),
        .\j_0_i1_reg_453_reg[0] (\j_0_i1_reg_453_reg[0] ),
        .\j_0_i1_reg_453_reg[1] (\j_0_i1_reg_453_reg[1] ),
        .reg_6530(reg_6530),
        .x_weight_1_i1_reg_429_reg(x_weight_1_i1_reg_429_reg),
        .y_weight_1_i1_0_1_reg_475(y_weight_1_i1_0_1_reg_475));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg_1
   (P,
    reg_6530,
    y_weight_1_i1_0_1_reg_475,
    ap_clk,
    grp_getVal_fu_544_ap_return,
    y_weight_1_i1_reg_441_reg,
    OPMODE);
  output [18:0]P;
  input reg_6530;
  input y_weight_1_i1_0_1_reg_475;
  input ap_clk;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [17:0]y_weight_1_i1_reg_441_reg;
  input [1:0]OPMODE;

  wire [1:0]OPMODE;
  wire [18:0]P;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire reg_6530;
  wire y_weight_1_i1_0_1_reg_475;
  wire [17:0]y_weight_1_i1_reg_441_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg_DSP48_1 sobel_filter_mac_eOg_DSP48_1_U
       (.OPMODE(OPMODE),
        .P(P),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .reg_6530(reg_6530),
        .y_weight_1_i1_0_1_reg_475(y_weight_1_i1_0_1_reg_475),
        .y_weight_1_i1_reg_441_reg(y_weight_1_i1_reg_441_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg_DSP48_1
   (P,
    reg_6530,
    y_weight_1_i1_0_1_reg_475,
    ap_clk,
    grp_getVal_fu_544_ap_return,
    y_weight_1_i1_reg_441_reg,
    OPMODE);
  output [18:0]P;
  input reg_6530;
  input y_weight_1_i1_0_1_reg_475;
  input ap_clk;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [17:0]y_weight_1_i1_reg_441_reg;
  input [1:0]OPMODE;

  wire [1:0]OPMODE;
  wire [18:0]P;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire reg_6530;
  wire y_weight_1_i1_0_1_reg_475;
  wire [17:0]y_weight_1_i1_reg_441_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_getVal_fu_544_ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg[17],y_weight_1_i1_reg_441_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_6530),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(y_weight_1_i1_0_1_reg_475),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,OPMODE[1],1'b0,OPMODE[0],1'b0,OPMODE[0]}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_eOg_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_eOg_DSP48_1_4
   (P,
    y_weight_1_i1_0_1_reg_475,
    OPMODE,
    reg_6530,
    ap_clk,
    grp_getVal_fu_544_ap_return,
    x_weight_1_i1_reg_429_reg,
    Q,
    \j_0_i1_reg_453_reg[1] ,
    \j_0_i1_reg_453_reg[0] ,
    \j_0_i1_0_1_reg_485_reg[1] ,
    \j_0_i1_0_1_reg_485_reg[0] );
  output [18:0]P;
  output y_weight_1_i1_0_1_reg_475;
  output [0:0]OPMODE;
  input reg_6530;
  input ap_clk;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [17:0]x_weight_1_i1_reg_429_reg;
  input [1:0]Q;
  input \j_0_i1_reg_453_reg[1] ;
  input \j_0_i1_reg_453_reg[0] ;
  input \j_0_i1_0_1_reg_485_reg[1] ;
  input \j_0_i1_0_1_reg_485_reg[0] ;

  wire [0:0]OPMODE;
  wire [18:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire \j_0_i1_0_1_reg_485_reg[0] ;
  wire \j_0_i1_0_1_reg_485_reg[1] ;
  wire \j_0_i1_reg_453_reg[0] ;
  wire \j_0_i1_reg_453_reg[1] ;
  wire reg_6530;
  wire [7:1]\sobel_filter_mux_cud_U16/mux_2_0 ;
  wire [17:0]x_weight_1_i1_reg_429_reg;
  wire y_weight_1_i1_0_1_reg_475;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_getVal_fu_544_ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [7],\sobel_filter_mux_cud_U16/mux_2_0 [1],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg[17],x_weight_1_i1_reg_429_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_6530),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(y_weight_1_i1_0_1_reg_475),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,OPMODE,1'b0,Q[1],1'b0,Q[1]}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:19],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\j_0_i1_reg_453_reg[1] ),
        .I3(\j_0_i1_reg_453_reg[0] ),
        .O(y_weight_1_i1_0_1_reg_475));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_1__1
       (.I0(\j_0_i1_0_1_reg_485_reg[1] ),
        .I1(\j_0_i1_0_1_reg_485_reg[0] ),
        .O(\sobel_filter_mux_cud_U16/mux_2_0 [7]));
  LUT2 #(
    .INIT(4'hB)) 
    p_i_2__0
       (.I0(\j_0_i1_0_1_reg_485_reg[1] ),
        .I1(\j_0_i1_0_1_reg_485_reg[0] ),
        .O(\sobel_filter_mux_cud_U16/mux_2_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2__1
       (.I0(Q[1]),
        .O(OPMODE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi
   (P,
    y_weight_1_i1_0_2_reg_507,
    B,
    OPMODE,
    S,
    \p_i1_reg_2243_reg[3] ,
    \p_i1_reg_2243_reg[3]_0 ,
    DI,
    reg_6530,
    ap_clk,
    grp_getVal_fu_544_ap_return,
    p,
    Q,
    \j_0_i1_0_1_reg_485_reg[1] ,
    \j_0_i1_0_1_reg_485_reg[0] ,
    \j_0_i1_0_2_reg_517_reg[1] ,
    \j_0_i1_0_2_reg_517_reg[0] ,
    p_0,
    CO);
  output [6:0]P;
  output y_weight_1_i1_0_2_reg_507;
  output [0:0]B;
  output [0:0]OPMODE;
  output [0:0]S;
  output [0:0]\p_i1_reg_2243_reg[3] ;
  output [1:0]\p_i1_reg_2243_reg[3]_0 ;
  output [0:0]DI;
  input reg_6530;
  input ap_clk;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [18:0]p;
  input [1:0]Q;
  input \j_0_i1_0_1_reg_485_reg[1] ;
  input \j_0_i1_0_1_reg_485_reg[0] ;
  input \j_0_i1_0_2_reg_517_reg[1] ;
  input \j_0_i1_0_2_reg_517_reg[0] ;
  input [3:0]p_0;
  input [0:0]CO;

  wire [0:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]OPMODE;
  wire [6:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire \j_0_i1_0_1_reg_485_reg[0] ;
  wire \j_0_i1_0_1_reg_485_reg[1] ;
  wire \j_0_i1_0_2_reg_517_reg[0] ;
  wire \j_0_i1_0_2_reg_517_reg[1] ;
  wire [18:0]p;
  wire [3:0]p_0;
  wire [0:0]\p_i1_reg_2243_reg[3] ;
  wire [1:0]\p_i1_reg_2243_reg[3]_0 ;
  wire reg_6530;
  wire y_weight_1_i1_0_2_reg_507;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi_DSP48_2_3 sobel_filter_mac_fYi_DSP48_2_U
       (.B(B),
        .CO(CO),
        .DI(DI),
        .OPMODE(OPMODE),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .\j_0_i1_0_1_reg_485_reg[0] (\j_0_i1_0_1_reg_485_reg[0] ),
        .\j_0_i1_0_1_reg_485_reg[1] (\j_0_i1_0_1_reg_485_reg[1] ),
        .\j_0_i1_0_2_reg_517_reg[0] (\j_0_i1_0_2_reg_517_reg[0] ),
        .\j_0_i1_0_2_reg_517_reg[1] (\j_0_i1_0_2_reg_517_reg[1] ),
        .p_0(p),
        .p_1(p_0),
        .\p_i1_reg_2243_reg[3] (\p_i1_reg_2243_reg[3] ),
        .\p_i1_reg_2243_reg[3]_0 (\p_i1_reg_2243_reg[3]_0 ),
        .reg_6530(reg_6530),
        .y_weight_1_i1_0_2_reg_507(y_weight_1_i1_0_2_reg_507));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_fYi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi_2
   (\p_i1_reg_2243_reg[7] ,
    \val_1_reg_529_reg[7] ,
    ap_NS_fsm142_out,
    \val_1_reg_529_reg[6] ,
    \val_1_reg_529_reg[6]_0 ,
    \val_1_reg_529_reg[5] ,
    \val_1_reg_529_reg[4] ,
    \val_1_reg_529_reg[3] ,
    \val_1_reg_529_reg[2] ,
    \val_1_reg_529_reg[1] ,
    \val_1_reg_529_reg[0] ,
    SR,
    E,
    D,
    CO,
    reg_6530,
    y_weight_1_i1_0_2_reg_507,
    ap_clk,
    B,
    grp_getVal_fu_544_ap_return,
    P,
    OPMODE,
    Q,
    \ap_CS_fsm_reg[34] ,
    \j_0_i1_0_2_reg_517_reg[0] ,
    \j_0_i1_0_2_reg_517_reg[1] ,
    DI,
    p,
    S,
    p_0,
    p_1);
  output [3:0]\p_i1_reg_2243_reg[7] ;
  output \val_1_reg_529_reg[7] ;
  output ap_NS_fsm142_out;
  output \val_1_reg_529_reg[6] ;
  output \val_1_reg_529_reg[6]_0 ;
  output \val_1_reg_529_reg[5] ;
  output \val_1_reg_529_reg[4] ;
  output \val_1_reg_529_reg[3] ;
  output \val_1_reg_529_reg[2] ;
  output \val_1_reg_529_reg[1] ;
  output \val_1_reg_529_reg[0] ;
  output [0:0]SR;
  output [0:0]E;
  output [7:0]D;
  output [0:0]CO;
  input reg_6530;
  input y_weight_1_i1_0_2_reg_507;
  input ap_clk;
  input [0:0]B;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [18:0]P;
  input [1:0]OPMODE;
  input [7:0]Q;
  input [1:0]\ap_CS_fsm_reg[34] ;
  input \j_0_i1_0_2_reg_517_reg[0] ;
  input \j_0_i1_0_2_reg_517_reg[1] ;
  input [0:0]DI;
  input [1:0]p;
  input [0:0]S;
  input [6:0]p_0;
  input [0:0]p_1;

  wire [0:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]OPMODE;
  wire [18:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[34] ;
  wire ap_NS_fsm142_out;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire \j_0_i1_0_2_reg_517_reg[0] ;
  wire \j_0_i1_0_2_reg_517_reg[1] ;
  wire [1:0]p;
  wire [6:0]p_0;
  wire [0:0]p_1;
  wire [3:0]\p_i1_reg_2243_reg[7] ;
  wire reg_6530;
  wire \val_1_reg_529_reg[0] ;
  wire \val_1_reg_529_reg[1] ;
  wire \val_1_reg_529_reg[2] ;
  wire \val_1_reg_529_reg[3] ;
  wire \val_1_reg_529_reg[4] ;
  wire \val_1_reg_529_reg[5] ;
  wire \val_1_reg_529_reg[6] ;
  wire \val_1_reg_529_reg[6]_0 ;
  wire \val_1_reg_529_reg[7] ;
  wire y_weight_1_i1_0_2_reg_507;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi_DSP48_2 sobel_filter_mac_fYi_DSP48_2_U
       (.B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .OPMODE(OPMODE),
        .P(P),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .ap_clk(ap_clk),
        .grp_getVal_fu_544_ap_return(grp_getVal_fu_544_ap_return),
        .\j_0_i1_0_2_reg_517_reg[0] (\j_0_i1_0_2_reg_517_reg[0] ),
        .\j_0_i1_0_2_reg_517_reg[1] (\j_0_i1_0_2_reg_517_reg[1] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .\p_i1_reg_2243_reg[7] (\p_i1_reg_2243_reg[7] ),
        .reg_6530(reg_6530),
        .\val_1_reg_529_reg[0] (ap_NS_fsm142_out),
        .\val_1_reg_529_reg[0]_0 (\val_1_reg_529_reg[0] ),
        .\val_1_reg_529_reg[1] (\val_1_reg_529_reg[1] ),
        .\val_1_reg_529_reg[2] (\val_1_reg_529_reg[2] ),
        .\val_1_reg_529_reg[3] (\val_1_reg_529_reg[3] ),
        .\val_1_reg_529_reg[4] (\val_1_reg_529_reg[4] ),
        .\val_1_reg_529_reg[5] (\val_1_reg_529_reg[5] ),
        .\val_1_reg_529_reg[6] (\val_1_reg_529_reg[6] ),
        .\val_1_reg_529_reg[6]_0 (\val_1_reg_529_reg[6]_0 ),
        .\val_1_reg_529_reg[7] (\val_1_reg_529_reg[7] ),
        .y_weight_1_i1_0_2_reg_507(y_weight_1_i1_0_2_reg_507));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi_DSP48_2
   (\p_i1_reg_2243_reg[7] ,
    \val_1_reg_529_reg[7] ,
    \val_1_reg_529_reg[0] ,
    \val_1_reg_529_reg[6] ,
    \val_1_reg_529_reg[6]_0 ,
    \val_1_reg_529_reg[5] ,
    \val_1_reg_529_reg[4] ,
    \val_1_reg_529_reg[3] ,
    \val_1_reg_529_reg[2] ,
    \val_1_reg_529_reg[1] ,
    \val_1_reg_529_reg[0]_0 ,
    SR,
    E,
    D,
    CO,
    reg_6530,
    y_weight_1_i1_0_2_reg_507,
    ap_clk,
    B,
    grp_getVal_fu_544_ap_return,
    P,
    OPMODE,
    Q,
    \ap_CS_fsm_reg[34] ,
    \j_0_i1_0_2_reg_517_reg[0] ,
    \j_0_i1_0_2_reg_517_reg[1] ,
    DI,
    p_0,
    S,
    p_1,
    p_2);
  output [3:0]\p_i1_reg_2243_reg[7] ;
  output \val_1_reg_529_reg[7] ;
  output \val_1_reg_529_reg[0] ;
  output \val_1_reg_529_reg[6] ;
  output \val_1_reg_529_reg[6]_0 ;
  output \val_1_reg_529_reg[5] ;
  output \val_1_reg_529_reg[4] ;
  output \val_1_reg_529_reg[3] ;
  output \val_1_reg_529_reg[2] ;
  output \val_1_reg_529_reg[1] ;
  output \val_1_reg_529_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]E;
  output [7:0]D;
  output [0:0]CO;
  input reg_6530;
  input y_weight_1_i1_0_2_reg_507;
  input ap_clk;
  input [0:0]B;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [18:0]P;
  input [1:0]OPMODE;
  input [7:0]Q;
  input [1:0]\ap_CS_fsm_reg[34] ;
  input \j_0_i1_0_2_reg_517_reg[0] ;
  input \j_0_i1_0_2_reg_517_reg[1] ;
  input [0:0]DI;
  input [1:0]p_0;
  input [0:0]S;
  input [6:0]p_1;
  input [0:0]p_2;

  wire [0:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]OPMODE;
  wire [18:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[34]_i_10_n_2 ;
  wire \ap_CS_fsm[34]_i_14_n_2 ;
  wire \ap_CS_fsm[34]_i_15_n_2 ;
  wire \ap_CS_fsm[34]_i_16_n_2 ;
  wire \ap_CS_fsm[34]_i_17_n_2 ;
  wire \ap_CS_fsm[34]_i_24_n_2 ;
  wire \ap_CS_fsm[34]_i_25_n_2 ;
  wire \ap_CS_fsm[34]_i_26_n_2 ;
  wire \ap_CS_fsm[34]_i_27_n_2 ;
  wire \ap_CS_fsm[34]_i_28_n_2 ;
  wire \ap_CS_fsm[34]_i_29_n_2 ;
  wire \ap_CS_fsm[34]_i_30_n_2 ;
  wire \ap_CS_fsm[34]_i_31_n_2 ;
  wire \ap_CS_fsm[34]_i_3_n_2 ;
  wire \ap_CS_fsm[34]_i_41_n_2 ;
  wire \ap_CS_fsm[34]_i_42_n_2 ;
  wire \ap_CS_fsm[34]_i_43_n_2 ;
  wire \ap_CS_fsm[34]_i_44_n_2 ;
  wire \ap_CS_fsm[34]_i_45_n_2 ;
  wire \ap_CS_fsm[34]_i_46_n_2 ;
  wire \ap_CS_fsm[34]_i_47_n_2 ;
  wire \ap_CS_fsm[34]_i_48_n_2 ;
  wire \ap_CS_fsm[34]_i_4_n_2 ;
  wire \ap_CS_fsm[34]_i_5_n_2 ;
  wire \ap_CS_fsm[34]_i_6_n_2 ;
  wire \ap_CS_fsm[34]_i_8_n_2 ;
  wire \ap_CS_fsm[34]_i_9_n_2 ;
  wire [1:0]\ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[34]_i_11_n_5 ;
  wire \ap_CS_fsm_reg[34]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_13_n_4 ;
  wire \ap_CS_fsm_reg[34]_i_13_n_5 ;
  wire \ap_CS_fsm_reg[34]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_23_n_4 ;
  wire \ap_CS_fsm_reg[34]_i_23_n_5 ;
  wire \ap_CS_fsm_reg[34]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[34]_i_2_n_5 ;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire \j_0_i1_0_2_reg_517_reg[0] ;
  wire \j_0_i1_0_2_reg_517_reg[1] ;
  wire [1:0]p_0;
  wire [6:0]p_1;
  wire [0:0]p_2;
  wire \p_i1_reg_2243[3]_i_3_n_2 ;
  wire \p_i1_reg_2243[3]_i_4_n_2 ;
  wire \p_i1_reg_2243[3]_i_6_n_2 ;
  wire \p_i1_reg_2243[3]_i_7_n_2 ;
  wire \p_i1_reg_2243[3]_i_8_n_2 ;
  wire \p_i1_reg_2243[7]_i_3_n_2 ;
  wire \p_i1_reg_2243_reg[3]_i_2_n_2 ;
  wire \p_i1_reg_2243_reg[3]_i_2_n_3 ;
  wire \p_i1_reg_2243_reg[3]_i_2_n_4 ;
  wire \p_i1_reg_2243_reg[3]_i_2_n_5 ;
  wire [3:0]\p_i1_reg_2243_reg[7] ;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_6530;
  wire [7:0]tmp_102_fu_1691_p2;
  wire \val_1_reg_529_reg[0] ;
  wire \val_1_reg_529_reg[0]_0 ;
  wire \val_1_reg_529_reg[1] ;
  wire \val_1_reg_529_reg[2] ;
  wire \val_1_reg_529_reg[3] ;
  wire \val_1_reg_529_reg[4] ;
  wire \val_1_reg_529_reg[5] ;
  wire \val_1_reg_529_reg[6] ;
  wire \val_1_reg_529_reg[6]_0 ;
  wire \val_1_reg_529_reg[7] ;
  wire y_weight_1_i1_0_2_reg_507;
  wire [3:2]\NLW_ap_CS_fsm_reg[34]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_23_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEF00000000000000)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(tmp_102_fu_1691_p2[7]),
        .I1(tmp_102_fu_1691_p2[6]),
        .I2(\ap_CS_fsm[34]_i_3_n_2 ),
        .I3(\j_0_i1_0_2_reg_517_reg[1] ),
        .I4(\j_0_i1_0_2_reg_517_reg[0] ),
        .I5(\ap_CS_fsm_reg[34] [0]),
        .O(E));
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_CS_fsm[34]_i_10 
       (.I0(CO),
        .I1(p_n_103),
        .I2(p_2),
        .I3(p_1[4]),
        .I4(\ap_CS_fsm[34]_i_6_n_2 ),
        .O(\ap_CS_fsm[34]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[34]_i_14 
       (.I0(p_n_89),
        .I1(p_n_88),
        .O(\ap_CS_fsm[34]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_15 
       (.I0(p_n_91),
        .I1(p_n_90),
        .O(\ap_CS_fsm[34]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_16 
       (.I0(p_n_88),
        .I1(p_n_89),
        .O(\ap_CS_fsm[34]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_17 
       (.I0(p_n_90),
        .I1(p_n_91),
        .O(\ap_CS_fsm[34]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_24 
       (.I0(p_n_93),
        .I1(p_n_92),
        .O(\ap_CS_fsm[34]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_25 
       (.I0(p_n_95),
        .I1(p_n_94),
        .O(\ap_CS_fsm[34]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_26 
       (.I0(p_n_97),
        .I1(p_n_96),
        .O(\ap_CS_fsm[34]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_27 
       (.I0(p_n_99),
        .I1(p_n_98),
        .O(\ap_CS_fsm[34]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_28 
       (.I0(p_n_92),
        .I1(p_n_93),
        .O(\ap_CS_fsm[34]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_29 
       (.I0(p_n_94),
        .I1(p_n_95),
        .O(\ap_CS_fsm[34]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'h007FFFFFFFFFFFFF)) 
    \ap_CS_fsm[34]_i_3 
       (.I0(tmp_102_fu_1691_p2[2]),
        .I1(tmp_102_fu_1691_p2[0]),
        .I2(tmp_102_fu_1691_p2[1]),
        .I3(tmp_102_fu_1691_p2[3]),
        .I4(tmp_102_fu_1691_p2[4]),
        .I5(tmp_102_fu_1691_p2[5]),
        .O(\ap_CS_fsm[34]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_30 
       (.I0(p_n_96),
        .I1(p_n_97),
        .O(\ap_CS_fsm[34]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_31 
       (.I0(p_n_98),
        .I1(p_n_99),
        .O(\ap_CS_fsm[34]_i_31_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_4 
       (.I0(CO),
        .I1(p_n_102),
        .I2(p_2),
        .I3(p_1[5]),
        .O(\ap_CS_fsm[34]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_41 
       (.I0(\p_i1_reg_2243_reg[7] [3]),
        .I1(\p_i1_reg_2243_reg[7] [2]),
        .O(\ap_CS_fsm[34]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_42 
       (.I0(p_n_103),
        .I1(p_n_102),
        .O(\ap_CS_fsm[34]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_43 
       (.I0(p_n_105),
        .I1(p_n_104),
        .O(\ap_CS_fsm[34]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_44 
       (.I0(\p_i1_reg_2243_reg[7] [1]),
        .I1(\p_i1_reg_2243_reg[7] [0]),
        .O(\ap_CS_fsm[34]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_45 
       (.I0(\p_i1_reg_2243_reg[7] [2]),
        .I1(\p_i1_reg_2243_reg[7] [3]),
        .O(\ap_CS_fsm[34]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_46 
       (.I0(p_n_102),
        .I1(p_n_103),
        .O(\ap_CS_fsm[34]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_47 
       (.I0(p_n_104),
        .I1(p_n_105),
        .O(\ap_CS_fsm[34]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_48 
       (.I0(\p_i1_reg_2243_reg[7] [0]),
        .I1(\p_i1_reg_2243_reg[7] [1]),
        .O(\ap_CS_fsm[34]_i_48_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_5 
       (.I0(CO),
        .I1(p_n_103),
        .I2(p_2),
        .I3(p_1[4]),
        .O(\ap_CS_fsm[34]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[34]_i_6 
       (.I0(CO),
        .I1(p_n_104),
        .I2(p_2),
        .I3(p_1[3]),
        .O(\ap_CS_fsm[34]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_CS_fsm[34]_i_8 
       (.I0(\ap_CS_fsm[34]_i_4_n_2 ),
        .I1(p_1[6]),
        .I2(p_2),
        .I3(\p_i1_reg_2243_reg[7] [2]),
        .I4(CO),
        .O(\ap_CS_fsm[34]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \ap_CS_fsm[34]_i_9 
       (.I0(CO),
        .I1(p_n_102),
        .I2(p_2),
        .I3(p_1[5]),
        .I4(\ap_CS_fsm[34]_i_5_n_2 ),
        .O(\ap_CS_fsm[34]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \ap_CS_fsm[35]_i_3 
       (.I0(tmp_102_fu_1691_p2[7]),
        .I1(tmp_102_fu_1691_p2[6]),
        .I2(\ap_CS_fsm[34]_i_3_n_2 ),
        .I3(\j_0_i1_0_2_reg_517_reg[1] ),
        .I4(\j_0_i1_0_2_reg_517_reg[0] ),
        .I5(\ap_CS_fsm_reg[34] [0]),
        .O(\val_1_reg_529_reg[0] ));
  CARRY4 \ap_CS_fsm_reg[34]_i_11 
       (.CI(\ap_CS_fsm_reg[34]_i_13_n_2 ),
        .CO({\NLW_ap_CS_fsm_reg[34]_i_11_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[34]_i_11_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[34]_i_14_n_2 ,\ap_CS_fsm[34]_i_15_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[34]_i_16_n_2 ,\ap_CS_fsm[34]_i_17_n_2 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_13 
       (.CI(\ap_CS_fsm_reg[34]_i_23_n_2 ),
        .CO({\ap_CS_fsm_reg[34]_i_13_n_2 ,\ap_CS_fsm_reg[34]_i_13_n_3 ,\ap_CS_fsm_reg[34]_i_13_n_4 ,\ap_CS_fsm_reg[34]_i_13_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[34]_i_24_n_2 ,\ap_CS_fsm[34]_i_25_n_2 ,\ap_CS_fsm[34]_i_26_n_2 ,\ap_CS_fsm[34]_i_27_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_28_n_2 ,\ap_CS_fsm[34]_i_29_n_2 ,\ap_CS_fsm[34]_i_30_n_2 ,\ap_CS_fsm[34]_i_31_n_2 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_2 
       (.CI(\p_i1_reg_2243_reg[3]_i_2_n_2 ),
        .CO({\NLW_ap_CS_fsm_reg[34]_i_2_CO_UNCONNECTED [3],\ap_CS_fsm_reg[34]_i_2_n_3 ,\ap_CS_fsm_reg[34]_i_2_n_4 ,\ap_CS_fsm_reg[34]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[34]_i_4_n_2 ,\ap_CS_fsm[34]_i_5_n_2 ,\ap_CS_fsm[34]_i_6_n_2 }),
        .O(tmp_102_fu_1691_p2[7:4]),
        .S({S,\ap_CS_fsm[34]_i_8_n_2 ,\ap_CS_fsm[34]_i_9_n_2 ,\ap_CS_fsm[34]_i_10_n_2 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_23 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[34]_i_23_n_2 ,\ap_CS_fsm_reg[34]_i_23_n_3 ,\ap_CS_fsm_reg[34]_i_23_n_4 ,\ap_CS_fsm_reg[34]_i_23_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[34]_i_41_n_2 ,\ap_CS_fsm[34]_i_42_n_2 ,\ap_CS_fsm[34]_i_43_n_2 ,\ap_CS_fsm[34]_i_44_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_45_n_2 ,\ap_CS_fsm[34]_i_46_n_2 ,\ap_CS_fsm[34]_i_47_n_2 ,\ap_CS_fsm[34]_i_48_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_getVal_fu_544_ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[18],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_6530),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(y_weight_1_i1_0_2_reg_507),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,OPMODE[1],1'b0,OPMODE[0],1'b0,OPMODE[0]}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,\p_i1_reg_2243_reg[7] [3:2],p_n_102,p_n_103,p_n_104,p_n_105,\p_i1_reg_2243_reg[7] [1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[0]_i_1 
       (.I0(tmp_102_fu_1691_p2[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[1]_i_1 
       (.I0(tmp_102_fu_1691_p2[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[2]_i_1 
       (.I0(tmp_102_fu_1691_p2[2]),
        .O(D[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[3]_i_1 
       (.I0(tmp_102_fu_1691_p2[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_i1_reg_2243[3]_i_3 
       (.I0(CO),
        .I1(p_n_105),
        .I2(p_2),
        .I3(p_1[2]),
        .O(\p_i1_reg_2243[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \p_i1_reg_2243[3]_i_4 
       (.I0(CO),
        .I1(\p_i1_reg_2243_reg[7] [1]),
        .I2(p_2),
        .I3(p_1[1]),
        .O(\p_i1_reg_2243[3]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_i1_reg_2243[3]_i_6 
       (.I0(\p_i1_reg_2243_reg[7] [0]),
        .I1(p_1[0]),
        .I2(p_2),
        .O(\p_i1_reg_2243[3]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_i1_reg_2243[3]_i_7 
       (.I0(CO),
        .I1(p_n_104),
        .I2(p_2),
        .I3(p_1[3]),
        .I4(\p_i1_reg_2243[3]_i_3_n_2 ),
        .O(\p_i1_reg_2243[3]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_i1_reg_2243[3]_i_8 
       (.I0(CO),
        .I1(p_n_105),
        .I2(p_2),
        .I3(p_1[2]),
        .I4(\p_i1_reg_2243[3]_i_4_n_2 ),
        .O(\p_i1_reg_2243[3]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[4]_i_1 
       (.I0(tmp_102_fu_1691_p2[4]),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[5]_i_1 
       (.I0(tmp_102_fu_1691_p2[5]),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[6]_i_1 
       (.I0(tmp_102_fu_1691_p2[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_i1_reg_2243[7]_i_1 
       (.I0(\p_i1_reg_2243[7]_i_3_n_2 ),
        .I1(tmp_102_fu_1691_p2[7]),
        .I2(\ap_CS_fsm_reg[34] [0]),
        .I3(\j_0_i1_0_2_reg_517_reg[0] ),
        .I4(\j_0_i1_0_2_reg_517_reg[1] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_i1_reg_2243[7]_i_2 
       (.I0(tmp_102_fu_1691_p2[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \p_i1_reg_2243[7]_i_3 
       (.I0(tmp_102_fu_1691_p2[2]),
        .I1(tmp_102_fu_1691_p2[3]),
        .I2(tmp_102_fu_1691_p2[4]),
        .I3(tmp_102_fu_1691_p2[5]),
        .I4(tmp_102_fu_1691_p2[6]),
        .O(\p_i1_reg_2243[7]_i_3_n_2 ));
  CARRY4 \p_i1_reg_2243_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\p_i1_reg_2243_reg[3]_i_2_n_2 ,\p_i1_reg_2243_reg[3]_i_2_n_3 ,\p_i1_reg_2243_reg[3]_i_2_n_4 ,\p_i1_reg_2243_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\p_i1_reg_2243[3]_i_3_n_2 ,\p_i1_reg_2243[3]_i_4_n_2 ,DI,\p_i1_reg_2243[3]_i_6_n_2 }),
        .O(tmp_102_fu_1691_p2[3:0]),
        .S({\p_i1_reg_2243[3]_i_7_n_2 ,\p_i1_reg_2243[3]_i_8_n_2 ,p_0}));
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[0]_i_1 
       (.I0(Q[0]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[1]_i_1 
       (.I0(Q[1]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[2]_i_1 
       (.I0(Q[2]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[3]_i_1 
       (.I0(Q[3]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[4]_i_1 
       (.I0(Q[4]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[5]_i_1 
       (.I0(Q[5]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[6]_i_1 
       (.I0(Q[6]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[7]_i_2 
       (.I0(\ap_CS_fsm_reg[34] [1]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \val_1_reg_529[7]_i_3 
       (.I0(Q[7]),
        .I1(\val_1_reg_529_reg[0] ),
        .O(\val_1_reg_529_reg[7] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mac_fYi_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_fYi_DSP48_2_3
   (P,
    y_weight_1_i1_0_2_reg_507,
    B,
    OPMODE,
    S,
    \p_i1_reg_2243_reg[3] ,
    \p_i1_reg_2243_reg[3]_0 ,
    DI,
    reg_6530,
    ap_clk,
    grp_getVal_fu_544_ap_return,
    p_0,
    Q,
    \j_0_i1_0_1_reg_485_reg[1] ,
    \j_0_i1_0_1_reg_485_reg[0] ,
    \j_0_i1_0_2_reg_517_reg[1] ,
    \j_0_i1_0_2_reg_517_reg[0] ,
    p_1,
    CO);
  output [6:0]P;
  output y_weight_1_i1_0_2_reg_507;
  output [0:0]B;
  output [0:0]OPMODE;
  output [0:0]S;
  output [0:0]\p_i1_reg_2243_reg[3] ;
  output [1:0]\p_i1_reg_2243_reg[3]_0 ;
  output [0:0]DI;
  input reg_6530;
  input ap_clk;
  input [7:0]grp_getVal_fu_544_ap_return;
  input [18:0]p_0;
  input [1:0]Q;
  input \j_0_i1_0_1_reg_485_reg[1] ;
  input \j_0_i1_0_1_reg_485_reg[0] ;
  input \j_0_i1_0_2_reg_517_reg[1] ;
  input \j_0_i1_0_2_reg_517_reg[0] ;
  input [3:0]p_1;
  input [0:0]CO;

  wire [0:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]OPMODE;
  wire [6:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[34]_i_19_n_2 ;
  wire \ap_CS_fsm[34]_i_20_n_2 ;
  wire \ap_CS_fsm[34]_i_21_n_2 ;
  wire \ap_CS_fsm[34]_i_22_n_2 ;
  wire \ap_CS_fsm[34]_i_33_n_2 ;
  wire \ap_CS_fsm[34]_i_34_n_2 ;
  wire \ap_CS_fsm[34]_i_35_n_2 ;
  wire \ap_CS_fsm[34]_i_36_n_2 ;
  wire \ap_CS_fsm[34]_i_37_n_2 ;
  wire \ap_CS_fsm[34]_i_38_n_2 ;
  wire \ap_CS_fsm[34]_i_39_n_2 ;
  wire \ap_CS_fsm[34]_i_40_n_2 ;
  wire \ap_CS_fsm[34]_i_49_n_2 ;
  wire \ap_CS_fsm[34]_i_50_n_2 ;
  wire \ap_CS_fsm[34]_i_51_n_2 ;
  wire \ap_CS_fsm[34]_i_52_n_2 ;
  wire \ap_CS_fsm[34]_i_53_n_2 ;
  wire \ap_CS_fsm[34]_i_54_n_2 ;
  wire \ap_CS_fsm[34]_i_55_n_2 ;
  wire \ap_CS_fsm[34]_i_56_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[34]_i_18_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_18_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_18_n_4 ;
  wire \ap_CS_fsm_reg[34]_i_18_n_5 ;
  wire \ap_CS_fsm_reg[34]_i_32_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_32_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_32_n_4 ;
  wire \ap_CS_fsm_reg[34]_i_32_n_5 ;
  wire ap_clk;
  wire [7:0]grp_getVal_fu_544_ap_return;
  wire \j_0_i1_0_1_reg_485_reg[0] ;
  wire \j_0_i1_0_1_reg_485_reg[1] ;
  wire \j_0_i1_0_2_reg_517_reg[0] ;
  wire \j_0_i1_0_2_reg_517_reg[1] ;
  wire [18:0]p_0;
  wire [3:0]p_1;
  wire [0:0]\p_i1_reg_2243_reg[3] ;
  wire [1:0]\p_i1_reg_2243_reg[3]_0 ;
  wire p_n_100;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire reg_6530;
  wire [7:7]\sobel_filter_mux_cud_U18/mux_2_0 ;
  wire y_weight_1_i1_0_2_reg_507;
  wire [3:2]\NLW_ap_CS_fsm_reg[34]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_32_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[34]_i_19 
       (.I0(p_n_89),
        .I1(p_n_88),
        .O(\ap_CS_fsm[34]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_20 
       (.I0(p_n_91),
        .I1(p_n_90),
        .O(\ap_CS_fsm[34]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_21 
       (.I0(p_n_88),
        .I1(p_n_89),
        .O(\ap_CS_fsm[34]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_22 
       (.I0(p_n_90),
        .I1(p_n_91),
        .O(\ap_CS_fsm[34]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_33 
       (.I0(p_n_93),
        .I1(p_n_92),
        .O(\ap_CS_fsm[34]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_34 
       (.I0(p_n_95),
        .I1(p_n_94),
        .O(\ap_CS_fsm[34]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_35 
       (.I0(p_n_97),
        .I1(p_n_96),
        .O(\ap_CS_fsm[34]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_36 
       (.I0(p_n_99),
        .I1(p_n_98),
        .O(\ap_CS_fsm[34]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_37 
       (.I0(p_n_92),
        .I1(p_n_93),
        .O(\ap_CS_fsm[34]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_38 
       (.I0(p_n_94),
        .I1(p_n_95),
        .O(\ap_CS_fsm[34]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_39 
       (.I0(p_n_96),
        .I1(p_n_97),
        .O(\ap_CS_fsm[34]_i_39_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_40 
       (.I0(p_n_98),
        .I1(p_n_99),
        .O(\ap_CS_fsm[34]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_49 
       (.I0(p_n_100),
        .I1(P[6]),
        .O(\ap_CS_fsm[34]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_50 
       (.I0(P[4]),
        .I1(P[5]),
        .O(\ap_CS_fsm[34]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_51 
       (.I0(P[2]),
        .I1(P[3]),
        .O(\ap_CS_fsm[34]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[34]_i_52 
       (.I0(P[0]),
        .I1(P[1]),
        .O(\ap_CS_fsm[34]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_53 
       (.I0(P[6]),
        .I1(p_n_100),
        .O(\ap_CS_fsm[34]_i_53_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_54 
       (.I0(P[5]),
        .I1(P[4]),
        .O(\ap_CS_fsm[34]_i_54_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_55 
       (.I0(P[3]),
        .I1(P[2]),
        .O(\ap_CS_fsm[34]_i_55_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_56 
       (.I0(P[1]),
        .I1(P[0]),
        .O(\ap_CS_fsm[34]_i_56_n_2 ));
  LUT6 #(
    .INIT(64'h8778D22DB44B1EE1)) 
    \ap_CS_fsm[34]_i_7 
       (.I0(P[6]),
        .I1(p_1[2]),
        .I2(p_1[3]),
        .I3(p_n_100),
        .I4(CO),
        .I5(\p_i1_reg_2243_reg[3] ),
        .O(S));
  CARRY4 \ap_CS_fsm_reg[34]_i_12 
       (.CI(\ap_CS_fsm_reg[34]_i_18_n_2 ),
        .CO({\NLW_ap_CS_fsm_reg[34]_i_12_CO_UNCONNECTED [3:2],\p_i1_reg_2243_reg[3] ,\ap_CS_fsm_reg[34]_i_12_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[34]_i_19_n_2 ,\ap_CS_fsm[34]_i_20_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[34]_i_21_n_2 ,\ap_CS_fsm[34]_i_22_n_2 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_18 
       (.CI(\ap_CS_fsm_reg[34]_i_32_n_2 ),
        .CO({\ap_CS_fsm_reg[34]_i_18_n_2 ,\ap_CS_fsm_reg[34]_i_18_n_3 ,\ap_CS_fsm_reg[34]_i_18_n_4 ,\ap_CS_fsm_reg[34]_i_18_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[34]_i_33_n_2 ,\ap_CS_fsm[34]_i_34_n_2 ,\ap_CS_fsm[34]_i_35_n_2 ,\ap_CS_fsm[34]_i_36_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_18_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_37_n_2 ,\ap_CS_fsm[34]_i_38_n_2 ,\ap_CS_fsm[34]_i_39_n_2 ,\ap_CS_fsm[34]_i_40_n_2 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_32 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[34]_i_32_n_2 ,\ap_CS_fsm_reg[34]_i_32_n_3 ,\ap_CS_fsm_reg[34]_i_32_n_4 ,\ap_CS_fsm_reg[34]_i_32_n_5 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[34]_i_49_n_2 ,\ap_CS_fsm[34]_i_50_n_2 ,\ap_CS_fsm[34]_i_51_n_2 ,\ap_CS_fsm[34]_i_52_n_2 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_32_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_53_n_2 ,\ap_CS_fsm[34]_i_54_n_2 ,\ap_CS_fsm[34]_i_55_n_2 ,\ap_CS_fsm[34]_i_56_n_2 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_getVal_fu_544_ap_return}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,\sobel_filter_mux_cud_U18/mux_2_0 ,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0[18],p_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_6530),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(y_weight_1_i1_0_2_reg_507),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,OPMODE,1'b0,Q[1],1'b0,Q[1]}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:20],p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \p_i1_reg_2243[3]_i_10 
       (.I0(P[0]),
        .I1(p_1[0]),
        .O(\p_i1_reg_2243_reg[3]_0 [0]));
  LUT4 #(
    .INIT(16'h909F)) 
    \p_i1_reg_2243[3]_i_5 
       (.I0(P[0]),
        .I1(\p_i1_reg_2243_reg[3] ),
        .I2(p_1[0]),
        .I3(CO),
        .O(DI));
  LUT5 #(
    .INIT(32'h96696996)) 
    \p_i1_reg_2243[3]_i_9 
       (.I0(CO),
        .I1(p_1[1]),
        .I2(\p_i1_reg_2243_reg[3] ),
        .I3(P[1]),
        .I4(DI),
        .O(\p_i1_reg_2243_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\j_0_i1_0_1_reg_485_reg[1] ),
        .I3(\j_0_i1_0_1_reg_485_reg[0] ),
        .O(y_weight_1_i1_0_2_reg_507));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_1__2
       (.I0(\j_0_i1_0_2_reg_517_reg[1] ),
        .I1(\j_0_i1_0_2_reg_517_reg[0] ),
        .O(\sobel_filter_mux_cud_U18/mux_2_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    p_i_2
       (.I0(\j_0_i1_0_2_reg_517_reg[1] ),
        .I1(\j_0_i1_0_2_reg_517_reg[0] ),
        .O(B));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_3
       (.I0(Q[1]),
        .O(OPMODE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mux_bkb
   (DI,
    \tmp_68_reg_2016_reg[6] ,
    \tmp_68_reg_2016_reg[7] ,
    Q,
    \tmp_109_reg_235_reg[3] ,
    \Y_7_read_1_reg_195_reg[7] ,
    \Y_6_read_1_reg_200_reg[7] ,
    \Y_5_read_1_reg_205_reg[7] ,
    \Y_4_read_1_reg_210_reg[7] ,
    \Y_3_read_1_reg_215_reg[7] ,
    \Y_2_read_1_reg_220_reg[7] ,
    \Y_1_read_1_reg_225_reg[7] ,
    \Y_0_read_1_reg_230_reg[7] );
  output [3:0]DI;
  output [2:0]\tmp_68_reg_2016_reg[6] ;
  output \tmp_68_reg_2016_reg[7] ;
  input [7:0]Q;
  input [3:0]\tmp_109_reg_235_reg[3] ;
  input [7:0]\Y_7_read_1_reg_195_reg[7] ;
  input [7:0]\Y_6_read_1_reg_200_reg[7] ;
  input [7:0]\Y_5_read_1_reg_205_reg[7] ;
  input [7:0]\Y_4_read_1_reg_210_reg[7] ;
  input [7:0]\Y_3_read_1_reg_215_reg[7] ;
  input [7:0]\Y_2_read_1_reg_220_reg[7] ;
  input [7:0]\Y_1_read_1_reg_225_reg[7] ;
  input [7:0]\Y_0_read_1_reg_230_reg[7] ;

  wire [3:0]DI;
  wire [7:0]Q;
  wire [7:0]\Y_0_read_1_reg_230_reg[7] ;
  wire [7:0]\Y_1_read_1_reg_225_reg[7] ;
  wire [7:0]\Y_2_read_1_reg_220_reg[7] ;
  wire [7:0]\Y_3_read_1_reg_215_reg[7] ;
  wire [7:0]\Y_4_read_1_reg_210_reg[7] ;
  wire [7:0]\Y_5_read_1_reg_205_reg[7] ;
  wire [7:0]\Y_6_read_1_reg_200_reg[7] ;
  wire [7:0]\Y_7_read_1_reg_195_reg[7] ;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_1;
  wire [3:0]\tmp_109_reg_235_reg[3] ;
  wire [2:0]\tmp_68_reg_2016_reg[6] ;
  wire \tmp_68_reg_2016_reg[7] ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[0]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[0]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [0]),
        .I1(\Y_6_read_1_reg_200_reg[7] [0]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [0]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[0]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [0]),
        .I1(\Y_2_read_1_reg_220_reg[7] [0]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [0]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [0]),
        .O(mux_2_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[1]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[1]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [1]),
        .I1(\Y_6_read_1_reg_200_reg[7] [1]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [1]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[1]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [1]),
        .I1(\Y_2_read_1_reg_220_reg[7] [1]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [1]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [1]),
        .O(mux_2_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[2]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[2]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [2]),
        .I1(\Y_6_read_1_reg_200_reg[7] [2]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [2]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[2]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [2]),
        .I1(\Y_2_read_1_reg_220_reg[7] [2]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [2]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [2]),
        .O(mux_2_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[3]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[3]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[3]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [3]),
        .I1(\Y_6_read_1_reg_200_reg[7] [3]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [3]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[3]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [3]),
        .I1(\Y_2_read_1_reg_220_reg[7] [3]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [3]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [3]),
        .O(mux_2_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[4]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[4]),
        .O(\tmp_68_reg_2016_reg[6] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[4]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [4]),
        .I1(\Y_6_read_1_reg_200_reg[7] [4]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [4]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[4]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [4]),
        .I1(\Y_2_read_1_reg_220_reg[7] [4]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [4]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [4]),
        .O(mux_2_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[5]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[5]),
        .O(\tmp_68_reg_2016_reg[6] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[5]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [5]),
        .I1(\Y_6_read_1_reg_200_reg[7] [5]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [5]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[5]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [5]),
        .I1(\Y_2_read_1_reg_220_reg[7] [5]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [5]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [5]),
        .O(mux_2_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[6]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[6]),
        .O(\tmp_68_reg_2016_reg[6] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[6]_i_2 
       (.I0(\Y_7_read_1_reg_195_reg[7] [6]),
        .I1(\Y_6_read_1_reg_200_reg[7] [6]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [6]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[6]_i_3 
       (.I0(\Y_3_read_1_reg_215_reg[7] [6]),
        .I1(\Y_2_read_1_reg_220_reg[7] [6]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [6]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [6]),
        .O(mux_2_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_68_reg_2016[7]_i_2 
       (.I0(Q[7]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[7]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[7]),
        .O(\tmp_68_reg_2016_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[7]_i_4 
       (.I0(\Y_7_read_1_reg_195_reg[7] [7]),
        .I1(\Y_6_read_1_reg_200_reg[7] [7]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [7]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_68_reg_2016[7]_i_5 
       (.I0(\Y_3_read_1_reg_215_reg[7] [7]),
        .I1(\Y_2_read_1_reg_220_reg[7] [7]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [7]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [7]),
        .O(mux_2_0[7]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_mux_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mux_bkb_8
   (DI,
    p,
    Q,
    \tmp_109_reg_235_reg[3] ,
    \Y_7_read_1_reg_195_reg[7] ,
    \Y_6_read_1_reg_200_reg[7] ,
    \Y_5_read_1_reg_205_reg[7] ,
    \Y_4_read_1_reg_210_reg[7] ,
    \Y_3_read_1_reg_215_reg[7] ,
    \Y_2_read_1_reg_220_reg[7] ,
    \Y_1_read_1_reg_225_reg[7] ,
    \Y_0_read_1_reg_230_reg[7] );
  output [3:0]DI;
  output [3:0]p;
  input [7:0]Q;
  input [3:0]\tmp_109_reg_235_reg[3] ;
  input [7:0]\Y_7_read_1_reg_195_reg[7] ;
  input [7:0]\Y_6_read_1_reg_200_reg[7] ;
  input [7:0]\Y_5_read_1_reg_205_reg[7] ;
  input [7:0]\Y_4_read_1_reg_210_reg[7] ;
  input [7:0]\Y_3_read_1_reg_215_reg[7] ;
  input [7:0]\Y_2_read_1_reg_220_reg[7] ;
  input [7:0]\Y_1_read_1_reg_225_reg[7] ;
  input [7:0]\Y_0_read_1_reg_230_reg[7] ;

  wire [3:0]DI;
  wire [7:0]Q;
  wire [7:0]\Y_0_read_1_reg_230_reg[7] ;
  wire [7:0]\Y_1_read_1_reg_225_reg[7] ;
  wire [7:0]\Y_2_read_1_reg_220_reg[7] ;
  wire [7:0]\Y_3_read_1_reg_215_reg[7] ;
  wire [7:0]\Y_4_read_1_reg_210_reg[7] ;
  wire [7:0]\Y_5_read_1_reg_205_reg[7] ;
  wire [7:0]\Y_6_read_1_reg_200_reg[7] ;
  wire [7:0]\Y_7_read_1_reg_195_reg[7] ;
  wire [7:0]mux_2_0;
  wire [7:0]mux_2_1;
  wire [3:0]p;
  wire [3:0]\tmp_109_reg_235_reg[3] ;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_10
       (.I0(Q[1]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[1]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_11
       (.I0(Q[0]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[0]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_12
       (.I0(\Y_7_read_1_reg_195_reg[7] [7]),
        .I1(\Y_6_read_1_reg_200_reg[7] [7]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [7]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_13
       (.I0(\Y_3_read_1_reg_215_reg[7] [7]),
        .I1(\Y_2_read_1_reg_220_reg[7] [7]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [7]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [7]),
        .O(mux_2_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_14
       (.I0(\Y_7_read_1_reg_195_reg[7] [6]),
        .I1(\Y_6_read_1_reg_200_reg[7] [6]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [6]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_15
       (.I0(\Y_3_read_1_reg_215_reg[7] [6]),
        .I1(\Y_2_read_1_reg_220_reg[7] [6]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [6]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [6]),
        .O(mux_2_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_16
       (.I0(\Y_7_read_1_reg_195_reg[7] [5]),
        .I1(\Y_6_read_1_reg_200_reg[7] [5]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [5]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_17
       (.I0(\Y_3_read_1_reg_215_reg[7] [5]),
        .I1(\Y_2_read_1_reg_220_reg[7] [5]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [5]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_18
       (.I0(\Y_7_read_1_reg_195_reg[7] [4]),
        .I1(\Y_6_read_1_reg_200_reg[7] [4]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [4]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_19
       (.I0(\Y_3_read_1_reg_215_reg[7] [4]),
        .I1(\Y_2_read_1_reg_220_reg[7] [4]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [4]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [4]),
        .O(mux_2_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_20
       (.I0(\Y_7_read_1_reg_195_reg[7] [3]),
        .I1(\Y_6_read_1_reg_200_reg[7] [3]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [3]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_21
       (.I0(\Y_3_read_1_reg_215_reg[7] [3]),
        .I1(\Y_2_read_1_reg_220_reg[7] [3]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [3]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_22
       (.I0(\Y_7_read_1_reg_195_reg[7] [2]),
        .I1(\Y_6_read_1_reg_200_reg[7] [2]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [2]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_23
       (.I0(\Y_3_read_1_reg_215_reg[7] [2]),
        .I1(\Y_2_read_1_reg_220_reg[7] [2]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [2]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_24
       (.I0(\Y_7_read_1_reg_195_reg[7] [1]),
        .I1(\Y_6_read_1_reg_200_reg[7] [1]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [1]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_25
       (.I0(\Y_3_read_1_reg_215_reg[7] [1]),
        .I1(\Y_2_read_1_reg_220_reg[7] [1]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [1]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [1]),
        .O(mux_2_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_26
       (.I0(\Y_7_read_1_reg_195_reg[7] [0]),
        .I1(\Y_6_read_1_reg_200_reg[7] [0]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_5_read_1_reg_205_reg[7] [0]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_4_read_1_reg_210_reg[7] [0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    y_weight_1_i1_reg_441_reg_i_27
       (.I0(\Y_3_read_1_reg_215_reg[7] [0]),
        .I1(\Y_2_read_1_reg_220_reg[7] [0]),
        .I2(\tmp_109_reg_235_reg[3] [1]),
        .I3(\Y_1_read_1_reg_225_reg[7] [0]),
        .I4(\tmp_109_reg_235_reg[3] [0]),
        .I5(\Y_0_read_1_reg_230_reg[7] [0]),
        .O(mux_2_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_4
       (.I0(Q[7]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[7]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[7]),
        .O(p[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_5
       (.I0(Q[6]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[6]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[6]),
        .O(p[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_6
       (.I0(Q[5]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[5]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[5]),
        .O(p[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_7
       (.I0(Q[4]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[4]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[4]),
        .O(p[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_8
       (.I0(Q[3]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[3]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[3]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    y_weight_1_i1_reg_441_reg_i_9
       (.I0(Q[2]),
        .I1(\tmp_109_reg_235_reg[3] [3]),
        .I2(mux_2_1[2]),
        .I3(\tmp_109_reg_235_reg[3] [2]),
        .I4(mux_2_0[2]),
        .O(DI[2]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
