{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "ram": {
      "attributes": {
        "hdlname": "ram",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "rtl/ram.sv:3.1-73.10"
      },
      "parameter_default_values": {
        "ADDR_WIDTH": "00000000000000000000000000011111",
        "DATA_WIDTH": "00000000000000000000000000011111"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_read_enable": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "i_read_addr": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "o_read_data": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "o_read_valid": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "i_write_enable": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "i_byte_enable": {
          "direction": "input",
          "bits": [ 72, 73, 74, 75 ]
        },
        "i_write_addr": {
          "direction": "input",
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ]
        },
        "i_write_data": {
          "direction": "input",
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
        }
      },
      "cells": {
        "$procdff$283": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:62.1-69.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
            "Q": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
          }
        },
        "$procdff$284": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:62.1-69.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 172 ],
            "Q": [ 70 ]
          }
        },
        "$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:53.17-53.33|rtl/ram.sv:53.13-54.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 124, 125, 126, 127, 128, 129, 130, 131 ],
            "S": [ 74 ],
            "Y": [ 173, 174, 175, 176, 177, 178, 179, 180 ]
          }
        },
        "$procmux$115": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:53.17-53.33|rtl/ram.sv:53.13-54.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 76, 77, 78, 79, 80 ],
            "S": [ 74 ],
            "Y": [ 181, 182, 183, 184, 185 ]
          }
        },
        "$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:51.17-51.33|rtl/ram.sv:51.13-52.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 73 ],
            "Y": [ 186 ]
          }
        },
        "$procmux$133": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:51.17-51.33|rtl/ram.sv:51.13-52.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 116, 117, 118, 119, 120, 121, 122, 123 ],
            "S": [ 73 ],
            "Y": [ 187, 188, 189, 190, 191, 192, 193, 194 ]
          }
        },
        "$procmux$142": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:51.17-51.33|rtl/ram.sv:51.13-52.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 76, 77, 78, 79, 80 ],
            "S": [ 73 ],
            "Y": [ 195, 196, 197, 198, 199 ]
          }
        },
        "$procmux$151": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:49.17-49.33|rtl/ram.sv:49.13-50.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 72 ],
            "Y": [ 200 ]
          }
        },
        "$procmux$160": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:49.17-49.33|rtl/ram.sv:49.13-50.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 108, 109, 110, 111, 112, 113, 114, 115 ],
            "S": [ 72 ],
            "Y": [ 201, 202, 203, 204, 205, 206, 207, 208 ]
          }
        },
        "$procmux$169": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:49.17-49.33|rtl/ram.sv:49.13-50.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 76, 77, 78, 79, 80 ],
            "S": [ 72 ],
            "Y": [ 209, 210, 211, 212, 213 ]
          }
        },
        "$procmux$177": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 214 ],
            "S": [ 71 ],
            "Y": [ 215 ]
          }
        },
        "$procmux$183": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 216, 217, 218, 219, 220, 221, 222, 223 ],
            "S": [ 71 ],
            "Y": [ 224, 225, 226, 227, 228, 229, 230, 231 ]
          }
        },
        "$procmux$189": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 232, 233, 234, 235, 236 ],
            "S": [ 71 ],
            "Y": [ 237, 238, 239, 240, 241 ]
          }
        },
        "$procmux$195": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 242 ],
            "S": [ 71 ],
            "Y": [ 243 ]
          }
        },
        "$procmux$201": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 173, 174, 175, 176, 177, 178, 179, 180 ],
            "S": [ 71 ],
            "Y": [ 244, 245, 246, 247, 248, 249, 250, 251 ]
          }
        },
        "$procmux$207": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 181, 182, 183, 184, 185 ],
            "S": [ 71 ],
            "Y": [ 252, 253, 254, 255, 256 ]
          }
        },
        "$procmux$213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 186 ],
            "S": [ 71 ],
            "Y": [ 257 ]
          }
        },
        "$procmux$219": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 187, 188, 189, 190, 191, 192, 193, 194 ],
            "S": [ 71 ],
            "Y": [ 258, 259, 260, 261, 262, 263, 264, 265 ]
          }
        },
        "$procmux$225": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 195, 196, 197, 198, 199 ],
            "S": [ 71 ],
            "Y": [ 266, 267, 268, 269, 270 ]
          }
        },
        "$procmux$231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 200 ],
            "S": [ 71 ],
            "Y": [ 271 ]
          }
        },
        "$procmux$237": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 201, 202, 203, 204, 205, 206, 207, 208 ],
            "S": [ 71 ],
            "Y": [ 272, 273, 274, 275, 276, 277, 278, 279 ]
          }
        },
        "$procmux$243": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.13-48.27|rtl/ram.sv:48.9-57.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 209, 210, 211, 212, 213 ],
            "S": [ 71 ],
            "Y": [ 280, 281, 282, 283, 284 ]
          }
        },
        "$procmux$248": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 215 ],
            "S": [ 3 ],
            "Y": [ 285 ]
          }
        },
        "$procmux$251": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 224, 225, 226, 227, 228, 229, 230, 231 ],
            "S": [ 3 ],
            "Y": [ 286, 287, 288, 289, 290, 291, 292, 293 ]
          }
        },
        "$procmux$254": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 237, 238, 239, 240, 241 ],
            "S": [ 3 ],
            "Y": [ 294, 295, 296, 297, 298 ]
          }
        },
        "$procmux$257": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 243 ],
            "S": [ 3 ],
            "Y": [ 299 ]
          }
        },
        "$procmux$260": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 244, 245, 246, 247, 248, 249, 250, 251 ],
            "S": [ 3 ],
            "Y": [ 300, 301, 302, 303, 304, 305, 306, 307 ]
          }
        },
        "$procmux$263": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 252, 253, 254, 255, 256 ],
            "S": [ 3 ],
            "Y": [ 308, 309, 310, 311, 312 ]
          }
        },
        "$procmux$266": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 257 ],
            "S": [ 3 ],
            "Y": [ 313 ]
          }
        },
        "$procmux$269": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 258, 259, 260, 261, 262, 263, 264, 265 ],
            "S": [ 3 ],
            "Y": [ 314, 315, 316, 317, 318, 319, 320, 321 ]
          }
        },
        "$procmux$272": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 266, 267, 268, 269, 270 ],
            "S": [ 3 ],
            "Y": [ 322, 323, 324, 325, 326 ]
          }
        },
        "$procmux$275": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 271 ],
            "S": [ 3 ],
            "Y": [ 327 ]
          }
        },
        "$procmux$278": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 272, 273, 274, 275, 276, 277, 278, 279 ],
            "S": [ 3 ],
            "Y": [ 328, 329, 330, 331, 332, 333, 334, 335 ]
          }
        },
        "$procmux$281": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.9-47.15|rtl/ram.sv:47.5-58.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 280, 281, 282, 283, 284 ],
            "S": [ 3 ],
            "Y": [ 336, 337, 338, 339, 340 ]
          }
        },
        "$procmux$59": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "rtl/ram.sv:64.13-64.26|rtl/ram.sv:64.9-67.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 341 ]
          }
        },
        "$procmux$61": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "rtl/ram.sv:63.9-63.15|rtl/ram.sv:63.5-68.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 341 ],
            "S": [ 3 ],
            "Y": [ 172 ]
          }
        },
        "$procmux$63": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:64.13-64.26|rtl/ram.sv:64.9-67.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373 ],
            "S": [ 5 ],
            "Y": [ 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ]
          }
        },
        "$procmux$65": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:63.9-63.15|rtl/ram.sv:63.5-68.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ],
            "S": [ 3 ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ]
          }
        },
        "$procmux$70": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:55.17-55.33|rtl/ram.sv:55.13-56.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 75 ],
            "Y": [ 214 ]
          }
        },
        "$procmux$79": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:55.17-55.33|rtl/ram.sv:55.13-56.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 132, 133, 134, 135, 136, 137, 138, 139 ],
            "S": [ 75 ],
            "Y": [ 216, 217, 218, 219, 220, 221, 222, 223 ]
          }
        },
        "$procmux$88": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:55.17-55.33|rtl/ram.sv:55.13-56.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 76, 77, 78, 79, 80 ],
            "S": [ 75 ],
            "Y": [ 232, 233, 234, 235, 236 ]
          }
        },
        "$procmux$97": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:53.17-53.33|rtl/ram.sv:53.13-54.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 74 ],
            "Y": [ 242 ]
          }
        },
        "mem_a": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_a",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:41.39-41.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 342, 343, 344, 345, 346, 347, 348, 349 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 336, 337, 338, 339, 340 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 328, 329, 330, 331, 332, 333, 334, 335 ],
            "WR_EN": [ 327, 327, 327, 327, 327, 327, 327, 327 ]
          }
        },
        "mem_b": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_b",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:42.39-42.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 350, 351, 352, 353, 354, 355, 356, 357 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 322, 323, 324, 325, 326 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 314, 315, 316, 317, 318, 319, 320, 321 ],
            "WR_EN": [ 313, 313, 313, 313, 313, 313, 313, 313 ]
          }
        },
        "mem_c": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_c",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:43.39-43.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 358, 359, 360, 361, 362, 363, 364, 365 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 308, 309, 310, 311, 312 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 300, 301, 302, 303, 304, 305, 306, 307 ],
            "WR_EN": [ 299, 299, 299, 299, 299, 299, 299, 299 ]
          }
        },
        "mem_d": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_d",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:44.39-44.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 366, 367, 368, 369, 370, 371, 372, 373 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 294, 295, 296, 297, 298 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 286, 287, 288, 289, 290, 291, 292, 293 ],
            "WR_EN": [ 285, 285, 285, 285, 285, 285, 285, 285 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\mem_a$rtl/ram.sv:50$1_ADDR[31:0]$6": {
          "hide_name": 1,
          "bits": [ 336, 337, 338, 339, 340 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_a$rtl/ram.sv:50$1_DATA[7:0]$7": {
          "hide_name": 1,
          "bits": [ 328, 329, 330, 331, 332, 333, 334, 335 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_a$rtl/ram.sv:50$1_EN[7:0]$8": {
          "hide_name": 1,
          "bits": [ 327, 327, 327, 327, 327, 327, 327, 327 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:52$2_ADDR[31:0]$9": {
          "hide_name": 1,
          "bits": [ 322, 323, 324, 325, 326 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:52$2_DATA[7:0]$10": {
          "hide_name": 1,
          "bits": [ 314, 315, 316, 317, 318, 319, 320, 321 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:52$2_EN[7:0]$11": {
          "hide_name": 1,
          "bits": [ 313, 313, 313, 313, 313, 313, 313, 313 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:54$3_ADDR[31:0]$12": {
          "hide_name": 1,
          "bits": [ 308, 309, 310, 311, 312 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:54$3_DATA[7:0]$13": {
          "hide_name": 1,
          "bits": [ 300, 301, 302, 303, 304, 305, 306, 307 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:54$3_EN[7:0]$14": {
          "hide_name": 1,
          "bits": [ 299, 299, 299, 299, 299, 299, 299, 299 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:56$4_ADDR[31:0]$15": {
          "hide_name": 1,
          "bits": [ 294, 295, 296, 297, 298 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:56$4_DATA[7:0]$16": {
          "hide_name": 1,
          "bits": [ 286, 287, 288, 289, 290, 291, 292, 293 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:56$4_EN[7:0]$17": {
          "hide_name": 1,
          "bits": [ 285, 285, 285, 285, 285, 285, 285, 285 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$0\\o_read_data[31:0]": {
          "hide_name": 1,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
          "attributes": {
            "src": "rtl/ram.sv:62.1-69.4"
          }
        },
        "$0\\o_read_valid[0:0]": {
          "hide_name": 1,
          "bits": [ 172 ],
          "attributes": {
            "src": "rtl/ram.sv:62.1-69.4"
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:50$1_ADDR[31:0]$30": {
          "hide_name": 1,
          "bits": [ 280, 281, 282, 283, 284 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:50$1_DATA[7:0]$31": {
          "hide_name": 1,
          "bits": [ 272, 273, 274, 275, 276, 277, 278, 279 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:50$1_EN[7:0]$32": {
          "hide_name": 1,
          "bits": [ 271, 271, 271, 271, 271, 271, 271, 271 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:52$2_ADDR[31:0]$33": {
          "hide_name": 1,
          "bits": [ 266, 267, 268, 269, 270 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:52$2_DATA[7:0]$34": {
          "hide_name": 1,
          "bits": [ 258, 259, 260, 261, 262, 263, 264, 265 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:52$2_EN[7:0]$35": {
          "hide_name": 1,
          "bits": [ 257, 257, 257, 257, 257, 257, 257, 257 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:54$3_ADDR[31:0]$36": {
          "hide_name": 1,
          "bits": [ 252, 253, 254, 255, 256 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:54$3_DATA[7:0]$37": {
          "hide_name": 1,
          "bits": [ 244, 245, 246, 247, 248, 249, 250, 251 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:54$3_EN[7:0]$38": {
          "hide_name": 1,
          "bits": [ 243, 243, 243, 243, 243, 243, 243, 243 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:56$4_ADDR[31:0]$39": {
          "hide_name": 1,
          "bits": [ 237, 238, 239, 240, 241 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:56$4_DATA[7:0]$40": {
          "hide_name": 1,
          "bits": [ 224, 225, 226, 227, 228, 229, 230, 231 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:56$4_EN[7:0]$41": {
          "hide_name": 1,
          "bits": [ 215, 215, 215, 215, 215, 215, 215, 215 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_a$rtl/ram.sv:50$1_ADDR[31:0]$42": {
          "hide_name": 1,
          "bits": [ 209, 210, 211, 212, 213 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_a$rtl/ram.sv:50$1_DATA[7:0]$43": {
          "hide_name": 1,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_a$rtl/ram.sv:50$1_EN[7:0]$44": {
          "hide_name": 1,
          "bits": [ 200, 200, 200, 200, 200, 200, 200, 200 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_b$rtl/ram.sv:52$2_ADDR[31:0]$45": {
          "hide_name": 1,
          "bits": [ 195, 196, 197, 198, 199 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_b$rtl/ram.sv:52$2_DATA[7:0]$46": {
          "hide_name": 1,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_b$rtl/ram.sv:52$2_EN[7:0]$47": {
          "hide_name": 1,
          "bits": [ 186, 186, 186, 186, 186, 186, 186, 186 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_c$rtl/ram.sv:54$3_ADDR[31:0]$48": {
          "hide_name": 1,
          "bits": [ 181, 182, 183, 184, 185 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_c$rtl/ram.sv:54$3_DATA[7:0]$49": {
          "hide_name": 1,
          "bits": [ 173, 174, 175, 176, 177, 178, 179, 180 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_c$rtl/ram.sv:54$3_EN[7:0]$50": {
          "hide_name": 1,
          "bits": [ 242, 242, 242, 242, 242, 242, 242, 242 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_d$rtl/ram.sv:56$4_ADDR[31:0]$51": {
          "hide_name": 1,
          "bits": [ 232, 233, 234, 235, 236 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_d$rtl/ram.sv:56$4_DATA[7:0]$52": {
          "hide_name": 1,
          "bits": [ 216, 217, 218, 219, 220, 221, 222, 223 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$3$memwr$\\mem_d$rtl/ram.sv:56$4_EN[7:0]$53": {
          "hide_name": 1,
          "bits": [ 214, 214, 214, 214, 214, 214, 214, 214 ],
          "attributes": {
            "src": "rtl/ram.sv:46.1-59.4"
          }
        },
        "$memrd$\\mem_a$rtl/ram.sv:65$55_DATA": {
          "hide_name": 1,
          "bits": [ 342, 343, 344, 345, 346, 347, 348, 349 ],
          "attributes": {
            "src": "rtl/ram.sv:65.89-65.94"
          }
        },
        "$memrd$\\mem_b$rtl/ram.sv:65$56_DATA": {
          "hide_name": 1,
          "bits": [ 350, 351, 352, 353, 354, 355, 356, 357 ],
          "attributes": {
            "src": "rtl/ram.sv:65.69-65.74"
          }
        },
        "$memrd$\\mem_c$rtl/ram.sv:65$57_DATA": {
          "hide_name": 1,
          "bits": [ 358, 359, 360, 361, 362, 363, 364, 365 ],
          "attributes": {
            "src": "rtl/ram.sv:65.49-65.54"
          }
        },
        "$memrd$\\mem_d$rtl/ram.sv:65$58_DATA": {
          "hide_name": 1,
          "bits": [ 366, 367, 368, 369, 370, 371, 372, 373 ],
          "attributes": {
            "src": "rtl/ram.sv:65.29-65.34"
          }
        },
        "$procmux$59_Y": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "$procmux$63_Y": {
          "hide_name": 1,
          "bits": [ 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/ram.sv:7.11-7.14"
          }
        },
        "clk_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/ram.sv:8.11-8.17"
          }
        },
        "i_byte_enable": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75 ],
          "attributes": {
            "src": "rtl/ram.sv:20.17-20.30"
          }
        },
        "i_read_addr": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "rtl/ram.sv:13.26-13.37"
          }
        },
        "i_read_enable": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "rtl/ram.sv:12.11-12.24"
          }
        },
        "i_write_addr": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
          "attributes": {
            "src": "rtl/ram.sv:21.26-21.38"
          }
        },
        "i_write_data": {
          "hide_name": 0,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "rtl/ram.sv:22.26-22.38"
          }
        },
        "i_write_enable": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "rtl/ram.sv:19.11-19.25"
          }
        },
        "o_read_data": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "rtl/ram.sv:14.33-14.44"
          }
        },
        "o_read_valid": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "rtl/ram.sv:15.18-15.30"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/ram.sv:9.11-9.14"
          }
        }
      }
    }
  }
}
