|Controller
opCode[0] => Mux11.IN19
opCode[0] => Mux10.IN19
opCode[0] => Mux9.IN19
opCode[0] => Mux8.IN19
opCode[0] => Mux7.IN19
opCode[0] => Mux6.IN19
opCode[0] => Mux5.IN19
opCode[0] => Mux4.IN19
opCode[0] => Mux3.IN19
opCode[0] => Mux2.IN19
opCode[0] => Mux1.IN19
opCode[0] => Mux0.IN19
opCode[1] => Mux11.IN18
opCode[1] => Mux10.IN18
opCode[1] => Mux9.IN18
opCode[1] => Mux8.IN18
opCode[1] => Mux7.IN18
opCode[1] => Mux6.IN18
opCode[1] => Mux5.IN18
opCode[1] => Mux4.IN18
opCode[1] => Mux3.IN18
opCode[1] => Mux2.IN18
opCode[1] => Mux1.IN18
opCode[1] => Mux0.IN18
opCode[2] => Mux11.IN17
opCode[2] => Mux10.IN17
opCode[2] => Mux9.IN17
opCode[2] => Mux8.IN17
opCode[2] => Mux7.IN17
opCode[2] => Mux6.IN17
opCode[2] => Mux5.IN17
opCode[2] => Mux4.IN17
opCode[2] => Mux3.IN17
opCode[2] => Mux2.IN17
opCode[2] => Mux1.IN17
opCode[2] => Mux0.IN17
opCode[3] => Mux11.IN16
opCode[3] => Mux10.IN16
opCode[3] => Mux9.IN16
opCode[3] => Mux8.IN16
opCode[3] => Mux7.IN16
opCode[3] => Mux6.IN16
opCode[3] => Mux5.IN16
opCode[3] => Mux4.IN16
opCode[3] => Mux3.IN16
opCode[3] => Mux2.IN16
opCode[3] => Mux1.IN16
opCode[3] => Mux0.IN16
RegDst <= RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch$latch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead$latch.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump$latch.DB_MAX_OUTPUT_PORT_TYPE
JumpReg <= JumpReg$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


