{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 19:19:18 2016 " "Info: Processing started: Tue Nov 15 19:19:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiyan_5 -c shiyan_5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shiyan_5 -c shiyan_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_dounce.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_dounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_dounce " "Info: Found entity 1: key_dounce" {  } { { "key_dounce.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_5/key_dounce.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detection.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file detection.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 detection " "Info: Found entity 1: detection" {  } { { "detection.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_5/detection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCHK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SCHK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCHK-behav " "Info: Found design unit 1: SCHK-behav" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCHK " "Info: Found entity 1: SCHK" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCHK " "Info: Elaborating entity \"SCHK\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(31) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(31): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(31) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(31): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(37) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(37): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(37) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(37): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(43) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(43): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(43) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(43): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(50) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(50): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(50) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(50): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(57) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(57): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(57) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(57): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(64) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(64): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(64) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(71) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(71): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(71) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(71): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din SCHK.vhd(78) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(78): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SCHK.vhd(78) " "Warning (10492): VHDL Process Statement warning at SCHK.vhd(78): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCHK.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_5/SCHK.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "shiyan_5 " "Warning: Ignored assignments for entity \"shiyan_5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity shiyan_5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity shiyan_5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity shiyan_5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity shiyan_5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 19:19:22 2016 " "Info: Processing ended: Tue Nov 15 19:19:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
