Valid leaf ID range: 16777215:33554430
Num of top nodes: 16777216
Data level num of ways: 16
Z: 16
S: 27
A: 20
cached_total: 1048576
Total number of ORAM protected cache line blocks: 16777216
Cached number of levels: 19
Max number of levels: 25
Start lvl is: 20
data valid leaf right: 33554431
data num of levels: 25
data level num of ways: 16
data number of sets: 1048576
Cached node ID: 1048575 -- 1048670
Address space: 0 - 4 GB
pos1 valid leaf right: 4194303
pos1 num of levels: 22
pos1 level num of ways: 2
pos1 number of sets: 1048576
Cached node ID: 1048575 -- 1048586
Address space: 0 - 0.5 GB
pos2 valid leaf right: 524287
pos2 num of levels: 19
pos2 level num of ways: 1
pos2 number of sets: 262144
Cached node ID: 262143 -- 262148
Address space: 0 - 0.0625 GB
Clk@ 713091 Working on the # 10000 th memory instruction
Clk7 @ 1000000 Finished 14038 instructions 
Clk@ 1423393 Working on the # 20000 th memory instruction
Clk3 @ 2000000 Finished 28122 instructions 
Clk7 @ 2000000 Finished 28122 instructions 
Clk@ 2133491 Working on the # 30000 th memory instruction
Clk@ 2841194 Working on the # 40000 th memory instruction
Clk7 @ 3000000 Finished 42239 instructions 
Clk@ 3549189 Working on the # 50000 th memory instruction
Clk7 @ 4000000 Finished 56375 instructions 
Clk@ 4256281 Working on the # 60000 th memory instruction
Clk@ 4967569 Working on the # 70000 th memory instruction
Clk7 @ 5000000 Finished 70458 instructions 
Clk@ 5674636 Working on the # 80000 th memory instruction
Clk7 @ 6000000 Finished 84580 instructions 
Clk@ 6385426 Working on the # 90000 th memory instruction
Clk7 @ 7000000 Finished 98647 instructions 
Clk@ 7095894 Working on the # 100000 th memory instruction
Clk@ 7807190 Working on the # 110000 th memory instruction
Clk7 @ 8000000 Finished 112700 instructions 
Clk@ 8518113 Working on the # 120000 th memory instruction
Clk3 @ 9000000 Finished 126765 instructions 
Clk@ 9230280 Working on the # 130000 th memory instruction
Clk@ 9938334 Working on the # 140000 th memory instruction
Clk7 @ 10000000 Finished 140869 instructions 
Clk@ 10647004 Working on the # 150000 th memory instruction
Clk3 @ 11000000 Finished 154954 instructions 
Clk@ 11359458 Working on the # 160000 th memory instruction
Clk7 @ 12000000 Finished 169062 instructions 
Clk@ 12067111 Working on the # 170000 th memory instruction
Clk@ 12773707 Working on the # 180000 th memory instruction
Clk3 @ 13000000 Finished 183203 instructions 
Clk@ 13479981 Working on the # 190000 th memory instruction
Clk7 @ 14000000 Finished 197326 instructions 
Clk@ 14190357 Working on the # 200000 th memory instruction
Clk@ 14898049 Working on the # 210000 th memory instruction
Clk3 @ 15000000 Finished 211449 instructions 
Clk7 @ 15000000 Finished 211449 instructions 
Clk@ 15606624 Working on the # 220000 th memory instruction
Clk7 @ 16000000 Finished 225553 instructions 
Clk@ 16315111 Working on the # 230000 th memory instruction
Clk7 @ 17000000 Finished 239640 instructions 
Clk@ 17025373 Working on the # 240000 th memory instruction
Clk@ 17737428 Working on the # 250000 th memory instruction
Clk3 @ 18000000 Finished 253702 instructions 
Clk@ 18448160 Working on the # 260000 th memory instruction
Clk3 @ 19000000 Finished 267820 instructions 
Clk7 @ 19000000 Finished 267820 instructions 
Clk@ 19155561 Working on the # 270000 th memory instruction
Clk@ 19865076 Working on the # 280000 th memory instruction
Clk7 @ 20000000 Finished 281916 instructions 
Clk@ 20572020 Working on the # 290000 th memory instruction
Clk7 @ 21000000 Finished 296061 instructions 
Clk@ 21281093 Working on the # 300000 th memory instruction
Clk@ 21995955 Working on the # 310000 th memory instruction
Clk7 @ 22000000 Finished 310065 instructions 
Clk@ 22707276 Working on the # 320000 th memory instruction
Clk3 @ 23000000 Finished 324125 instructions 
Clk@ 23417220 Working on the # 330000 th memory instruction
Clk3 @ 24000000 Finished 338226 instructions 
Clk7 @ 24000000 Finished 338226 instructions 
Clk@ 24127810 Working on the # 340000 th memory instruction
Clk@ 24837294 Working on the # 350000 th memory instruction
Clk7 @ 25000000 Finished 352295 instructions 
Clk@ 25546022 Working on the # 360000 th memory instruction
Clk7 @ 26000000 Finished 366382 instructions 
Clk@ 26257887 Working on the # 370000 th memory instruction
Clk@ 26965448 Working on the # 380000 th memory instruction
Clk7 @ 27000000 Finished 380481 instructions 
Clk@ 27678010 Working on the # 390000 th memory instruction
Clk7 @ 28000000 Finished 394550 instructions 
Clk@ 28388307 Working on the # 400000 th memory instruction
Clk3 @ 29000000 Finished 408623 instructions 
Clk@ 29097881 Working on the # 410000 th memory instruction
Clk@ 29808561 Working on the # 420000 th memory instruction
Clk7 @ 30000000 Finished 422709 instructions 
Clk@ 30518111 Working on the # 430000 th memory instruction
Clk7 @ 31000000 Finished 436807 instructions 
Clk@ 31228644 Working on the # 440000 th memory instruction
Clk@ 31940493 Working on the # 450000 th memory instruction
Clk3 @ 32000000 Finished 450861 instructions 
Clk@ 32648668 Working on the # 460000 th memory instruction
Clk7 @ 33000000 Finished 464964 instructions 
Clk@ 33357443 Working on the # 470000 th memory instruction
Clk@ 34068806 Working on the # 480000 th memory instruction
Clk@ 34779702 Working on the # 490000 th memory instruction
Clk7 @ 35000000 Finished 493094 instructions 
Clk@ 35489733 Working on the # 500000 th memory instruction
Warm up done after line access count: 500000 out of 1000000 (50 %)
Clk7 @ 36000000 Finished 507201 instructions 
Clk@ 36197993 Working on the # 510000 th memory instruction
Clk@ 36908202 Working on the # 520000 th memory instruction
Clk7 @ 37000000 Finished 521289 instructions 
Clk@ 37621937 Working on the # 530000 th memory instruction
Clk7 @ 38000000 Finished 535343 instructions 
Clk@ 38331400 Working on the # 540000 th memory instruction
Clk7 @ 39000000 Finished 549412 instructions 
Clk@ 39041888 Working on the # 550000 th memory instruction
Clk@ 39751110 Working on the # 560000 th memory instruction
Clk7 @ 40000000 Finished 563526 instructions 
Clk@ 40459854 Working on the # 570000 th memory instruction
Clk7 @ 41000000 Finished 577589 instructions 
Clk@ 41171101 Working on the # 580000 th memory instruction
Clk@ 41879887 Working on the # 590000 th memory instruction
Clk7 @ 42000000 Finished 591699 instructions 
Clk@ 42589406 Working on the # 600000 th memory instruction
Clk3 @ 43000000 Finished 605799 instructions 
Clk@ 43297704 Working on the # 610000 th memory instruction
Clk3 @ 44000000 Finished 619916 instructions 
Clk@ 44006104 Working on the # 620000 th memory instruction
Clk@ 44716681 Working on the # 630000 th memory instruction
Clk7 @ 45000000 Finished 633986 instructions 
Clk@ 45430839 Working on the # 640000 th memory instruction
Clk7 @ 46000000 Finished 648046 instructions 
Clk@ 46137859 Working on the # 650000 th memory instruction
Clk@ 46851168 Working on the # 660000 th memory instruction
Clk7 @ 47000000 Finished 662102 instructions 
Clk@ 47561196 Working on the # 670000 th memory instruction
Clk3 @ 48000000 Finished 676163 instructions 
Clk7 @ 48000000 Finished 676163 instructions 
Clk@ 48272100 Working on the # 680000 th memory instruction
Clk@ 48981627 Working on the # 690000 th memory instruction
Clk7 @ 49000000 Finished 690254 instructions 
Clk@ 49691847 Working on the # 700000 th memory instruction
Clk7 @ 50000000 Finished 704345 instructions 
Clk@ 50401731 Working on the # 710000 th memory instruction
Clk7 @ 51000000 Finished 718393 instructions 
Clk@ 51113668 Working on the # 720000 th memory instruction
Clk@ 51822941 Working on the # 730000 th memory instruction
Clk@ 52531915 Working on the # 740000 th memory instruction
Clk7 @ 53000000 Finished 746588 instructions 
Clk@ 53241230 Working on the # 750000 th memory instruction
Clk@ 53949976 Working on the # 760000 th memory instruction
Clk7 @ 54000000 Finished 760698 instructions 
Clk@ 54658305 Working on the # 770000 th memory instruction
Clk3 @ 55000000 Finished 774818 instructions 
Clk@ 55367261 Working on the # 780000 th memory instruction
Clk7 @ 56000000 Finished 788885 instructions 
Clk@ 56077865 Working on the # 790000 th memory instruction
Clk@ 56787312 Working on the # 800000 th memory instruction
Clk3 @ 57000000 Finished 803018 instructions 
Clk7 @ 57000000 Finished 803018 instructions 
Clk@ 57496005 Working on the # 810000 th memory instruction
Clk7 @ 58000000 Finished 817109 instructions 
Clk@ 58204989 Working on the # 820000 th memory instruction
Clk@ 58915205 Working on the # 830000 th memory instruction
Clk7 @ 59000000 Finished 831196 instructions 
Clk@ 59623097 Working on the # 840000 th memory instruction
Clk7 @ 60000000 Finished 845321 instructions 
Clk@ 60334045 Working on the # 850000 th memory instruction
Clk7 @ 61000000 Finished 859358 instructions 
Clk@ 61046103 Working on the # 860000 th memory instruction
Clk@ 61756042 Working on the # 870000 th memory instruction
Clk7 @ 62000000 Finished 873423 instructions 
Clk@ 62466646 Working on the # 880000 th memory instruction
Clk3 @ 63000000 Finished 887490 instructions 
Clk@ 63178473 Working on the # 890000 th memory instruction
Clk@ 63889988 Working on the # 900000 th memory instruction
Clk7 @ 64000000 Finished 901543 instructions 
Clk@ 64599607 Working on the # 910000 th memory instruction
Clk7 @ 65000000 Finished 915664 instructions 
Clk@ 65308883 Working on the # 920000 th memory instruction
Clk7 @ 66000000 Finished 929797 instructions 
Clk@ 66014019 Working on the # 930000 th memory instruction
Clk@ 66725963 Working on the # 940000 th memory instruction
Clk7 @ 67000000 Finished 943847 instructions 
Clk@ 67437008 Working on the # 950000 th memory instruction
Clk7 @ 68000000 Finished 957957 instructions 
Clk@ 68146073 Working on the # 960000 th memory instruction
Clk@ 68855176 Working on the # 970000 th memory instruction
Clk7 @ 69000000 Finished 972046 instructions 
Clk@ 69565522 Working on the # 980000 th memory instruction
Clk7 @ 70000000 Finished 986100 instructions 
Clk@ 70275646 Working on the # 990000 th memory instruction
Clk@ 70981991 Working on the # 1000000 th memory instruction

===*** Data ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
22: 0
23: 0
24: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 498577 (19.9432) %
dummy_read_pull_ddr: 2001408 (80.0568) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 2494010
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 4999920 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos1 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
19: 0
20: 0
21: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 985117 (49.256) %
dummy_read_pull_ddr: 1014875 (50.744) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 1976674
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 1999990 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %

====*** pos2 ***====
Stall reason distribution: 
mc_hazard: 0
normal: 0
rs_hazard: 0
rw_swtich: 0
Early reshuffle distribution: 
0: 0
1: 0
2: 0
3: 0
4: 0
5: 0
6: 0
7: 0
8: 0
9: 0
10: 0
11: 0
12: 0
13: 0
14: 0
15: 0
16: 0
17: 0
18: 0
=================
Max stash size is: 0
Trace too short. To report stash size average have a longer trace. 
useful_read_pull_ddr: 889781 (88.9798) %
dummy_read_pull_ddr: 110200 (11.0202) %
useful_early_pull_ddr: 0 (0) %
useful_early_push_ddr: 0 (0) %
useful_write_pull_ddr: 0 (0) %
useful_write_push_ddr: 0 (0) %
dummy_early_pull_ddr: 0 (0) %
dummy_early_push_ddr: 0 (0) %
dummy_write_pull_ddr: 0 (0) %
dummy_write_push_ddr: 0 (0) %
=================
Stash violation number of times: 0
=================
Check NodeID traffic: 874855
Update NodeID traffic: 0
=================
Read RS lines: 1000000 (100) %
Write RS lines: 0 (0) %
Early RS lines: 0 (0) %
Read DDR lines: 999980 (100) %
Write DDR lines: 0 (0) %
Early DDR lines: 0 (0) %
=================
The final DRAM clk is: 70982492 ticks.
Idle waiting clk is 55143285, which is 77.6858 %
DRAM Frequency is: 1600MHz
The final time in ns is: 4.43641e+07 ns.
Time distribution: 
Data pull time is: 0
data: 0
pos1: 0
pos2: 0
Data distribution: 
Pos2 data: 999980
Pos1 data: 1999990
Data: 4999920
Node access DDR: 4988020
Pull DDR: 4999920
WB DDR: 0
Early DDR: 0
Achieved BW is: 22.8498 GB/s
Ideal BW is: 102.4 GB/s
Metadata cache conclusion: 
overall_hit: 12212 overall_total: 5000000
Cache Size 64 KB Overall Hit rate: 0.24424 %. 
Simulation done. Statistics written to my_output.txt
