; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -code-model=small -verify-machineinstrs < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32I-SMALL
; RUN: llc -mtriple=riscv32 -code-model=small -verify-machineinstrs -mattr=+experimental-xqcili  < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32IXQCILI-SMALL
; RUN: llc -mtriple=riscv32 -code-model=medium -verify-machineinstrs < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32I-MEDIUM
; RUN: llc -mtriple=riscv32 -relocation-model=pic -verify-machineinstrs < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32I-PIC
; RUN: llc -mtriple=riscv64 -code-model=small -verify-machineinstrs < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV64I-SMALL
; RUN: llc -mtriple=riscv64 -code-model=medium -verify-machineinstrs < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV64I-MEDIUM
; RUN: llc -mtriple=riscv64 -relocation-model=pic -verify-machineinstrs < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV64I-PIC
; RUN: llc -mtriple=riscv32 -code-model=small -verify-machineinstrs -riscv-min-jump-table-entries=7 < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32I-SMALL-7-ENTRIES
; RUN: llc -mtriple=riscv32 -code-model=small -verify-machineinstrs -riscv-min-jump-table-entries=7 -mattr=+experimental-xqcili < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32IXQCILI-SMALL-7-ENTRIES
; RUN: llc -mtriple=riscv32 -code-model=medium -verify-machineinstrs -riscv-min-jump-table-entries=7 < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32I-MEDIUM-7-ENTRIES
; RUN: llc -mtriple=riscv32 -relocation-model=pic -verify-machineinstrs -riscv-min-jump-table-entries=7 < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV32I-PIC-7-ENTRIES
; RUN: llc -mtriple=riscv64 -code-model=small -verify-machineinstrs -riscv-min-jump-table-entries=7 < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV64I-SMALL-7-ENTRIES
; RUN: llc -mtriple=riscv64 -code-model=medium -verify-machineinstrs -riscv-min-jump-table-entries=7 < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV64I-MEDIUM-7-ENTRIES
; RUN: llc -mtriple=riscv64 -relocation-model=pic -verify-machineinstrs -riscv-min-jump-table-entries=7 < %s \
; RUN:   | FileCheck %s -check-prefixes=CHECK,RV64I-PIC-7-ENTRIES

define void @below_threshold(i32 signext %in, ptr %out) nounwind {
; CHECK-LABEL: below_threshold:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    li a2, 2
; CHECK-NEXT:    blt a2, a0, .LBB0_4
; CHECK-NEXT:  # %bb.1: # %entry
; CHECK-NEXT:    li a2, 1
; CHECK-NEXT:    beq a0, a2, .LBB0_7
; CHECK-NEXT:  # %bb.2: # %entry
; CHECK-NEXT:    li a2, 2
; CHECK-NEXT:    bne a0, a2, .LBB0_10
; CHECK-NEXT:  # %bb.3: # %bb2
; CHECK-NEXT:    li a0, 3
; CHECK-NEXT:    j .LBB0_9
; CHECK-NEXT:  .LBB0_4: # %entry
; CHECK-NEXT:    li a2, 3
; CHECK-NEXT:    beq a0, a2, .LBB0_8
; CHECK-NEXT:  # %bb.5: # %entry
; CHECK-NEXT:    li a2, 4
; CHECK-NEXT:    bne a0, a2, .LBB0_10
; CHECK-NEXT:  # %bb.6: # %bb4
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    j .LBB0_9
; CHECK-NEXT:  .LBB0_7: # %bb1
; CHECK-NEXT:    li a0, 4
; CHECK-NEXT:    j .LBB0_9
; CHECK-NEXT:  .LBB0_8: # %bb3
; CHECK-NEXT:    li a0, 2
; CHECK-NEXT:  .LBB0_9: # %exit
; CHECK-NEXT:    sw a0, 0(a1)
; CHECK-NEXT:  .LBB0_10: # %exit
; CHECK-NEXT:    ret
entry:
  switch i32 %in, label %exit [
    i32 1, label %bb1
    i32 2, label %bb2
    i32 3, label %bb3
    i32 4, label %bb4
  ]
bb1:
  store i32 4, ptr %out
  br label %exit
bb2:
  store i32 3, ptr %out
  br label %exit
bb3:
  store i32 2, ptr %out
  br label %exit
bb4:
  store i32 1, ptr %out
  br label %exit
exit:
  ret void
}

define void @above_threshold(i32 signext %in, ptr %out) nounwind {
; RV32I-SMALL-LABEL: above_threshold:
; RV32I-SMALL:       # %bb.0: # %entry
; RV32I-SMALL-NEXT:    addi a0, a0, -1
; RV32I-SMALL-NEXT:    li a2, 5
; RV32I-SMALL-NEXT:    bltu a2, a0, .LBB1_9
; RV32I-SMALL-NEXT:  # %bb.1: # %entry
; RV32I-SMALL-NEXT:    slli a0, a0, 2
; RV32I-SMALL-NEXT:    lui a2, %hi(.LJTI1_0)
; RV32I-SMALL-NEXT:    addi a2, a2, %lo(.LJTI1_0)
; RV32I-SMALL-NEXT:    add a0, a2, a0
; RV32I-SMALL-NEXT:    lw a0, 0(a0)
; RV32I-SMALL-NEXT:    jr a0
; RV32I-SMALL-NEXT:  .LBB1_2: # %bb1
; RV32I-SMALL-NEXT:    li a0, 4
; RV32I-SMALL-NEXT:    j .LBB1_8
; RV32I-SMALL-NEXT:  .LBB1_3: # %bb5
; RV32I-SMALL-NEXT:    li a0, 100
; RV32I-SMALL-NEXT:    j .LBB1_8
; RV32I-SMALL-NEXT:  .LBB1_4: # %bb3
; RV32I-SMALL-NEXT:    li a0, 2
; RV32I-SMALL-NEXT:    j .LBB1_8
; RV32I-SMALL-NEXT:  .LBB1_5: # %bb4
; RV32I-SMALL-NEXT:    li a0, 1
; RV32I-SMALL-NEXT:    j .LBB1_8
; RV32I-SMALL-NEXT:  .LBB1_6: # %bb2
; RV32I-SMALL-NEXT:    li a0, 3
; RV32I-SMALL-NEXT:    j .LBB1_8
; RV32I-SMALL-NEXT:  .LBB1_7: # %bb6
; RV32I-SMALL-NEXT:    li a0, 200
; RV32I-SMALL-NEXT:  .LBB1_8: # %exit
; RV32I-SMALL-NEXT:    sw a0, 0(a1)
; RV32I-SMALL-NEXT:  .LBB1_9: # %exit
; RV32I-SMALL-NEXT:    ret
;
; RV32IXQCILI-SMALL-LABEL: above_threshold:
; RV32IXQCILI-SMALL:       # %bb.0: # %entry
; RV32IXQCILI-SMALL-NEXT:    addi a0, a0, -1
; RV32IXQCILI-SMALL-NEXT:    li a2, 5
; RV32IXQCILI-SMALL-NEXT:    bltu a2, a0, .LBB1_9
; RV32IXQCILI-SMALL-NEXT:  # %bb.1: # %entry
; RV32IXQCILI-SMALL-NEXT:    slli a0, a0, 2
; RV32IXQCILI-SMALL-NEXT:    qc.e.li a2, .LJTI1_0
; RV32IXQCILI-SMALL-NEXT:    add a0, a0, a2
; RV32IXQCILI-SMALL-NEXT:    lw a0, 0(a0)
; RV32IXQCILI-SMALL-NEXT:    jr a0
; RV32IXQCILI-SMALL-NEXT:  .LBB1_2: # %bb1
; RV32IXQCILI-SMALL-NEXT:    li a0, 4
; RV32IXQCILI-SMALL-NEXT:    j .LBB1_8
; RV32IXQCILI-SMALL-NEXT:  .LBB1_3: # %bb5
; RV32IXQCILI-SMALL-NEXT:    li a0, 100
; RV32IXQCILI-SMALL-NEXT:    j .LBB1_8
; RV32IXQCILI-SMALL-NEXT:  .LBB1_4: # %bb3
; RV32IXQCILI-SMALL-NEXT:    li a0, 2
; RV32IXQCILI-SMALL-NEXT:    j .LBB1_8
; RV32IXQCILI-SMALL-NEXT:  .LBB1_5: # %bb4
; RV32IXQCILI-SMALL-NEXT:    li a0, 1
; RV32IXQCILI-SMALL-NEXT:    j .LBB1_8
; RV32IXQCILI-SMALL-NEXT:  .LBB1_6: # %bb2
; RV32IXQCILI-SMALL-NEXT:    li a0, 3
; RV32IXQCILI-SMALL-NEXT:    j .LBB1_8
; RV32IXQCILI-SMALL-NEXT:  .LBB1_7: # %bb6
; RV32IXQCILI-SMALL-NEXT:    li a0, 200
; RV32IXQCILI-SMALL-NEXT:  .LBB1_8: # %exit
; RV32IXQCILI-SMALL-NEXT:    sw a0, 0(a1)
; RV32IXQCILI-SMALL-NEXT:  .LBB1_9: # %exit
; RV32IXQCILI-SMALL-NEXT:    ret
;
; RV32I-MEDIUM-LABEL: above_threshold:
; RV32I-MEDIUM:       # %bb.0: # %entry
; RV32I-MEDIUM-NEXT:    addi a0, a0, -1
; RV32I-MEDIUM-NEXT:    li a2, 5
; RV32I-MEDIUM-NEXT:    bltu a2, a0, .LBB1_9
; RV32I-MEDIUM-NEXT:  # %bb.1: # %entry
; RV32I-MEDIUM-NEXT:    slli a0, a0, 2
; RV32I-MEDIUM-NEXT:  .Lpcrel_hi0:
; RV32I-MEDIUM-NEXT:    auipc a2, %pcrel_hi(.LJTI1_0)
; RV32I-MEDIUM-NEXT:    addi a2, a2, %pcrel_lo(.Lpcrel_hi0)
; RV32I-MEDIUM-NEXT:    add a0, a2, a0
; RV32I-MEDIUM-NEXT:    lw a0, 0(a0)
; RV32I-MEDIUM-NEXT:    jr a0
; RV32I-MEDIUM-NEXT:  .LBB1_2: # %bb1
; RV32I-MEDIUM-NEXT:    li a0, 4
; RV32I-MEDIUM-NEXT:    j .LBB1_8
; RV32I-MEDIUM-NEXT:  .LBB1_3: # %bb5
; RV32I-MEDIUM-NEXT:    li a0, 100
; RV32I-MEDIUM-NEXT:    j .LBB1_8
; RV32I-MEDIUM-NEXT:  .LBB1_4: # %bb3
; RV32I-MEDIUM-NEXT:    li a0, 2
; RV32I-MEDIUM-NEXT:    j .LBB1_8
; RV32I-MEDIUM-NEXT:  .LBB1_5: # %bb4
; RV32I-MEDIUM-NEXT:    li a0, 1
; RV32I-MEDIUM-NEXT:    j .LBB1_8
; RV32I-MEDIUM-NEXT:  .LBB1_6: # %bb2
; RV32I-MEDIUM-NEXT:    li a0, 3
; RV32I-MEDIUM-NEXT:    j .LBB1_8
; RV32I-MEDIUM-NEXT:  .LBB1_7: # %bb6
; RV32I-MEDIUM-NEXT:    li a0, 200
; RV32I-MEDIUM-NEXT:  .LBB1_8: # %exit
; RV32I-MEDIUM-NEXT:    sw a0, 0(a1)
; RV32I-MEDIUM-NEXT:  .LBB1_9: # %exit
; RV32I-MEDIUM-NEXT:    ret
;
; RV32I-PIC-LABEL: above_threshold:
; RV32I-PIC:       # %bb.0: # %entry
; RV32I-PIC-NEXT:    addi a0, a0, -1
; RV32I-PIC-NEXT:    li a2, 5
; RV32I-PIC-NEXT:    bltu a2, a0, .LBB1_9
; RV32I-PIC-NEXT:  # %bb.1: # %entry
; RV32I-PIC-NEXT:    slli a0, a0, 2
; RV32I-PIC-NEXT:  .Lpcrel_hi0:
; RV32I-PIC-NEXT:    auipc a2, %pcrel_hi(.LJTI1_0)
; RV32I-PIC-NEXT:    addi a2, a2, %pcrel_lo(.Lpcrel_hi0)
; RV32I-PIC-NEXT:    add a0, a2, a0
; RV32I-PIC-NEXT:    lw a0, 0(a0)
; RV32I-PIC-NEXT:    add a0, a2, a0
; RV32I-PIC-NEXT:    jr a0
; RV32I-PIC-NEXT:  .LBB1_2: # %bb1
; RV32I-PIC-NEXT:    li a0, 4
; RV32I-PIC-NEXT:    j .LBB1_8
; RV32I-PIC-NEXT:  .LBB1_3: # %bb5
; RV32I-PIC-NEXT:    li a0, 100
; RV32I-PIC-NEXT:    j .LBB1_8
; RV32I-PIC-NEXT:  .LBB1_4: # %bb3
; RV32I-PIC-NEXT:    li a0, 2
; RV32I-PIC-NEXT:    j .LBB1_8
; RV32I-PIC-NEXT:  .LBB1_5: # %bb4
; RV32I-PIC-NEXT:    li a0, 1
; RV32I-PIC-NEXT:    j .LBB1_8
; RV32I-PIC-NEXT:  .LBB1_6: # %bb2
; RV32I-PIC-NEXT:    li a0, 3
; RV32I-PIC-NEXT:    j .LBB1_8
; RV32I-PIC-NEXT:  .LBB1_7: # %bb6
; RV32I-PIC-NEXT:    li a0, 200
; RV32I-PIC-NEXT:  .LBB1_8: # %exit
; RV32I-PIC-NEXT:    sw a0, 0(a1)
; RV32I-PIC-NEXT:  .LBB1_9: # %exit
; RV32I-PIC-NEXT:    ret
;
; RV64I-SMALL-LABEL: above_threshold:
; RV64I-SMALL:       # %bb.0: # %entry
; RV64I-SMALL-NEXT:    addi a0, a0, -1
; RV64I-SMALL-NEXT:    li a2, 5
; RV64I-SMALL-NEXT:    bltu a2, a0, .LBB1_9
; RV64I-SMALL-NEXT:  # %bb.1: # %entry
; RV64I-SMALL-NEXT:    slli a0, a0, 2
; RV64I-SMALL-NEXT:    lui a2, %hi(.LJTI1_0)
; RV64I-SMALL-NEXT:    addi a2, a2, %lo(.LJTI1_0)
; RV64I-SMALL-NEXT:    add a0, a2, a0
; RV64I-SMALL-NEXT:    lw a0, 0(a0)
; RV64I-SMALL-NEXT:    jr a0
; RV64I-SMALL-NEXT:  .LBB1_2: # %bb1
; RV64I-SMALL-NEXT:    li a0, 4
; RV64I-SMALL-NEXT:    j .LBB1_8
; RV64I-SMALL-NEXT:  .LBB1_3: # %bb5
; RV64I-SMALL-NEXT:    li a0, 100
; RV64I-SMALL-NEXT:    j .LBB1_8
; RV64I-SMALL-NEXT:  .LBB1_4: # %bb3
; RV64I-SMALL-NEXT:    li a0, 2
; RV64I-SMALL-NEXT:    j .LBB1_8
; RV64I-SMALL-NEXT:  .LBB1_5: # %bb4
; RV64I-SMALL-NEXT:    li a0, 1
; RV64I-SMALL-NEXT:    j .LBB1_8
; RV64I-SMALL-NEXT:  .LBB1_6: # %bb2
; RV64I-SMALL-NEXT:    li a0, 3
; RV64I-SMALL-NEXT:    j .LBB1_8
; RV64I-SMALL-NEXT:  .LBB1_7: # %bb6
; RV64I-SMALL-NEXT:    li a0, 200
; RV64I-SMALL-NEXT:  .LBB1_8: # %exit
; RV64I-SMALL-NEXT:    sw a0, 0(a1)
; RV64I-SMALL-NEXT:  .LBB1_9: # %exit
; RV64I-SMALL-NEXT:    ret
;
; RV64I-MEDIUM-LABEL: above_threshold:
; RV64I-MEDIUM:       # %bb.0: # %entry
; RV64I-MEDIUM-NEXT:    addi a0, a0, -1
; RV64I-MEDIUM-NEXT:    li a2, 5
; RV64I-MEDIUM-NEXT:    bltu a2, a0, .LBB1_9
; RV64I-MEDIUM-NEXT:  # %bb.1: # %entry
; RV64I-MEDIUM-NEXT:    slli a0, a0, 3
; RV64I-MEDIUM-NEXT:  .Lpcrel_hi0:
; RV64I-MEDIUM-NEXT:    auipc a2, %pcrel_hi(.LJTI1_0)
; RV64I-MEDIUM-NEXT:    addi a2, a2, %pcrel_lo(.Lpcrel_hi0)
; RV64I-MEDIUM-NEXT:    add a0, a2, a0
; RV64I-MEDIUM-NEXT:    ld a0, 0(a0)
; RV64I-MEDIUM-NEXT:    jr a0
; RV64I-MEDIUM-NEXT:  .LBB1_2: # %bb1
; RV64I-MEDIUM-NEXT:    li a0, 4
; RV64I-MEDIUM-NEXT:    j .LBB1_8
; RV64I-MEDIUM-NEXT:  .LBB1_3: # %bb5
; RV64I-MEDIUM-NEXT:    li a0, 100
; RV64I-MEDIUM-NEXT:    j .LBB1_8
; RV64I-MEDIUM-NEXT:  .LBB1_4: # %bb3
; RV64I-MEDIUM-NEXT:    li a0, 2
; RV64I-MEDIUM-NEXT:    j .LBB1_8
; RV64I-MEDIUM-NEXT:  .LBB1_5: # %bb4
; RV64I-MEDIUM-NEXT:    li a0, 1
; RV64I-MEDIUM-NEXT:    j .LBB1_8
; RV64I-MEDIUM-NEXT:  .LBB1_6: # %bb2
; RV64I-MEDIUM-NEXT:    li a0, 3
; RV64I-MEDIUM-NEXT:    j .LBB1_8
; RV64I-MEDIUM-NEXT:  .LBB1_7: # %bb6
; RV64I-MEDIUM-NEXT:    li a0, 200
; RV64I-MEDIUM-NEXT:  .LBB1_8: # %exit
; RV64I-MEDIUM-NEXT:    sw a0, 0(a1)
; RV64I-MEDIUM-NEXT:  .LBB1_9: # %exit
; RV64I-MEDIUM-NEXT:    ret
;
; RV64I-PIC-LABEL: above_threshold:
; RV64I-PIC:       # %bb.0: # %entry
; RV64I-PIC-NEXT:    addi a0, a0, -1
; RV64I-PIC-NEXT:    li a2, 5
; RV64I-PIC-NEXT:    bltu a2, a0, .LBB1_9
; RV64I-PIC-NEXT:  # %bb.1: # %entry
; RV64I-PIC-NEXT:    slli a0, a0, 2
; RV64I-PIC-NEXT:  .Lpcrel_hi0:
; RV64I-PIC-NEXT:    auipc a2, %pcrel_hi(.LJTI1_0)
; RV64I-PIC-NEXT:    addi a2, a2, %pcrel_lo(.Lpcrel_hi0)
; RV64I-PIC-NEXT:    add a0, a2, a0
; RV64I-PIC-NEXT:    lw a0, 0(a0)
; RV64I-PIC-NEXT:    add a0, a2, a0
; RV64I-PIC-NEXT:    jr a0
; RV64I-PIC-NEXT:  .LBB1_2: # %bb1
; RV64I-PIC-NEXT:    li a0, 4
; RV64I-PIC-NEXT:    j .LBB1_8
; RV64I-PIC-NEXT:  .LBB1_3: # %bb5
; RV64I-PIC-NEXT:    li a0, 100
; RV64I-PIC-NEXT:    j .LBB1_8
; RV64I-PIC-NEXT:  .LBB1_4: # %bb3
; RV64I-PIC-NEXT:    li a0, 2
; RV64I-PIC-NEXT:    j .LBB1_8
; RV64I-PIC-NEXT:  .LBB1_5: # %bb4
; RV64I-PIC-NEXT:    li a0, 1
; RV64I-PIC-NEXT:    j .LBB1_8
; RV64I-PIC-NEXT:  .LBB1_6: # %bb2
; RV64I-PIC-NEXT:    li a0, 3
; RV64I-PIC-NEXT:    j .LBB1_8
; RV64I-PIC-NEXT:  .LBB1_7: # %bb6
; RV64I-PIC-NEXT:    li a0, 200
; RV64I-PIC-NEXT:  .LBB1_8: # %exit
; RV64I-PIC-NEXT:    sw a0, 0(a1)
; RV64I-PIC-NEXT:  .LBB1_9: # %exit
; RV64I-PIC-NEXT:    ret
;
; RV32I-SMALL-7-ENTRIES-LABEL: above_threshold:
; RV32I-SMALL-7-ENTRIES:       # %bb.0: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 3
; RV32I-SMALL-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 1
; RV32I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 2
; RV32I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 3
; RV32I-SMALL-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV32I-SMALL-7-ENTRIES-NEXT:    li a0, 2
; RV32I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 4
; RV32I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 5
; RV32I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV32I-SMALL-7-ENTRIES-NEXT:    li a2, 6
; RV32I-SMALL-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32I-SMALL-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV32I-SMALL-7-ENTRIES-NEXT:    li a0, 200
; RV32I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV32I-SMALL-7-ENTRIES-NEXT:    li a0, 4
; RV32I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV32I-SMALL-7-ENTRIES-NEXT:    li a0, 1
; RV32I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV32I-SMALL-7-ENTRIES-NEXT:    li a0, 3
; RV32I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV32I-SMALL-7-ENTRIES-NEXT:    li a0, 100
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV32I-SMALL-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV32I-SMALL-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV32I-SMALL-7-ENTRIES-NEXT:    ret
;
; RV32IXQCILI-SMALL-7-ENTRIES-LABEL: above_threshold:
; RV32IXQCILI-SMALL-7-ENTRIES:       # %bb.0: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 3
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 1
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 2
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 3
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a0, 2
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 4
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 5
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a2, 6
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a0, 200
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a0, 4
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a0, 1
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a0, 3
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    li a0, 100
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV32IXQCILI-SMALL-7-ENTRIES-NEXT:    ret
;
; RV32I-MEDIUM-7-ENTRIES-LABEL: above_threshold:
; RV32I-MEDIUM-7-ENTRIES:       # %bb.0: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 3
; RV32I-MEDIUM-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 1
; RV32I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 2
; RV32I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 3
; RV32I-MEDIUM-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a0, 2
; RV32I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 4
; RV32I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 5
; RV32I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a2, 6
; RV32I-MEDIUM-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32I-MEDIUM-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a0, 200
; RV32I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a0, 4
; RV32I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a0, 1
; RV32I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a0, 3
; RV32I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV32I-MEDIUM-7-ENTRIES-NEXT:    li a0, 100
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV32I-MEDIUM-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV32I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV32I-MEDIUM-7-ENTRIES-NEXT:    ret
;
; RV32I-PIC-7-ENTRIES-LABEL: above_threshold:
; RV32I-PIC-7-ENTRIES:       # %bb.0: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 3
; RV32I-PIC-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 1
; RV32I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 2
; RV32I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 3
; RV32I-PIC-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV32I-PIC-7-ENTRIES-NEXT:    li a0, 2
; RV32I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 4
; RV32I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 5
; RV32I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV32I-PIC-7-ENTRIES-NEXT:    li a2, 6
; RV32I-PIC-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV32I-PIC-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV32I-PIC-7-ENTRIES-NEXT:    li a0, 200
; RV32I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV32I-PIC-7-ENTRIES-NEXT:    li a0, 4
; RV32I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV32I-PIC-7-ENTRIES-NEXT:    li a0, 1
; RV32I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV32I-PIC-7-ENTRIES-NEXT:    li a0, 3
; RV32I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV32I-PIC-7-ENTRIES-NEXT:    li a0, 100
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV32I-PIC-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV32I-PIC-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV32I-PIC-7-ENTRIES-NEXT:    ret
;
; RV64I-SMALL-7-ENTRIES-LABEL: above_threshold:
; RV64I-SMALL-7-ENTRIES:       # %bb.0: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 3
; RV64I-SMALL-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 1
; RV64I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 2
; RV64I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 3
; RV64I-SMALL-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV64I-SMALL-7-ENTRIES-NEXT:    li a0, 2
; RV64I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 4
; RV64I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 5
; RV64I-SMALL-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV64I-SMALL-7-ENTRIES-NEXT:    li a2, 6
; RV64I-SMALL-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV64I-SMALL-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV64I-SMALL-7-ENTRIES-NEXT:    li a0, 200
; RV64I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV64I-SMALL-7-ENTRIES-NEXT:    li a0, 4
; RV64I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV64I-SMALL-7-ENTRIES-NEXT:    li a0, 1
; RV64I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV64I-SMALL-7-ENTRIES-NEXT:    li a0, 3
; RV64I-SMALL-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV64I-SMALL-7-ENTRIES-NEXT:    li a0, 100
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV64I-SMALL-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV64I-SMALL-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV64I-SMALL-7-ENTRIES-NEXT:    ret
;
; RV64I-MEDIUM-7-ENTRIES-LABEL: above_threshold:
; RV64I-MEDIUM-7-ENTRIES:       # %bb.0: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 3
; RV64I-MEDIUM-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 1
; RV64I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 2
; RV64I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 3
; RV64I-MEDIUM-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a0, 2
; RV64I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 4
; RV64I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 5
; RV64I-MEDIUM-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a2, 6
; RV64I-MEDIUM-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV64I-MEDIUM-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a0, 200
; RV64I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a0, 4
; RV64I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a0, 1
; RV64I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a0, 3
; RV64I-MEDIUM-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV64I-MEDIUM-7-ENTRIES-NEXT:    li a0, 100
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV64I-MEDIUM-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV64I-MEDIUM-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV64I-MEDIUM-7-ENTRIES-NEXT:    ret
;
; RV64I-PIC-7-ENTRIES-LABEL: above_threshold:
; RV64I-PIC-7-ENTRIES:       # %bb.0: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 3
; RV64I-PIC-7-ENTRIES-NEXT:    blt a2, a0, .LBB1_5
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.1: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 1
; RV64I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_9
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.2: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 2
; RV64I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_11
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.3: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 3
; RV64I-PIC-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.4: # %bb3
; RV64I-PIC-7-ENTRIES-NEXT:    li a0, 2
; RV64I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_5: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 4
; RV64I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_10
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.6: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 5
; RV64I-PIC-7-ENTRIES-NEXT:    beq a0, a2, .LBB1_12
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.7: # %entry
; RV64I-PIC-7-ENTRIES-NEXT:    li a2, 6
; RV64I-PIC-7-ENTRIES-NEXT:    bne a0, a2, .LBB1_14
; RV64I-PIC-7-ENTRIES-NEXT:  # %bb.8: # %bb6
; RV64I-PIC-7-ENTRIES-NEXT:    li a0, 200
; RV64I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_9: # %bb1
; RV64I-PIC-7-ENTRIES-NEXT:    li a0, 4
; RV64I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_10: # %bb4
; RV64I-PIC-7-ENTRIES-NEXT:    li a0, 1
; RV64I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_11: # %bb2
; RV64I-PIC-7-ENTRIES-NEXT:    li a0, 3
; RV64I-PIC-7-ENTRIES-NEXT:    j .LBB1_13
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_12: # %bb5
; RV64I-PIC-7-ENTRIES-NEXT:    li a0, 100
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_13: # %exit
; RV64I-PIC-7-ENTRIES-NEXT:    sw a0, 0(a1)
; RV64I-PIC-7-ENTRIES-NEXT:  .LBB1_14: # %exit
; RV64I-PIC-7-ENTRIES-NEXT:    ret
entry:
  switch i32 %in, label %exit [
    i32 1, label %bb1
    i32 2, label %bb2
    i32 3, label %bb3
    i32 4, label %bb4
    i32 5, label %bb5
    i32 6, label %bb6
  ]
bb1:
  store i32 4, ptr %out
  br label %exit
bb2:
  store i32 3, ptr %out
  br label %exit
bb3:
  store i32 2, ptr %out
  br label %exit
bb4:
  store i32 1, ptr %out
  br label %exit
bb5:
  store i32 100, ptr %out
  br label %exit
bb6:
  store i32 200, ptr %out
  br label %exit
exit:
  ret void
}
