XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
------------------------------------------------------------------------------
Warning: The option '--output' has not been specified. All operations will    
         be done in memory with the exception of the '--dump-section' command.
------------------------------------------------------------------------------
Reading xclbin file into memory.  File: hw/syn/xilinx/xrt/build_hw_xilinx_u250_gen3x16_xdma_4_1_202210_1_hw/bin/vortex_afu.xclbin

==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.225
   Kernels:                vortex_afu
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          f1b156f8-91d9-3d8a-2e4d-65c71d6df065
   UUID (IINTF):           a8880c2311a2a42b5fb76899d385acee
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:
               Thu Mar 31 09:04:14 2022   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          xilinx_u250_gen3x16_xdma_4_1_202210_1
   Static UUID:            a8880c23-11a2-a42b-5fb7-6899d385acee
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: vortex_afu

Definition
----------
   Signature: vortex_afu (ap_uint<64> DEV, ap_uint<64> ISA, ap_uint<64> DCR, ap_uint<64> SCP, void* MEM_0, void* MEM_1, void* MEM_2, void* MEM_3)

Ports
-----
   Port:          m_axi_mem_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mem_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mem_2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_mem_3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_ctrl
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vortex_afu_1
   Base Address: 0x1010000

   Argument:          DEV
   Register Offset:   0x10
   Port:              s_axi_ctrl
   Memory:            <not applicable>

   Argument:          ISA
   Register Offset:   0x18
   Port:              s_axi_ctrl
   Memory:            <not applicable>

   Argument:          DCR
   Register Offset:   0x20
   Port:              s_axi_ctrl
   Memory:            <not applicable>

   Argument:          SCP
   Register Offset:   0x28
   Port:              s_axi_ctrl
   Memory:            <not applicable>

   Argument:          MEM_0
   Register Offset:   0x30
   Port:              m_axi_mem_0
   Memory:            bank1 (MEM_DDR4)

   Argument:          MEM_1
   Register Offset:   0x38
   Port:              m_axi_mem_1
   Memory:            bank1 (MEM_DDR4)

   Argument:          MEM_2
   Register Offset:   0x40
   Port:              m_axi_mem_2
   Memory:            bank1 (MEM_DDR4)

   Argument:          MEM_3
   Register Offset:   0x48
   Port:              m_axi_mem_3
   Memory:            bank1 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --config /home/yonghun/vortex/hw/syn/xilinx/xrt/vitis.ini --input_files ../build_hw_xilinx_u250_gen3x16_xdma_4_1_202210_1_hw/bin/vortex_afu.xo --link --no_ip_cache --optimize 3 --output ../build_hw_xilinx_u250_gen3x16_xdma_4_1_202210_1_hw/bin/vortex_afu.xclbin --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_level 2 --save-temps --target hw --vivado.impl.jobs 8 --vivado.synth.jobs 8 
   Options:       --config /home/yonghun/vortex/hw/syn/xilinx/xrt/vitis.ini
                  --input_files ../build_hw_xilinx_u250_gen3x16_xdma_4_1_202210_1_hw/bin/vortex_afu.xo
                  --link
                  --no_ip_cache
                  --optimize 3
                  --output ../build_hw_xilinx_u250_gen3x16_xdma_4_1_202210_1_hw/bin/vortex_afu.xclbin
                  --platform xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --report_level 2
                  --save-temps
                  --target hw
                  --vivado.impl.jobs 8
                  --vivado.synth.jobs 8 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
Leaving xclbinutil.
