

================================================================
== Vivado HLS Report for 'Conv1DMac_new403'
================================================================
* Date:           Wed Apr 26 22:20:42 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.551|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     642|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     580|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     349|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     349|    1465|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+---+-----+
    |            Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT |
    +--------------------------------+----------------------------+---------+-------+---+-----+
    |computeS2_mux_325yd2_x_x_x_U92  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_U93  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_U94  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_U95  |computeS2_mux_325yd2_x_x_x  |        0|      0|  0|  145|
    +--------------------------------+----------------------------+---------+-------+---+-----+
    |Total                           |                            |        0|      0|  0|  580|
    +--------------------------------+----------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights9_m_weights_V_U    |Conv1DMac_new403_Lf8  |        1|  0|   0|  4096|    4|     1|        16384|
    |weights9_m_weights_V_1_U  |Conv1DMac_new403_Mgi  |        1|  0|   0|  4096|    4|     1|        16384|
    |weights9_m_weights_V_2_U  |Conv1DMac_new403_Ngs  |        1|  0|   0|  4096|    4|     1|        16384|
    |weights9_m_weights_V_3_U  |Conv1DMac_new403_OgC  |        1|  0|   0|  4096|    4|     1|        16384|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0| 16384|   16|     4|        65536|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_551_p2                |     *    |      0|  0|  41|           8|           4|
    |p_Val2_2_fu_640_p2                |     *    |      0|  0|  41|           8|           4|
    |p_Val2_3_fu_729_p2                |     *    |      0|  0|  41|           8|           4|
    |p_Val2_s_132_fu_462_p2            |     *    |      0|  0|  41|           8|           4|
    |indvar_flatten_next3_fu_303_p2    |     +    |      0|  0|  27|           1|          20|
    |indvar_flatten_op_fu_435_p2       |     +    |      0|  0|  21|          14|           1|
    |macRegisters_0_V_fu_830_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_839_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_848_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_857_p2        |     +    |      0|  0|  15|           8|           8|
    |nm_1_fu_357_p2                    |     +    |      0|  0|  15|           1|           6|
    |p_Val2_22_1_fu_1027_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_2_fu_1102_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_3_fu_1177_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_952_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_429_p2                    |     +    |      0|  0|  15|           8|           1|
    |tmp1_fu_542_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp2_fu_631_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp3_fu_720_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp4_fu_809_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_37_fu_417_p2                  |     +    |      0|  0|  19|          12|          12|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_621_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_710_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_799_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_532_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_91_mid_fu_351_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten3_fu_297_p2       |   icmp   |      0|  0|  18|          20|          21|
    |exitcond_flatten_fu_309_p2        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_227_1_fu_615_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_2_fu_704_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_3_fu_793_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_289_fu_345_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_44_fu_526_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_60_fu_423_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_270_fu_363_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_41_fu_502_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_47_fu_591_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_52_fu_680_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_769_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_441_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_405_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_315_p3                  |  select  |      0|  0|   6|           1|           1|
    |nm_t_mid2_fu_397_p3               |  select  |      0|  0|   5|           1|           5|
    |nm_t_mid_fu_331_p3                |  select  |      0|  0|   5|           1|           1|
    |sf_mid2_fu_369_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_90_mid2_fu_389_p3             |  select  |      0|  0|  12|           1|          12|
    |tmp_90_mid_fu_323_p3              |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_339_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 642|         256|         245|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten3_reg_221    |   9|          2|   20|         40|
    |indvar_flatten_reg_232     |   9|          2|   14|         28|
    |macRegisters_0_V_1_fu_140  |   9|          2|    8|         16|
    |macRegisters_1_V_1_fu_144  |   9|          2|    8|         16|
    |macRegisters_2_V_1_fu_148  |   9|          2|    8|         16|
    |macRegisters_3_V_1_fu_152  |   9|          2|    8|         16|
    |nm_reg_243                 |   9|          2|    6|         12|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_254                 |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   87|        176|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1224        |   1|   0|    1|          0|
    |indvar_flatten3_reg_221           |  20|   0|   20|          0|
    |indvar_flatten_reg_232            |  14|   0|   14|          0|
    |macRegisters_0_V_1_fu_140         |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_144         |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_148         |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_152         |   8|   0|    8|          0|
    |nm_reg_243                        |   6|   0|    6|          0|
    |nm_t_mid2_reg_1233                |   5|   0|    5|          0|
    |sf_reg_254                        |   8|   0|    8|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp1_reg_1310                     |   6|   0|    6|          0|
    |tmp2_reg_1315                     |   6|   0|    6|          0|
    |tmp3_reg_1320                     |   6|   0|    6|          0|
    |tmp4_reg_1325                     |   6|   0|    6|          0|
    |tmp_37_reg_1246                   |  12|   0|   12|          0|
    |tmp_60_reg_1251                   |   1|   0|    1|          0|
    |tmp_V_reg_1285                    |   8|   0|    8|          0|
    |weights9_m_weights_V_11_reg_1305  |   4|   0|    4|          0|
    |weights9_m_weights_V_5_reg_1290   |   4|   0|    4|          0|
    |weights9_m_weights_V_7_reg_1295   |   4|   0|    4|          0|
    |weights9_m_weights_V_9_reg_1300   |   4|   0|    4|          0|
    |exitcond_flatten3_reg_1224        |  64|  32|    1|          0|
    |nm_t_mid2_reg_1233                |  64|  32|    5|          0|
    |tmp_60_reg_1251                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 349|  96|  164|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new403 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

