Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ae81465835f74317992710207f12b83b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MACTB_behav xil_defaultlib.MACTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shreg
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.piporeg
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.accumulator_default
Compiling module xil_defaultlib.pipo
Compiling module xil_defaultlib.MACDP
Compiling module xil_defaultlib.MACCP
Compiling module xil_defaultlib.MACTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MACTB_behav
