{"top":"global.ConfigRegister_Bits$32$_8_4_True",
"namespaces":{
  "global":{
    "modules":{
      "ConfigRegister_Bits$32$_8_4_True":{
        "type":["Record",[
          ["I",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]],
          ["addr",["Array",8,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "const_4_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h04"]}
          },
          "inst0":{
            "modref":"global.Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits"
          },
          "inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "inst2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["inst1.in1","const_4_8.out"],
          ["inst2.out","inst0.CE"],
          ["self.I","inst0.I"],
          ["self.O","inst0.O"],
          ["self.RESET","inst0.RESET"],
          ["self.CLK","inst0.clk"],
          ["self.addr","inst1.in0"],
          ["inst2.in0","inst1.out"],
          ["self.CE","inst2.in1"]
        ]
      },
      "Mux2x32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","inst0.in.data.0"],
          ["self.I1","inst0.in.data.1"],
          ["self.S","inst0.in.sel.0"],
          ["self.O","inst0.out"]
        ]
      },
      "Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits":{
        "type":["Record",[
          ["I",["Array",32,"BitIn"]],
          ["clk",["Named","coreir.clkIn"]],
          ["O",["Array",32,"Bit"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "const_0_32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "inst1":{
            "modref":"global.Mux2x32"
          },
          "inst2":{
            "modref":"global.Mux2x32"
          }
        },
        "connections":[
          ["inst1.I1","const_0_32.out"],
          ["self.clk","inst0.clk"],
          ["inst2.O","inst0.in"],
          ["inst2.I0","inst0.out"],
          ["self.O","inst0.out"],
          ["self.I","inst1.I0"],
          ["inst2.I1","inst1.O"],
          ["self.RESET","inst1.S"],
          ["self.CE","inst2.S"]
        ]
      }
    }
  }
}
}