Version 3.2 HI-TECH Software Intermediate Code
"581 /Applications/microchip/xc8/v1.30/include/plib/usart.h
[v _OpenUSART `(v ~T0 @X0 0 ef2`uc`ui ]
[s S151 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S151 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF ]
[s S152 :4 `uc 1 :1 `uc 1 ]
[n S152 . . TBIF ]
[s S153 :5 `uc 1 :1 `uc 1 ]
[n S153 . . RC1IF ]
[s S154 :4 `uc 1 :1 `uc 1 ]
[n S154 . . TX1IF ]
[u S150 `S151 1 `S152 1 `S153 1 `S154 1 ]
[n S150 . . . . . ]
"3191 /Applications/microchip/xc8/v1.30/include/pic18f2431.h
[v _PIR1bits `VS150 ~T0 @X0 0 e@3998 ]
[s S156 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S156 . TMR1IP TMR2IP CCP1IP SSPIP TXIP RCIP ADIP ]
[s S157 :4 `uc 1 :1 `uc 1 ]
[n S157 . . TBIP ]
[s S158 :5 `uc 1 :1 `uc 1 ]
[n S158 . . RC1IP ]
[s S159 :4 `uc 1 :1 `uc 1 ]
[n S159 . . TX1IP ]
[u S155 `S156 1 `S157 1 `S158 1 `S159 1 ]
[n S155 . . . . . ]
"3273
[v _IPR1bits `VS155 ~T0 @X0 0 e@3999 ]
[s S146 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S146 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE ]
[s S147 :4 `uc 1 :1 `uc 1 ]
[n S147 . . TBIE ]
[s S148 :5 `uc 1 :1 `uc 1 ]
[n S148 . . RC1IE ]
[s S149 :4 `uc 1 :1 `uc 1 ]
[n S149 . . TX1IE ]
[u S145 `S146 1 `S147 1 `S148 1 `S149 1 ]
[n S145 . . . . . ]
"3109
[v _PIE1bits `VS145 ~T0 @X0 0 e@3997 ]
[s S365 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S365 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
[s S366 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S366 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE GIE ]
[s S367 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S367 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE GIEL GIEH ]
[s S368 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S368 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S369 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S369 . . GIEL GIEH ]
[u S364 `S365 1 `S366 1 `S367 1 `S368 1 `S369 1 ]
[n S364 . . . . . . ]
"6901
[v _INTCONbits `VS364 ~T0 @X0 0 e@4082 ]
[s S197 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S197 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S198 :3 `uc 1 :1 `uc 1 ]
[n S198 . . ADEN ]
[s S199 :5 `uc 1 :1 `uc 1 ]
[n S199 . . SRENA ]
[s S200 :6 `uc 1 :1 `uc 1 ]
[n S200 . . RC8_9 ]
[s S201 :6 `uc 1 :1 `uc 1 ]
[n S201 . . RC9 ]
[s S202 :1 `uc 1 ]
[n S202 . RCD8 ]
[u S196 `S197 1 `S198 1 `S199 1 `S200 1 `S201 1 `S202 1 ]
[n S196 . . . . . . . ]
"3977
[v _RCSTAbits `VS196 ~T0 @X0 0 e@4011 ]
[s S130 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S130 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
[s S131 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S131 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
[u S129 `S130 1 `S131 1 ]
[n S129 . . . ]
"2627
[v _TRISCbits `VS129 ~T0 @X0 0 e@3988 ]
"4453
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
[; ;user.h: 13: void InitApp(void);
[; ;htc.h: 22: extern void __builtin_software_breakpoint(void);
[; ;pic18f2431.h: 44: extern volatile unsigned char DFLTCON @ 0xF60;
"46 /Applications/microchip/xc8/v1.30/include/pic18f2431.h
[; ;pic18f2431.h: 46: asm("DFLTCON equ 0F60h");
[; <" DFLTCON equ 0F60h ;# ">
[; ;pic18f2431.h: 49: typedef union {
[; ;pic18f2431.h: 50: struct {
[; ;pic18f2431.h: 51: unsigned FLTCK :3;
[; ;pic18f2431.h: 52: unsigned FLT1EN :1;
[; ;pic18f2431.h: 53: unsigned FLT2EN :1;
[; ;pic18f2431.h: 54: unsigned FLT3EN :1;
[; ;pic18f2431.h: 55: unsigned FLT4EN :1;
[; ;pic18f2431.h: 56: };
[; ;pic18f2431.h: 57: struct {
[; ;pic18f2431.h: 58: unsigned FLTCK0 :1;
[; ;pic18f2431.h: 59: unsigned FLTCK1 :1;
[; ;pic18f2431.h: 60: unsigned FLTCK2 :1;
[; ;pic18f2431.h: 61: };
[; ;pic18f2431.h: 62: } DFLTCONbits_t;
[; ;pic18f2431.h: 63: extern volatile DFLTCONbits_t DFLTCONbits @ 0xF60;
[; ;pic18f2431.h: 107: extern volatile unsigned char CAP3CON @ 0xF61;
"109
[; ;pic18f2431.h: 109: asm("CAP3CON equ 0F61h");
[; <" CAP3CON equ 0F61h ;# ">
[; ;pic18f2431.h: 112: typedef union {
[; ;pic18f2431.h: 113: struct {
[; ;pic18f2431.h: 114: unsigned CAP3M :4;
[; ;pic18f2431.h: 115: unsigned :1;
[; ;pic18f2431.h: 116: unsigned CAP3TMR :1;
[; ;pic18f2431.h: 117: unsigned CAP3REN :1;
[; ;pic18f2431.h: 118: };
[; ;pic18f2431.h: 119: struct {
[; ;pic18f2431.h: 120: unsigned CAP3M0 :1;
[; ;pic18f2431.h: 121: unsigned CAP3M1 :1;
[; ;pic18f2431.h: 122: unsigned CAP3M2 :1;
[; ;pic18f2431.h: 123: unsigned CAP3M3 :1;
[; ;pic18f2431.h: 124: };
[; ;pic18f2431.h: 125: } CAP3CONbits_t;
[; ;pic18f2431.h: 126: extern volatile CAP3CONbits_t CAP3CONbits @ 0xF61;
[; ;pic18f2431.h: 165: extern volatile unsigned char CAP2CON @ 0xF62;
"167
[; ;pic18f2431.h: 167: asm("CAP2CON equ 0F62h");
[; <" CAP2CON equ 0F62h ;# ">
[; ;pic18f2431.h: 170: typedef union {
[; ;pic18f2431.h: 171: struct {
[; ;pic18f2431.h: 172: unsigned CAP2M :4;
[; ;pic18f2431.h: 173: unsigned :1;
[; ;pic18f2431.h: 174: unsigned CAP2TMR :1;
[; ;pic18f2431.h: 175: unsigned CAP2REN :1;
[; ;pic18f2431.h: 176: };
[; ;pic18f2431.h: 177: struct {
[; ;pic18f2431.h: 178: unsigned CAP2M0 :1;
[; ;pic18f2431.h: 179: unsigned CAP2M1 :1;
[; ;pic18f2431.h: 180: unsigned CAP2M2 :1;
[; ;pic18f2431.h: 181: unsigned CAP2M3 :1;
[; ;pic18f2431.h: 182: };
[; ;pic18f2431.h: 183: } CAP2CONbits_t;
[; ;pic18f2431.h: 184: extern volatile CAP2CONbits_t CAP2CONbits @ 0xF62;
[; ;pic18f2431.h: 223: extern volatile unsigned char CAP1CON @ 0xF63;
"225
[; ;pic18f2431.h: 225: asm("CAP1CON equ 0F63h");
[; <" CAP1CON equ 0F63h ;# ">
[; ;pic18f2431.h: 228: typedef union {
[; ;pic18f2431.h: 229: struct {
[; ;pic18f2431.h: 230: unsigned CAP1M :4;
[; ;pic18f2431.h: 231: unsigned :1;
[; ;pic18f2431.h: 232: unsigned CAP1TMR :1;
[; ;pic18f2431.h: 233: unsigned CAP1REN :1;
[; ;pic18f2431.h: 234: };
[; ;pic18f2431.h: 235: struct {
[; ;pic18f2431.h: 236: unsigned CAP1M0 :1;
[; ;pic18f2431.h: 237: unsigned CAP1M1 :1;
[; ;pic18f2431.h: 238: unsigned CAP1M2 :1;
[; ;pic18f2431.h: 239: unsigned CAP1M3 :1;
[; ;pic18f2431.h: 240: };
[; ;pic18f2431.h: 241: } CAP1CONbits_t;
[; ;pic18f2431.h: 242: extern volatile CAP1CONbits_t CAP1CONbits @ 0xF63;
[; ;pic18f2431.h: 281: extern volatile unsigned char CAP3BUFL @ 0xF64;
"283
[; ;pic18f2431.h: 283: asm("CAP3BUFL equ 0F64h");
[; <" CAP3BUFL equ 0F64h ;# ">
[; ;pic18f2431.h: 286: extern volatile unsigned char MAXCNTL @ 0xF64;
"288
[; ;pic18f2431.h: 288: asm("MAXCNTL equ 0F64h");
[; <" MAXCNTL equ 0F64h ;# ">
[; ;pic18f2431.h: 292: extern volatile unsigned char CAP3BUFH @ 0xF65;
"294
[; ;pic18f2431.h: 294: asm("CAP3BUFH equ 0F65h");
[; <" CAP3BUFH equ 0F65h ;# ">
[; ;pic18f2431.h: 297: extern volatile unsigned char MAXCNTH @ 0xF65;
"299
[; ;pic18f2431.h: 299: asm("MAXCNTH equ 0F65h");
[; <" MAXCNTH equ 0F65h ;# ">
[; ;pic18f2431.h: 303: extern volatile unsigned char CAP2BUFL @ 0xF66;
"305
[; ;pic18f2431.h: 305: asm("CAP2BUFL equ 0F66h");
[; <" CAP2BUFL equ 0F66h ;# ">
[; ;pic18f2431.h: 308: extern volatile unsigned char POSCNTL @ 0xF66;
"310
[; ;pic18f2431.h: 310: asm("POSCNTL equ 0F66h");
[; <" POSCNTL equ 0F66h ;# ">
[; ;pic18f2431.h: 314: extern volatile unsigned char CAP2BUFH @ 0xF67;
"316
[; ;pic18f2431.h: 316: asm("CAP2BUFH equ 0F67h");
[; <" CAP2BUFH equ 0F67h ;# ">
[; ;pic18f2431.h: 319: extern volatile unsigned char POSCNTH @ 0xF67;
"321
[; ;pic18f2431.h: 321: asm("POSCNTH equ 0F67h");
[; <" POSCNTH equ 0F67h ;# ">
[; ;pic18f2431.h: 325: extern volatile unsigned char CAP1BUFL @ 0xF68;
"327
[; ;pic18f2431.h: 327: asm("CAP1BUFL equ 0F68h");
[; <" CAP1BUFL equ 0F68h ;# ">
[; ;pic18f2431.h: 330: extern volatile unsigned char VELRL @ 0xF68;
"332
[; ;pic18f2431.h: 332: asm("VELRL equ 0F68h");
[; <" VELRL equ 0F68h ;# ">
[; ;pic18f2431.h: 336: extern volatile unsigned char CAP1BUFH @ 0xF69;
"338
[; ;pic18f2431.h: 338: asm("CAP1BUFH equ 0F69h");
[; <" CAP1BUFH equ 0F69h ;# ">
[; ;pic18f2431.h: 341: extern volatile unsigned char VELRH @ 0xF69;
"343
[; ;pic18f2431.h: 343: asm("VELRH equ 0F69h");
[; <" VELRH equ 0F69h ;# ">
[; ;pic18f2431.h: 347: extern volatile unsigned char OVDCONS @ 0xF6A;
"349
[; ;pic18f2431.h: 349: asm("OVDCONS equ 0F6Ah");
[; <" OVDCONS equ 0F6Ah ;# ">
[; ;pic18f2431.h: 352: typedef union {
[; ;pic18f2431.h: 353: struct {
[; ;pic18f2431.h: 354: unsigned POUT :8;
[; ;pic18f2431.h: 355: };
[; ;pic18f2431.h: 356: struct {
[; ;pic18f2431.h: 357: unsigned POUT0 :1;
[; ;pic18f2431.h: 358: unsigned POUT1 :1;
[; ;pic18f2431.h: 359: unsigned POUT2 :1;
[; ;pic18f2431.h: 360: unsigned POUT3 :1;
[; ;pic18f2431.h: 361: unsigned POUT4 :1;
[; ;pic18f2431.h: 362: unsigned POUT5 :1;
[; ;pic18f2431.h: 363: unsigned POUT6 :1;
[; ;pic18f2431.h: 364: unsigned POUT7 :1;
[; ;pic18f2431.h: 365: };
[; ;pic18f2431.h: 366: } OVDCONSbits_t;
[; ;pic18f2431.h: 367: extern volatile OVDCONSbits_t OVDCONSbits @ 0xF6A;
[; ;pic18f2431.h: 416: extern volatile unsigned char OVDCOND @ 0xF6B;
"418
[; ;pic18f2431.h: 418: asm("OVDCOND equ 0F6Bh");
[; <" OVDCOND equ 0F6Bh ;# ">
[; ;pic18f2431.h: 421: typedef union {
[; ;pic18f2431.h: 422: struct {
[; ;pic18f2431.h: 423: unsigned POVD :8;
[; ;pic18f2431.h: 424: };
[; ;pic18f2431.h: 425: struct {
[; ;pic18f2431.h: 426: unsigned POVD0 :1;
[; ;pic18f2431.h: 427: unsigned POVD1 :1;
[; ;pic18f2431.h: 428: unsigned POVD2 :1;
[; ;pic18f2431.h: 429: unsigned POVD3 :1;
[; ;pic18f2431.h: 430: unsigned POVD4 :1;
[; ;pic18f2431.h: 431: unsigned POVD5 :1;
[; ;pic18f2431.h: 432: unsigned POVD6 :1;
[; ;pic18f2431.h: 433: unsigned POVD7 :1;
[; ;pic18f2431.h: 434: };
[; ;pic18f2431.h: 435: } OVDCONDbits_t;
[; ;pic18f2431.h: 436: extern volatile OVDCONDbits_t OVDCONDbits @ 0xF6B;
[; ;pic18f2431.h: 485: extern volatile unsigned char FLTCONFIG @ 0xF6C;
"487
[; ;pic18f2431.h: 487: asm("FLTCONFIG equ 0F6Ch");
[; <" FLTCONFIG equ 0F6Ch ;# ">
[; ;pic18f2431.h: 490: typedef union {
[; ;pic18f2431.h: 491: struct {
[; ;pic18f2431.h: 492: unsigned FLTAEN :1;
[; ;pic18f2431.h: 493: unsigned FLTAMOD :1;
[; ;pic18f2431.h: 494: unsigned FLTAS :1;
[; ;pic18f2431.h: 495: unsigned FLTCON :1;
[; ;pic18f2431.h: 496: unsigned FLTBEN :1;
[; ;pic18f2431.h: 497: unsigned FLTBMOD :1;
[; ;pic18f2431.h: 498: unsigned FLTBS :1;
[; ;pic18f2431.h: 499: unsigned BRFEN :1;
[; ;pic18f2431.h: 500: };
[; ;pic18f2431.h: 501: } FLTCONFIGbits_t;
[; ;pic18f2431.h: 502: extern volatile FLTCONFIGbits_t FLTCONFIGbits @ 0xF6C;
[; ;pic18f2431.h: 546: extern volatile unsigned char DTCON @ 0xF6D;
"548
[; ;pic18f2431.h: 548: asm("DTCON equ 0F6Dh");
[; <" DTCON equ 0F6Dh ;# ">
[; ;pic18f2431.h: 551: typedef union {
[; ;pic18f2431.h: 552: struct {
[; ;pic18f2431.h: 553: unsigned DTA :6;
[; ;pic18f2431.h: 554: unsigned DTAPS :2;
[; ;pic18f2431.h: 555: };
[; ;pic18f2431.h: 556: struct {
[; ;pic18f2431.h: 557: unsigned DT0 :1;
[; ;pic18f2431.h: 558: unsigned DT1 :1;
[; ;pic18f2431.h: 559: unsigned DT2 :1;
[; ;pic18f2431.h: 560: unsigned DT3 :1;
[; ;pic18f2431.h: 561: unsigned DT4 :1;
[; ;pic18f2431.h: 562: unsigned DT5 :1;
[; ;pic18f2431.h: 563: unsigned DTPS0 :1;
[; ;pic18f2431.h: 564: unsigned DTPS1 :1;
[; ;pic18f2431.h: 565: };
[; ;pic18f2431.h: 566: struct {
[; ;pic18f2431.h: 567: unsigned DTA0 :1;
[; ;pic18f2431.h: 568: unsigned DTA1 :1;
[; ;pic18f2431.h: 569: unsigned DTA2 :1;
[; ;pic18f2431.h: 570: unsigned DTA3 :1;
[; ;pic18f2431.h: 571: unsigned DTA4 :1;
[; ;pic18f2431.h: 572: unsigned DTA5 :1;
[; ;pic18f2431.h: 573: unsigned DTAPS0 :1;
[; ;pic18f2431.h: 574: unsigned DTAPS1 :1;
[; ;pic18f2431.h: 575: };
[; ;pic18f2431.h: 576: } DTCONbits_t;
[; ;pic18f2431.h: 577: extern volatile DTCONbits_t DTCONbits @ 0xF6D;
[; ;pic18f2431.h: 671: extern volatile unsigned char PWMCON1 @ 0xF6E;
"673
[; ;pic18f2431.h: 673: asm("PWMCON1 equ 0F6Eh");
[; <" PWMCON1 equ 0F6Eh ;# ">
[; ;pic18f2431.h: 676: typedef union {
[; ;pic18f2431.h: 677: struct {
[; ;pic18f2431.h: 678: unsigned OSYNC :1;
[; ;pic18f2431.h: 679: unsigned UDIS :1;
[; ;pic18f2431.h: 680: unsigned :1;
[; ;pic18f2431.h: 681: unsigned SEVTDIR :1;
[; ;pic18f2431.h: 682: unsigned SEVOPS :4;
[; ;pic18f2431.h: 683: };
[; ;pic18f2431.h: 684: struct {
[; ;pic18f2431.h: 685: unsigned :4;
[; ;pic18f2431.h: 686: unsigned SEVOPS0 :1;
[; ;pic18f2431.h: 687: unsigned SEVOPS1 :1;
[; ;pic18f2431.h: 688: unsigned SEVOPS2 :1;
[; ;pic18f2431.h: 689: unsigned SEVOPS3 :1;
[; ;pic18f2431.h: 690: };
[; ;pic18f2431.h: 691: } PWMCON1bits_t;
[; ;pic18f2431.h: 692: extern volatile PWMCON1bits_t PWMCON1bits @ 0xF6E;
[; ;pic18f2431.h: 736: extern volatile unsigned char PWMCON0 @ 0xF6F;
"738
[; ;pic18f2431.h: 738: asm("PWMCON0 equ 0F6Fh");
[; <" PWMCON0 equ 0F6Fh ;# ">
[; ;pic18f2431.h: 741: typedef union {
[; ;pic18f2431.h: 742: struct {
[; ;pic18f2431.h: 743: unsigned PMOD :4;
[; ;pic18f2431.h: 744: unsigned PWMEN :3;
[; ;pic18f2431.h: 745: };
[; ;pic18f2431.h: 746: struct {
[; ;pic18f2431.h: 747: unsigned PMOD0 :1;
[; ;pic18f2431.h: 748: unsigned PMOD1 :1;
[; ;pic18f2431.h: 749: unsigned PMOD2 :1;
[; ;pic18f2431.h: 750: unsigned PMOD3 :1;
[; ;pic18f2431.h: 751: unsigned PWMEN0 :1;
[; ;pic18f2431.h: 752: unsigned PWMEN1 :1;
[; ;pic18f2431.h: 753: unsigned PWMEN2 :1;
[; ;pic18f2431.h: 754: };
[; ;pic18f2431.h: 755: } PWMCON0bits_t;
[; ;pic18f2431.h: 756: extern volatile PWMCON0bits_t PWMCON0bits @ 0xF6F;
[; ;pic18f2431.h: 805: extern volatile unsigned char SEVTCMPH @ 0xF70;
"807
[; ;pic18f2431.h: 807: asm("SEVTCMPH equ 0F70h");
[; <" SEVTCMPH equ 0F70h ;# ">
[; ;pic18f2431.h: 811: extern volatile unsigned char SEVTCMPL @ 0xF71;
"813
[; ;pic18f2431.h: 813: asm("SEVTCMPL equ 0F71h");
[; <" SEVTCMPL equ 0F71h ;# ">
[; ;pic18f2431.h: 817: extern volatile unsigned char PDC2H @ 0xF74;
"819
[; ;pic18f2431.h: 819: asm("PDC2H equ 0F74h");
[; <" PDC2H equ 0F74h ;# ">
[; ;pic18f2431.h: 823: extern volatile unsigned char PDC2L @ 0xF75;
"825
[; ;pic18f2431.h: 825: asm("PDC2L equ 0F75h");
[; <" PDC2L equ 0F75h ;# ">
[; ;pic18f2431.h: 829: extern volatile unsigned char PDC1H @ 0xF76;
"831
[; ;pic18f2431.h: 831: asm("PDC1H equ 0F76h");
[; <" PDC1H equ 0F76h ;# ">
[; ;pic18f2431.h: 835: extern volatile unsigned char PDC1L @ 0xF77;
"837
[; ;pic18f2431.h: 837: asm("PDC1L equ 0F77h");
[; <" PDC1L equ 0F77h ;# ">
[; ;pic18f2431.h: 841: extern volatile unsigned char PDC0H @ 0xF78;
"843
[; ;pic18f2431.h: 843: asm("PDC0H equ 0F78h");
[; <" PDC0H equ 0F78h ;# ">
[; ;pic18f2431.h: 847: extern volatile unsigned char PDC0L @ 0xF79;
"849
[; ;pic18f2431.h: 849: asm("PDC0L equ 0F79h");
[; <" PDC0L equ 0F79h ;# ">
[; ;pic18f2431.h: 853: extern volatile unsigned char PTPERH @ 0xF7A;
"855
[; ;pic18f2431.h: 855: asm("PTPERH equ 0F7Ah");
[; <" PTPERH equ 0F7Ah ;# ">
[; ;pic18f2431.h: 859: extern volatile unsigned char PTPERL @ 0xF7B;
"861
[; ;pic18f2431.h: 861: asm("PTPERL equ 0F7Bh");
[; <" PTPERL equ 0F7Bh ;# ">
[; ;pic18f2431.h: 865: extern volatile unsigned char PTMRH @ 0xF7C;
"867
[; ;pic18f2431.h: 867: asm("PTMRH equ 0F7Ch");
[; <" PTMRH equ 0F7Ch ;# ">
[; ;pic18f2431.h: 871: extern volatile unsigned char PTMRL @ 0xF7D;
"873
[; ;pic18f2431.h: 873: asm("PTMRL equ 0F7Dh");
[; <" PTMRL equ 0F7Dh ;# ">
[; ;pic18f2431.h: 877: extern volatile unsigned char PTCON1 @ 0xF7E;
"879
[; ;pic18f2431.h: 879: asm("PTCON1 equ 0F7Eh");
[; <" PTCON1 equ 0F7Eh ;# ">
[; ;pic18f2431.h: 882: typedef union {
[; ;pic18f2431.h: 883: struct {
[; ;pic18f2431.h: 884: unsigned :6;
[; ;pic18f2431.h: 885: unsigned PTDIR :1;
[; ;pic18f2431.h: 886: unsigned PTEN :1;
[; ;pic18f2431.h: 887: };
[; ;pic18f2431.h: 888: } PTCON1bits_t;
[; ;pic18f2431.h: 889: extern volatile PTCON1bits_t PTCON1bits @ 0xF7E;
[; ;pic18f2431.h: 903: extern volatile unsigned char PTCON0 @ 0xF7F;
"905
[; ;pic18f2431.h: 905: asm("PTCON0 equ 0F7Fh");
[; <" PTCON0 equ 0F7Fh ;# ">
[; ;pic18f2431.h: 908: typedef union {
[; ;pic18f2431.h: 909: struct {
[; ;pic18f2431.h: 910: unsigned PTMOD :2;
[; ;pic18f2431.h: 911: unsigned PTCKPS :2;
[; ;pic18f2431.h: 912: unsigned PTOPS :4;
[; ;pic18f2431.h: 913: };
[; ;pic18f2431.h: 914: struct {
[; ;pic18f2431.h: 915: unsigned PTMOD0 :1;
[; ;pic18f2431.h: 916: unsigned PTMOD1 :1;
[; ;pic18f2431.h: 917: unsigned PTCKPS0 :1;
[; ;pic18f2431.h: 918: unsigned PTCKPS1 :1;
[; ;pic18f2431.h: 919: unsigned PTOPS0 :1;
[; ;pic18f2431.h: 920: unsigned PTOPS1 :1;
[; ;pic18f2431.h: 921: unsigned PTOPS2 :1;
[; ;pic18f2431.h: 922: unsigned PTOPS3 :1;
[; ;pic18f2431.h: 923: };
[; ;pic18f2431.h: 924: } PTCON0bits_t;
[; ;pic18f2431.h: 925: extern volatile PTCON0bits_t PTCON0bits @ 0xF7F;
[; ;pic18f2431.h: 984: extern volatile unsigned char PORTA @ 0xF80;
"986
[; ;pic18f2431.h: 986: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f2431.h: 989: typedef union {
[; ;pic18f2431.h: 990: struct {
[; ;pic18f2431.h: 991: unsigned RA0 :1;
[; ;pic18f2431.h: 992: unsigned RA1 :1;
[; ;pic18f2431.h: 993: unsigned RA2 :1;
[; ;pic18f2431.h: 994: unsigned RA3 :1;
[; ;pic18f2431.h: 995: unsigned RA4 :1;
[; ;pic18f2431.h: 996: unsigned :1;
[; ;pic18f2431.h: 997: unsigned RA6 :1;
[; ;pic18f2431.h: 998: unsigned RA7 :1;
[; ;pic18f2431.h: 999: };
[; ;pic18f2431.h: 1000: struct {
[; ;pic18f2431.h: 1001: unsigned AN0 :1;
[; ;pic18f2431.h: 1002: unsigned AN1 :1;
[; ;pic18f2431.h: 1003: unsigned AN2 :1;
[; ;pic18f2431.h: 1004: unsigned AN3 :1;
[; ;pic18f2431.h: 1005: unsigned AN4 :1;
[; ;pic18f2431.h: 1006: unsigned :1;
[; ;pic18f2431.h: 1007: unsigned OSC2 :1;
[; ;pic18f2431.h: 1008: unsigned OSC1 :1;
[; ;pic18f2431.h: 1009: };
[; ;pic18f2431.h: 1010: struct {
[; ;pic18f2431.h: 1011: unsigned :2;
[; ;pic18f2431.h: 1012: unsigned VREFM :1;
[; ;pic18f2431.h: 1013: unsigned VREFP :1;
[; ;pic18f2431.h: 1014: unsigned :2;
[; ;pic18f2431.h: 1015: unsigned CLKO :1;
[; ;pic18f2431.h: 1016: unsigned CLKI :1;
[; ;pic18f2431.h: 1017: };
[; ;pic18f2431.h: 1018: struct {
[; ;pic18f2431.h: 1019: unsigned :5;
[; ;pic18f2431.h: 1020: unsigned LVDIN :1;
[; ;pic18f2431.h: 1021: };
[; ;pic18f2431.h: 1022: struct {
[; ;pic18f2431.h: 1023: unsigned :5;
[; ;pic18f2431.h: 1024: unsigned RA5 :1;
[; ;pic18f2431.h: 1025: };
[; ;pic18f2431.h: 1026: struct {
[; ;pic18f2431.h: 1027: unsigned :7;
[; ;pic18f2431.h: 1028: unsigned RJPU :1;
[; ;pic18f2431.h: 1029: };
[; ;pic18f2431.h: 1030: struct {
[; ;pic18f2431.h: 1031: unsigned ULPWUIN :1;
[; ;pic18f2431.h: 1032: };
[; ;pic18f2431.h: 1033: } PORTAbits_t;
[; ;pic18f2431.h: 1034: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f2431.h: 1148: extern volatile unsigned char PORTB @ 0xF81;
"1150
[; ;pic18f2431.h: 1150: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f2431.h: 1153: typedef union {
[; ;pic18f2431.h: 1154: struct {
[; ;pic18f2431.h: 1155: unsigned RB0 :1;
[; ;pic18f2431.h: 1156: unsigned RB1 :1;
[; ;pic18f2431.h: 1157: unsigned RB2 :1;
[; ;pic18f2431.h: 1158: unsigned RB3 :1;
[; ;pic18f2431.h: 1159: unsigned RB4 :1;
[; ;pic18f2431.h: 1160: unsigned RB5 :1;
[; ;pic18f2431.h: 1161: unsigned RB6 :1;
[; ;pic18f2431.h: 1162: unsigned RB7 :1;
[; ;pic18f2431.h: 1163: };
[; ;pic18f2431.h: 1164: struct {
[; ;pic18f2431.h: 1165: unsigned :3;
[; ;pic18f2431.h: 1166: unsigned CCP2_PA2 :1;
[; ;pic18f2431.h: 1167: };
[; ;pic18f2431.h: 1168: } PORTBbits_t;
[; ;pic18f2431.h: 1169: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f2431.h: 1218: extern volatile unsigned char PORTC @ 0xF82;
"1220
[; ;pic18f2431.h: 1220: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f2431.h: 1223: typedef union {
[; ;pic18f2431.h: 1224: struct {
[; ;pic18f2431.h: 1225: unsigned RC0 :1;
[; ;pic18f2431.h: 1226: unsigned RC1 :1;
[; ;pic18f2431.h: 1227: unsigned RC2 :1;
[; ;pic18f2431.h: 1228: unsigned RC3 :1;
[; ;pic18f2431.h: 1229: unsigned RC4 :1;
[; ;pic18f2431.h: 1230: unsigned RC5 :1;
[; ;pic18f2431.h: 1231: unsigned RC6 :1;
[; ;pic18f2431.h: 1232: unsigned RC7 :1;
[; ;pic18f2431.h: 1233: };
[; ;pic18f2431.h: 1234: struct {
[; ;pic18f2431.h: 1235: unsigned T1OSO :1;
[; ;pic18f2431.h: 1236: unsigned T1OSI :1;
[; ;pic18f2431.h: 1237: unsigned CCP1 :1;
[; ;pic18f2431.h: 1238: unsigned INT0 :1;
[; ;pic18f2431.h: 1239: unsigned INT1 :1;
[; ;pic18f2431.h: 1240: unsigned INT2 :1;
[; ;pic18f2431.h: 1241: unsigned TX :1;
[; ;pic18f2431.h: 1242: unsigned RX :1;
[; ;pic18f2431.h: 1243: };
[; ;pic18f2431.h: 1244: struct {
[; ;pic18f2431.h: 1245: unsigned T13CKI :1;
[; ;pic18f2431.h: 1246: unsigned CCP2 :1;
[; ;pic18f2431.h: 1247: unsigned :1;
[; ;pic18f2431.h: 1248: unsigned T0CKI :1;
[; ;pic18f2431.h: 1249: unsigned SDA :1;
[; ;pic18f2431.h: 1250: unsigned SCK :1;
[; ;pic18f2431.h: 1251: unsigned CK :1;
[; ;pic18f2431.h: 1252: unsigned DT :1;
[; ;pic18f2431.h: 1253: };
[; ;pic18f2431.h: 1254: struct {
[; ;pic18f2431.h: 1255: unsigned :1;
[; ;pic18f2431.h: 1256: unsigned NOT_FLTA :1;
[; ;pic18f2431.h: 1257: };
[; ;pic18f2431.h: 1258: struct {
[; ;pic18f2431.h: 1259: unsigned :2;
[; ;pic18f2431.h: 1260: unsigned NOT_FLTB :1;
[; ;pic18f2431.h: 1261: };
[; ;pic18f2431.h: 1262: struct {
[; ;pic18f2431.h: 1263: unsigned :6;
[; ;pic18f2431.h: 1264: unsigned NOT_SS :1;
[; ;pic18f2431.h: 1265: };
[; ;pic18f2431.h: 1266: struct {
[; ;pic18f2431.h: 1267: unsigned :1;
[; ;pic18f2431.h: 1268: unsigned nFLTA :1;
[; ;pic18f2431.h: 1269: unsigned nFLTB :1;
[; ;pic18f2431.h: 1270: unsigned T5CKI :1;
[; ;pic18f2431.h: 1271: unsigned SDI :1;
[; ;pic18f2431.h: 1272: unsigned SCL :1;
[; ;pic18f2431.h: 1273: unsigned nSS :1;
[; ;pic18f2431.h: 1274: unsigned SDO :1;
[; ;pic18f2431.h: 1275: };
[; ;pic18f2431.h: 1276: struct {
[; ;pic18f2431.h: 1277: unsigned :1;
[; ;pic18f2431.h: 1278: unsigned FLTA :1;
[; ;pic18f2431.h: 1279: unsigned FLTB :1;
[; ;pic18f2431.h: 1280: unsigned :3;
[; ;pic18f2431.h: 1281: unsigned SS :1;
[; ;pic18f2431.h: 1282: };
[; ;pic18f2431.h: 1283: struct {
[; ;pic18f2431.h: 1284: unsigned :2;
[; ;pic18f2431.h: 1285: unsigned PA1 :1;
[; ;pic18f2431.h: 1286: };
[; ;pic18f2431.h: 1287: struct {
[; ;pic18f2431.h: 1288: unsigned :1;
[; ;pic18f2431.h: 1289: unsigned PA2 :1;
[; ;pic18f2431.h: 1290: };
[; ;pic18f2431.h: 1291: } PORTCbits_t;
[; ;pic18f2431.h: 1292: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f2431.h: 1486: extern volatile unsigned char PORTE @ 0xF84;
"1488
[; ;pic18f2431.h: 1488: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f2431.h: 1491: typedef union {
[; ;pic18f2431.h: 1492: struct {
[; ;pic18f2431.h: 1493: unsigned :3;
[; ;pic18f2431.h: 1494: unsigned RE3 :1;
[; ;pic18f2431.h: 1495: };
[; ;pic18f2431.h: 1496: struct {
[; ;pic18f2431.h: 1497: unsigned :3;
[; ;pic18f2431.h: 1498: unsigned NOT_MCLR :1;
[; ;pic18f2431.h: 1499: };
[; ;pic18f2431.h: 1500: struct {
[; ;pic18f2431.h: 1501: unsigned :3;
[; ;pic18f2431.h: 1502: unsigned nMCLR :1;
[; ;pic18f2431.h: 1503: };
[; ;pic18f2431.h: 1504: struct {
[; ;pic18f2431.h: 1505: unsigned :3;
[; ;pic18f2431.h: 1506: unsigned MCLR :1;
[; ;pic18f2431.h: 1507: };
[; ;pic18f2431.h: 1508: struct {
[; ;pic18f2431.h: 1509: unsigned :2;
[; ;pic18f2431.h: 1510: unsigned CCP10 :1;
[; ;pic18f2431.h: 1511: };
[; ;pic18f2431.h: 1512: struct {
[; ;pic18f2431.h: 1513: unsigned :7;
[; ;pic18f2431.h: 1514: unsigned CCP2E :1;
[; ;pic18f2431.h: 1515: };
[; ;pic18f2431.h: 1516: struct {
[; ;pic18f2431.h: 1517: unsigned :6;
[; ;pic18f2431.h: 1518: unsigned CCP6E :1;
[; ;pic18f2431.h: 1519: };
[; ;pic18f2431.h: 1520: struct {
[; ;pic18f2431.h: 1521: unsigned :5;
[; ;pic18f2431.h: 1522: unsigned CCP7E :1;
[; ;pic18f2431.h: 1523: };
[; ;pic18f2431.h: 1524: struct {
[; ;pic18f2431.h: 1525: unsigned :4;
[; ;pic18f2431.h: 1526: unsigned CCP8E :1;
[; ;pic18f2431.h: 1527: };
[; ;pic18f2431.h: 1528: struct {
[; ;pic18f2431.h: 1529: unsigned :3;
[; ;pic18f2431.h: 1530: unsigned CCP9E :1;
[; ;pic18f2431.h: 1531: };
[; ;pic18f2431.h: 1532: struct {
[; ;pic18f2431.h: 1533: unsigned :2;
[; ;pic18f2431.h: 1534: unsigned CS :1;
[; ;pic18f2431.h: 1535: };
[; ;pic18f2431.h: 1536: struct {
[; ;pic18f2431.h: 1537: unsigned :7;
[; ;pic18f2431.h: 1538: unsigned PA2E :1;
[; ;pic18f2431.h: 1539: };
[; ;pic18f2431.h: 1540: struct {
[; ;pic18f2431.h: 1541: unsigned :6;
[; ;pic18f2431.h: 1542: unsigned PB1E :1;
[; ;pic18f2431.h: 1543: };
[; ;pic18f2431.h: 1544: struct {
[; ;pic18f2431.h: 1545: unsigned :2;
[; ;pic18f2431.h: 1546: unsigned PB2 :1;
[; ;pic18f2431.h: 1547: };
[; ;pic18f2431.h: 1548: struct {
[; ;pic18f2431.h: 1549: unsigned :4;
[; ;pic18f2431.h: 1550: unsigned PB3E :1;
[; ;pic18f2431.h: 1551: };
[; ;pic18f2431.h: 1552: struct {
[; ;pic18f2431.h: 1553: unsigned :5;
[; ;pic18f2431.h: 1554: unsigned PC1E :1;
[; ;pic18f2431.h: 1555: };
[; ;pic18f2431.h: 1556: struct {
[; ;pic18f2431.h: 1557: unsigned :1;
[; ;pic18f2431.h: 1558: unsigned PC2 :1;
[; ;pic18f2431.h: 1559: };
[; ;pic18f2431.h: 1560: struct {
[; ;pic18f2431.h: 1561: unsigned :3;
[; ;pic18f2431.h: 1562: unsigned PC3E :1;
[; ;pic18f2431.h: 1563: };
[; ;pic18f2431.h: 1564: struct {
[; ;pic18f2431.h: 1565: unsigned PD2 :1;
[; ;pic18f2431.h: 1566: };
[; ;pic18f2431.h: 1567: struct {
[; ;pic18f2431.h: 1568: unsigned RDE :1;
[; ;pic18f2431.h: 1569: };
[; ;pic18f2431.h: 1570: struct {
[; ;pic18f2431.h: 1571: unsigned RE0 :1;
[; ;pic18f2431.h: 1572: };
[; ;pic18f2431.h: 1573: struct {
[; ;pic18f2431.h: 1574: unsigned :1;
[; ;pic18f2431.h: 1575: unsigned RE1 :1;
[; ;pic18f2431.h: 1576: };
[; ;pic18f2431.h: 1577: struct {
[; ;pic18f2431.h: 1578: unsigned :2;
[; ;pic18f2431.h: 1579: unsigned RE2 :1;
[; ;pic18f2431.h: 1580: };
[; ;pic18f2431.h: 1581: struct {
[; ;pic18f2431.h: 1582: unsigned :4;
[; ;pic18f2431.h: 1583: unsigned RE4 :1;
[; ;pic18f2431.h: 1584: };
[; ;pic18f2431.h: 1585: struct {
[; ;pic18f2431.h: 1586: unsigned :5;
[; ;pic18f2431.h: 1587: unsigned RE5 :1;
[; ;pic18f2431.h: 1588: };
[; ;pic18f2431.h: 1589: struct {
[; ;pic18f2431.h: 1590: unsigned :6;
[; ;pic18f2431.h: 1591: unsigned RE6 :1;
[; ;pic18f2431.h: 1592: };
[; ;pic18f2431.h: 1593: struct {
[; ;pic18f2431.h: 1594: unsigned :7;
[; ;pic18f2431.h: 1595: unsigned RE7 :1;
[; ;pic18f2431.h: 1596: };
[; ;pic18f2431.h: 1597: struct {
[; ;pic18f2431.h: 1598: unsigned :1;
[; ;pic18f2431.h: 1599: unsigned WRE :1;
[; ;pic18f2431.h: 1600: };
[; ;pic18f2431.h: 1601: } PORTEbits_t;
[; ;pic18f2431.h: 1602: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f2431.h: 1746: extern volatile unsigned short TMR5 @ 0xF87;
"1748
[; ;pic18f2431.h: 1748: asm("TMR5 equ 0F87h");
[; <" TMR5 equ 0F87h ;# ">
[; ;pic18f2431.h: 1752: extern volatile unsigned char TMR5L @ 0xF87;
"1754
[; ;pic18f2431.h: 1754: asm("TMR5L equ 0F87h");
[; <" TMR5L equ 0F87h ;# ">
[; ;pic18f2431.h: 1758: extern volatile unsigned char TMR5H @ 0xF88;
"1760
[; ;pic18f2431.h: 1760: asm("TMR5H equ 0F88h");
[; <" TMR5H equ 0F88h ;# ">
[; ;pic18f2431.h: 1764: extern volatile unsigned char LATA @ 0xF89;
"1766
[; ;pic18f2431.h: 1766: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f2431.h: 1769: typedef union {
[; ;pic18f2431.h: 1770: struct {
[; ;pic18f2431.h: 1771: unsigned LATA0 :1;
[; ;pic18f2431.h: 1772: unsigned LATA1 :1;
[; ;pic18f2431.h: 1773: unsigned LATA2 :1;
[; ;pic18f2431.h: 1774: unsigned LATA3 :1;
[; ;pic18f2431.h: 1775: unsigned LATA4 :1;
[; ;pic18f2431.h: 1776: unsigned :1;
[; ;pic18f2431.h: 1777: unsigned LATA6 :1;
[; ;pic18f2431.h: 1778: unsigned LATA7 :1;
[; ;pic18f2431.h: 1779: };
[; ;pic18f2431.h: 1780: struct {
[; ;pic18f2431.h: 1781: unsigned LA0 :1;
[; ;pic18f2431.h: 1782: };
[; ;pic18f2431.h: 1783: struct {
[; ;pic18f2431.h: 1784: unsigned :1;
[; ;pic18f2431.h: 1785: unsigned LA1 :1;
[; ;pic18f2431.h: 1786: };
[; ;pic18f2431.h: 1787: struct {
[; ;pic18f2431.h: 1788: unsigned :2;
[; ;pic18f2431.h: 1789: unsigned LA2 :1;
[; ;pic18f2431.h: 1790: };
[; ;pic18f2431.h: 1791: struct {
[; ;pic18f2431.h: 1792: unsigned :3;
[; ;pic18f2431.h: 1793: unsigned LA3 :1;
[; ;pic18f2431.h: 1794: };
[; ;pic18f2431.h: 1795: struct {
[; ;pic18f2431.h: 1796: unsigned :4;
[; ;pic18f2431.h: 1797: unsigned LA4 :1;
[; ;pic18f2431.h: 1798: };
[; ;pic18f2431.h: 1799: struct {
[; ;pic18f2431.h: 1800: unsigned :5;
[; ;pic18f2431.h: 1801: unsigned LA5 :1;
[; ;pic18f2431.h: 1802: };
[; ;pic18f2431.h: 1803: struct {
[; ;pic18f2431.h: 1804: unsigned :6;
[; ;pic18f2431.h: 1805: unsigned LA6 :1;
[; ;pic18f2431.h: 1806: };
[; ;pic18f2431.h: 1807: struct {
[; ;pic18f2431.h: 1808: unsigned :7;
[; ;pic18f2431.h: 1809: unsigned LA7 :1;
[; ;pic18f2431.h: 1810: };
[; ;pic18f2431.h: 1811: } LATAbits_t;
[; ;pic18f2431.h: 1812: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f2431.h: 1891: extern volatile unsigned char LATB @ 0xF8A;
"1893
[; ;pic18f2431.h: 1893: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f2431.h: 1896: typedef union {
[; ;pic18f2431.h: 1897: struct {
[; ;pic18f2431.h: 1898: unsigned LATB0 :1;
[; ;pic18f2431.h: 1899: unsigned LATB1 :1;
[; ;pic18f2431.h: 1900: unsigned LATB2 :1;
[; ;pic18f2431.h: 1901: unsigned LATB3 :1;
[; ;pic18f2431.h: 1902: unsigned LATB4 :1;
[; ;pic18f2431.h: 1903: unsigned LATB5 :1;
[; ;pic18f2431.h: 1904: unsigned LATB6 :1;
[; ;pic18f2431.h: 1905: unsigned LATB7 :1;
[; ;pic18f2431.h: 1906: };
[; ;pic18f2431.h: 1907: struct {
[; ;pic18f2431.h: 1908: unsigned LB0 :1;
[; ;pic18f2431.h: 1909: };
[; ;pic18f2431.h: 1910: struct {
[; ;pic18f2431.h: 1911: unsigned :1;
[; ;pic18f2431.h: 1912: unsigned LB1 :1;
[; ;pic18f2431.h: 1913: };
[; ;pic18f2431.h: 1914: struct {
[; ;pic18f2431.h: 1915: unsigned :2;
[; ;pic18f2431.h: 1916: unsigned LB2 :1;
[; ;pic18f2431.h: 1917: };
[; ;pic18f2431.h: 1918: struct {
[; ;pic18f2431.h: 1919: unsigned :3;
[; ;pic18f2431.h: 1920: unsigned LB3 :1;
[; ;pic18f2431.h: 1921: };
[; ;pic18f2431.h: 1922: struct {
[; ;pic18f2431.h: 1923: unsigned :4;
[; ;pic18f2431.h: 1924: unsigned LB4 :1;
[; ;pic18f2431.h: 1925: };
[; ;pic18f2431.h: 1926: struct {
[; ;pic18f2431.h: 1927: unsigned :5;
[; ;pic18f2431.h: 1928: unsigned LB5 :1;
[; ;pic18f2431.h: 1929: };
[; ;pic18f2431.h: 1930: struct {
[; ;pic18f2431.h: 1931: unsigned :6;
[; ;pic18f2431.h: 1932: unsigned LB6 :1;
[; ;pic18f2431.h: 1933: };
[; ;pic18f2431.h: 1934: struct {
[; ;pic18f2431.h: 1935: unsigned :7;
[; ;pic18f2431.h: 1936: unsigned LB7 :1;
[; ;pic18f2431.h: 1937: };
[; ;pic18f2431.h: 1938: } LATBbits_t;
[; ;pic18f2431.h: 1939: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f2431.h: 2023: extern volatile unsigned char LATC @ 0xF8B;
"2025
[; ;pic18f2431.h: 2025: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f2431.h: 2028: typedef union {
[; ;pic18f2431.h: 2029: struct {
[; ;pic18f2431.h: 2030: unsigned LATC0 :1;
[; ;pic18f2431.h: 2031: unsigned LATC1 :1;
[; ;pic18f2431.h: 2032: unsigned LATC2 :1;
[; ;pic18f2431.h: 2033: unsigned LATC3 :1;
[; ;pic18f2431.h: 2034: unsigned LATC4 :1;
[; ;pic18f2431.h: 2035: unsigned LATC5 :1;
[; ;pic18f2431.h: 2036: unsigned LATC6 :1;
[; ;pic18f2431.h: 2037: unsigned LATC7 :1;
[; ;pic18f2431.h: 2038: };
[; ;pic18f2431.h: 2039: struct {
[; ;pic18f2431.h: 2040: unsigned LC0 :1;
[; ;pic18f2431.h: 2041: };
[; ;pic18f2431.h: 2042: struct {
[; ;pic18f2431.h: 2043: unsigned :1;
[; ;pic18f2431.h: 2044: unsigned LC1 :1;
[; ;pic18f2431.h: 2045: };
[; ;pic18f2431.h: 2046: struct {
[; ;pic18f2431.h: 2047: unsigned :2;
[; ;pic18f2431.h: 2048: unsigned LC2 :1;
[; ;pic18f2431.h: 2049: };
[; ;pic18f2431.h: 2050: struct {
[; ;pic18f2431.h: 2051: unsigned :3;
[; ;pic18f2431.h: 2052: unsigned LC3 :1;
[; ;pic18f2431.h: 2053: };
[; ;pic18f2431.h: 2054: struct {
[; ;pic18f2431.h: 2055: unsigned :4;
[; ;pic18f2431.h: 2056: unsigned LC4 :1;
[; ;pic18f2431.h: 2057: };
[; ;pic18f2431.h: 2058: struct {
[; ;pic18f2431.h: 2059: unsigned :5;
[; ;pic18f2431.h: 2060: unsigned LC5 :1;
[; ;pic18f2431.h: 2061: };
[; ;pic18f2431.h: 2062: struct {
[; ;pic18f2431.h: 2063: unsigned :6;
[; ;pic18f2431.h: 2064: unsigned LC6 :1;
[; ;pic18f2431.h: 2065: };
[; ;pic18f2431.h: 2066: struct {
[; ;pic18f2431.h: 2067: unsigned :7;
[; ;pic18f2431.h: 2068: unsigned LC7 :1;
[; ;pic18f2431.h: 2069: };
[; ;pic18f2431.h: 2070: } LATCbits_t;
[; ;pic18f2431.h: 2071: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f2431.h: 2155: extern volatile unsigned short PR5 @ 0xF90;
"2157
[; ;pic18f2431.h: 2157: asm("PR5 equ 0F90h");
[; <" PR5 equ 0F90h ;# ">
[; ;pic18f2431.h: 2161: extern volatile unsigned char PR5L @ 0xF90;
"2163
[; ;pic18f2431.h: 2163: asm("PR5L equ 0F90h");
[; <" PR5L equ 0F90h ;# ">
[; ;pic18f2431.h: 2167: extern volatile unsigned char PR5H @ 0xF91;
"2169
[; ;pic18f2431.h: 2169: asm("PR5H equ 0F91h");
[; <" PR5H equ 0F91h ;# ">
[; ;pic18f2431.h: 2173: extern volatile unsigned char TRISA @ 0xF92;
"2175
[; ;pic18f2431.h: 2175: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f2431.h: 2178: extern volatile unsigned char DDRA @ 0xF92;
"2180
[; ;pic18f2431.h: 2180: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f2431.h: 2183: typedef union {
[; ;pic18f2431.h: 2184: struct {
[; ;pic18f2431.h: 2185: unsigned TRISA0 :1;
[; ;pic18f2431.h: 2186: unsigned TRISA1 :1;
[; ;pic18f2431.h: 2187: unsigned TRISA2 :1;
[; ;pic18f2431.h: 2188: unsigned TRISA3 :1;
[; ;pic18f2431.h: 2189: unsigned TRISA4 :1;
[; ;pic18f2431.h: 2190: unsigned :1;
[; ;pic18f2431.h: 2191: unsigned TRISA6 :1;
[; ;pic18f2431.h: 2192: unsigned TRISA7 :1;
[; ;pic18f2431.h: 2193: };
[; ;pic18f2431.h: 2194: struct {
[; ;pic18f2431.h: 2195: unsigned RA0 :1;
[; ;pic18f2431.h: 2196: unsigned RA1 :1;
[; ;pic18f2431.h: 2197: unsigned RA2 :1;
[; ;pic18f2431.h: 2198: unsigned RA3 :1;
[; ;pic18f2431.h: 2199: unsigned RA4 :1;
[; ;pic18f2431.h: 2200: unsigned :1;
[; ;pic18f2431.h: 2201: unsigned RA6 :1;
[; ;pic18f2431.h: 2202: unsigned RA7 :1;
[; ;pic18f2431.h: 2203: };
[; ;pic18f2431.h: 2204: } TRISAbits_t;
[; ;pic18f2431.h: 2205: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f2431.h: 2278: typedef union {
[; ;pic18f2431.h: 2279: struct {
[; ;pic18f2431.h: 2280: unsigned TRISA0 :1;
[; ;pic18f2431.h: 2281: unsigned TRISA1 :1;
[; ;pic18f2431.h: 2282: unsigned TRISA2 :1;
[; ;pic18f2431.h: 2283: unsigned TRISA3 :1;
[; ;pic18f2431.h: 2284: unsigned TRISA4 :1;
[; ;pic18f2431.h: 2285: unsigned :1;
[; ;pic18f2431.h: 2286: unsigned TRISA6 :1;
[; ;pic18f2431.h: 2287: unsigned TRISA7 :1;
[; ;pic18f2431.h: 2288: };
[; ;pic18f2431.h: 2289: struct {
[; ;pic18f2431.h: 2290: unsigned RA0 :1;
[; ;pic18f2431.h: 2291: unsigned RA1 :1;
[; ;pic18f2431.h: 2292: unsigned RA2 :1;
[; ;pic18f2431.h: 2293: unsigned RA3 :1;
[; ;pic18f2431.h: 2294: unsigned RA4 :1;
[; ;pic18f2431.h: 2295: unsigned :1;
[; ;pic18f2431.h: 2296: unsigned RA6 :1;
[; ;pic18f2431.h: 2297: unsigned RA7 :1;
[; ;pic18f2431.h: 2298: };
[; ;pic18f2431.h: 2299: } DDRAbits_t;
[; ;pic18f2431.h: 2300: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f2431.h: 2374: extern volatile unsigned char TRISB @ 0xF93;
"2376
[; ;pic18f2431.h: 2376: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f2431.h: 2379: extern volatile unsigned char DDRB @ 0xF93;
"2381
[; ;pic18f2431.h: 2381: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f2431.h: 2384: typedef union {
[; ;pic18f2431.h: 2385: struct {
[; ;pic18f2431.h: 2386: unsigned TRISB0 :1;
[; ;pic18f2431.h: 2387: unsigned TRISB1 :1;
[; ;pic18f2431.h: 2388: unsigned TRISB2 :1;
[; ;pic18f2431.h: 2389: unsigned TRISB3 :1;
[; ;pic18f2431.h: 2390: unsigned TRISB4 :1;
[; ;pic18f2431.h: 2391: unsigned TRISB5 :1;
[; ;pic18f2431.h: 2392: unsigned TRISB6 :1;
[; ;pic18f2431.h: 2393: unsigned TRISB7 :1;
[; ;pic18f2431.h: 2394: };
[; ;pic18f2431.h: 2395: struct {
[; ;pic18f2431.h: 2396: unsigned RB0 :1;
[; ;pic18f2431.h: 2397: unsigned RB1 :1;
[; ;pic18f2431.h: 2398: unsigned RB2 :1;
[; ;pic18f2431.h: 2399: unsigned RB3 :1;
[; ;pic18f2431.h: 2400: unsigned RB4 :1;
[; ;pic18f2431.h: 2401: unsigned RB5 :1;
[; ;pic18f2431.h: 2402: unsigned RB6 :1;
[; ;pic18f2431.h: 2403: unsigned RB7 :1;
[; ;pic18f2431.h: 2404: };
[; ;pic18f2431.h: 2405: } TRISBbits_t;
[; ;pic18f2431.h: 2406: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f2431.h: 2489: typedef union {
[; ;pic18f2431.h: 2490: struct {
[; ;pic18f2431.h: 2491: unsigned TRISB0 :1;
[; ;pic18f2431.h: 2492: unsigned TRISB1 :1;
[; ;pic18f2431.h: 2493: unsigned TRISB2 :1;
[; ;pic18f2431.h: 2494: unsigned TRISB3 :1;
[; ;pic18f2431.h: 2495: unsigned TRISB4 :1;
[; ;pic18f2431.h: 2496: unsigned TRISB5 :1;
[; ;pic18f2431.h: 2497: unsigned TRISB6 :1;
[; ;pic18f2431.h: 2498: unsigned TRISB7 :1;
[; ;pic18f2431.h: 2499: };
[; ;pic18f2431.h: 2500: struct {
[; ;pic18f2431.h: 2501: unsigned RB0 :1;
[; ;pic18f2431.h: 2502: unsigned RB1 :1;
[; ;pic18f2431.h: 2503: unsigned RB2 :1;
[; ;pic18f2431.h: 2504: unsigned RB3 :1;
[; ;pic18f2431.h: 2505: unsigned RB4 :1;
[; ;pic18f2431.h: 2506: unsigned RB5 :1;
[; ;pic18f2431.h: 2507: unsigned RB6 :1;
[; ;pic18f2431.h: 2508: unsigned RB7 :1;
[; ;pic18f2431.h: 2509: };
[; ;pic18f2431.h: 2510: } DDRBbits_t;
[; ;pic18f2431.h: 2511: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f2431.h: 2595: extern volatile unsigned char TRISC @ 0xF94;
"2597
[; ;pic18f2431.h: 2597: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f2431.h: 2600: extern volatile unsigned char DDRC @ 0xF94;
"2602
[; ;pic18f2431.h: 2602: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f2431.h: 2605: typedef union {
[; ;pic18f2431.h: 2606: struct {
[; ;pic18f2431.h: 2607: unsigned TRISC0 :1;
[; ;pic18f2431.h: 2608: unsigned TRISC1 :1;
[; ;pic18f2431.h: 2609: unsigned TRISC2 :1;
[; ;pic18f2431.h: 2610: unsigned TRISC3 :1;
[; ;pic18f2431.h: 2611: unsigned TRISC4 :1;
[; ;pic18f2431.h: 2612: unsigned TRISC5 :1;
[; ;pic18f2431.h: 2613: unsigned TRISC6 :1;
[; ;pic18f2431.h: 2614: unsigned TRISC7 :1;
[; ;pic18f2431.h: 2615: };
[; ;pic18f2431.h: 2616: struct {
[; ;pic18f2431.h: 2617: unsigned RC0 :1;
[; ;pic18f2431.h: 2618: unsigned RC1 :1;
[; ;pic18f2431.h: 2619: unsigned RC2 :1;
[; ;pic18f2431.h: 2620: unsigned RC3 :1;
[; ;pic18f2431.h: 2621: unsigned RC4 :1;
[; ;pic18f2431.h: 2622: unsigned RC5 :1;
[; ;pic18f2431.h: 2623: unsigned RC6 :1;
[; ;pic18f2431.h: 2624: unsigned RC7 :1;
[; ;pic18f2431.h: 2625: };
[; ;pic18f2431.h: 2626: } TRISCbits_t;
[; ;pic18f2431.h: 2627: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f2431.h: 2710: typedef union {
[; ;pic18f2431.h: 2711: struct {
[; ;pic18f2431.h: 2712: unsigned TRISC0 :1;
[; ;pic18f2431.h: 2713: unsigned TRISC1 :1;
[; ;pic18f2431.h: 2714: unsigned TRISC2 :1;
[; ;pic18f2431.h: 2715: unsigned TRISC3 :1;
[; ;pic18f2431.h: 2716: unsigned TRISC4 :1;
[; ;pic18f2431.h: 2717: unsigned TRISC5 :1;
[; ;pic18f2431.h: 2718: unsigned TRISC6 :1;
[; ;pic18f2431.h: 2719: unsigned TRISC7 :1;
[; ;pic18f2431.h: 2720: };
[; ;pic18f2431.h: 2721: struct {
[; ;pic18f2431.h: 2722: unsigned RC0 :1;
[; ;pic18f2431.h: 2723: unsigned RC1 :1;
[; ;pic18f2431.h: 2724: unsigned RC2 :1;
[; ;pic18f2431.h: 2725: unsigned RC3 :1;
[; ;pic18f2431.h: 2726: unsigned RC4 :1;
[; ;pic18f2431.h: 2727: unsigned RC5 :1;
[; ;pic18f2431.h: 2728: unsigned RC6 :1;
[; ;pic18f2431.h: 2729: unsigned RC7 :1;
[; ;pic18f2431.h: 2730: };
[; ;pic18f2431.h: 2731: } DDRCbits_t;
[; ;pic18f2431.h: 2732: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f2431.h: 2816: extern volatile unsigned char ADCHS @ 0xF99;
"2818
[; ;pic18f2431.h: 2818: asm("ADCHS equ 0F99h");
[; <" ADCHS equ 0F99h ;# ">
[; ;pic18f2431.h: 2821: typedef union {
[; ;pic18f2431.h: 2822: struct {
[; ;pic18f2431.h: 2823: unsigned SASEL :2;
[; ;pic18f2431.h: 2824: unsigned SCSEL :2;
[; ;pic18f2431.h: 2825: unsigned SBSEL :2;
[; ;pic18f2431.h: 2826: unsigned SDSEL :2;
[; ;pic18f2431.h: 2827: };
[; ;pic18f2431.h: 2828: struct {
[; ;pic18f2431.h: 2829: unsigned GASEL0 :1;
[; ;pic18f2431.h: 2830: unsigned GASEL1 :1;
[; ;pic18f2431.h: 2831: unsigned GCSEL0 :1;
[; ;pic18f2431.h: 2832: unsigned GCSEL1 :1;
[; ;pic18f2431.h: 2833: unsigned GBSEL0 :1;
[; ;pic18f2431.h: 2834: unsigned GBSEL1 :1;
[; ;pic18f2431.h: 2835: unsigned GDSEL0 :1;
[; ;pic18f2431.h: 2836: unsigned GDSEL1 :1;
[; ;pic18f2431.h: 2837: };
[; ;pic18f2431.h: 2838: struct {
[; ;pic18f2431.h: 2839: unsigned SASEL0 :1;
[; ;pic18f2431.h: 2840: unsigned SASEL1 :1;
[; ;pic18f2431.h: 2841: unsigned SCSEL0 :1;
[; ;pic18f2431.h: 2842: unsigned SCSEL1 :1;
[; ;pic18f2431.h: 2843: unsigned SBSEL0 :1;
[; ;pic18f2431.h: 2844: unsigned SBSEL1 :1;
[; ;pic18f2431.h: 2845: unsigned SDSEL0 :1;
[; ;pic18f2431.h: 2846: unsigned SDSEL1 :1;
[; ;pic18f2431.h: 2847: };
[; ;pic18f2431.h: 2848: } ADCHSbits_t;
[; ;pic18f2431.h: 2849: extern volatile ADCHSbits_t ADCHSbits @ 0xF99;
[; ;pic18f2431.h: 2953: extern volatile unsigned char ADCON3 @ 0xF9A;
"2955
[; ;pic18f2431.h: 2955: asm("ADCON3 equ 0F9Ah");
[; <" ADCON3 equ 0F9Ah ;# ">
[; ;pic18f2431.h: 2958: typedef union {
[; ;pic18f2431.h: 2959: struct {
[; ;pic18f2431.h: 2960: unsigned SSRC :5;
[; ;pic18f2431.h: 2961: unsigned :1;
[; ;pic18f2431.h: 2962: unsigned ADRS :2;
[; ;pic18f2431.h: 2963: };
[; ;pic18f2431.h: 2964: struct {
[; ;pic18f2431.h: 2965: unsigned SSRC0 :1;
[; ;pic18f2431.h: 2966: unsigned SSRC1 :1;
[; ;pic18f2431.h: 2967: unsigned SSRC2 :1;
[; ;pic18f2431.h: 2968: unsigned SSRC3 :1;
[; ;pic18f2431.h: 2969: unsigned SSRC4 :1;
[; ;pic18f2431.h: 2970: unsigned :1;
[; ;pic18f2431.h: 2971: unsigned ADRS0 :1;
[; ;pic18f2431.h: 2972: unsigned ADRS1 :1;
[; ;pic18f2431.h: 2973: };
[; ;pic18f2431.h: 2974: } ADCON3bits_t;
[; ;pic18f2431.h: 2975: extern volatile ADCON3bits_t ADCON3bits @ 0xF9A;
[; ;pic18f2431.h: 3024: extern volatile unsigned char OSCTUNE @ 0xF9B;
"3026
[; ;pic18f2431.h: 3026: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f2431.h: 3029: typedef union {
[; ;pic18f2431.h: 3030: struct {
[; ;pic18f2431.h: 3031: unsigned TUN :6;
[; ;pic18f2431.h: 3032: };
[; ;pic18f2431.h: 3033: struct {
[; ;pic18f2431.h: 3034: unsigned TUN0 :1;
[; ;pic18f2431.h: 3035: unsigned TUN1 :1;
[; ;pic18f2431.h: 3036: unsigned TUN2 :1;
[; ;pic18f2431.h: 3037: unsigned TUN3 :1;
[; ;pic18f2431.h: 3038: unsigned TUN4 :1;
[; ;pic18f2431.h: 3039: unsigned TUN5 :1;
[; ;pic18f2431.h: 3040: };
[; ;pic18f2431.h: 3041: } OSCTUNEbits_t;
[; ;pic18f2431.h: 3042: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f2431.h: 3081: extern volatile unsigned char PIE1 @ 0xF9D;
"3083
[; ;pic18f2431.h: 3083: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f2431.h: 3086: typedef union {
[; ;pic18f2431.h: 3087: struct {
[; ;pic18f2431.h: 3088: unsigned TMR1IE :1;
[; ;pic18f2431.h: 3089: unsigned TMR2IE :1;
[; ;pic18f2431.h: 3090: unsigned CCP1IE :1;
[; ;pic18f2431.h: 3091: unsigned SSPIE :1;
[; ;pic18f2431.h: 3092: unsigned TXIE :1;
[; ;pic18f2431.h: 3093: unsigned RCIE :1;
[; ;pic18f2431.h: 3094: unsigned ADIE :1;
[; ;pic18f2431.h: 3095: };
[; ;pic18f2431.h: 3096: struct {
[; ;pic18f2431.h: 3097: unsigned :4;
[; ;pic18f2431.h: 3098: unsigned TBIE :1;
[; ;pic18f2431.h: 3099: };
[; ;pic18f2431.h: 3100: struct {
[; ;pic18f2431.h: 3101: unsigned :5;
[; ;pic18f2431.h: 3102: unsigned RC1IE :1;
[; ;pic18f2431.h: 3103: };
[; ;pic18f2431.h: 3104: struct {
[; ;pic18f2431.h: 3105: unsigned :4;
[; ;pic18f2431.h: 3106: unsigned TX1IE :1;
[; ;pic18f2431.h: 3107: };
[; ;pic18f2431.h: 3108: } PIE1bits_t;
[; ;pic18f2431.h: 3109: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f2431.h: 3163: extern volatile unsigned char PIR1 @ 0xF9E;
"3165
[; ;pic18f2431.h: 3165: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f2431.h: 3168: typedef union {
[; ;pic18f2431.h: 3169: struct {
[; ;pic18f2431.h: 3170: unsigned TMR1IF :1;
[; ;pic18f2431.h: 3171: unsigned TMR2IF :1;
[; ;pic18f2431.h: 3172: unsigned CCP1IF :1;
[; ;pic18f2431.h: 3173: unsigned SSPIF :1;
[; ;pic18f2431.h: 3174: unsigned TXIF :1;
[; ;pic18f2431.h: 3175: unsigned RCIF :1;
[; ;pic18f2431.h: 3176: unsigned ADIF :1;
[; ;pic18f2431.h: 3177: };
[; ;pic18f2431.h: 3178: struct {
[; ;pic18f2431.h: 3179: unsigned :4;
[; ;pic18f2431.h: 3180: unsigned TBIF :1;
[; ;pic18f2431.h: 3181: };
[; ;pic18f2431.h: 3182: struct {
[; ;pic18f2431.h: 3183: unsigned :5;
[; ;pic18f2431.h: 3184: unsigned RC1IF :1;
[; ;pic18f2431.h: 3185: };
[; ;pic18f2431.h: 3186: struct {
[; ;pic18f2431.h: 3187: unsigned :4;
[; ;pic18f2431.h: 3188: unsigned TX1IF :1;
[; ;pic18f2431.h: 3189: };
[; ;pic18f2431.h: 3190: } PIR1bits_t;
[; ;pic18f2431.h: 3191: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f2431.h: 3245: extern volatile unsigned char IPR1 @ 0xF9F;
"3247
[; ;pic18f2431.h: 3247: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f2431.h: 3250: typedef union {
[; ;pic18f2431.h: 3251: struct {
[; ;pic18f2431.h: 3252: unsigned TMR1IP :1;
[; ;pic18f2431.h: 3253: unsigned TMR2IP :1;
[; ;pic18f2431.h: 3254: unsigned CCP1IP :1;
[; ;pic18f2431.h: 3255: unsigned SSPIP :1;
[; ;pic18f2431.h: 3256: unsigned TXIP :1;
[; ;pic18f2431.h: 3257: unsigned RCIP :1;
[; ;pic18f2431.h: 3258: unsigned ADIP :1;
[; ;pic18f2431.h: 3259: };
[; ;pic18f2431.h: 3260: struct {
[; ;pic18f2431.h: 3261: unsigned :4;
[; ;pic18f2431.h: 3262: unsigned TBIP :1;
[; ;pic18f2431.h: 3263: };
[; ;pic18f2431.h: 3264: struct {
[; ;pic18f2431.h: 3265: unsigned :5;
[; ;pic18f2431.h: 3266: unsigned RC1IP :1;
[; ;pic18f2431.h: 3267: };
[; ;pic18f2431.h: 3268: struct {
[; ;pic18f2431.h: 3269: unsigned :4;
[; ;pic18f2431.h: 3270: unsigned TX1IP :1;
[; ;pic18f2431.h: 3271: };
[; ;pic18f2431.h: 3272: } IPR1bits_t;
[; ;pic18f2431.h: 3273: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f2431.h: 3327: extern volatile unsigned char PIE2 @ 0xFA0;
"3329
[; ;pic18f2431.h: 3329: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f2431.h: 3332: typedef union {
[; ;pic18f2431.h: 3333: struct {
[; ;pic18f2431.h: 3334: unsigned CCP2IE :1;
[; ;pic18f2431.h: 3335: unsigned :1;
[; ;pic18f2431.h: 3336: unsigned LVDIE :1;
[; ;pic18f2431.h: 3337: unsigned :1;
[; ;pic18f2431.h: 3338: unsigned EEIE :1;
[; ;pic18f2431.h: 3339: unsigned :2;
[; ;pic18f2431.h: 3340: unsigned OSFIE :1;
[; ;pic18f2431.h: 3341: };
[; ;pic18f2431.h: 3342: } PIE2bits_t;
[; ;pic18f2431.h: 3343: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f2431.h: 3367: extern volatile unsigned char PIR2 @ 0xFA1;
"3369
[; ;pic18f2431.h: 3369: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f2431.h: 3372: typedef union {
[; ;pic18f2431.h: 3373: struct {
[; ;pic18f2431.h: 3374: unsigned CCP2IF :1;
[; ;pic18f2431.h: 3375: unsigned :1;
[; ;pic18f2431.h: 3376: unsigned LVDIF :1;
[; ;pic18f2431.h: 3377: unsigned :1;
[; ;pic18f2431.h: 3378: unsigned EEIF :1;
[; ;pic18f2431.h: 3379: unsigned :2;
[; ;pic18f2431.h: 3380: unsigned OSFIF :1;
[; ;pic18f2431.h: 3381: };
[; ;pic18f2431.h: 3382: } PIR2bits_t;
[; ;pic18f2431.h: 3383: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f2431.h: 3407: extern volatile unsigned char IPR2 @ 0xFA2;
"3409
[; ;pic18f2431.h: 3409: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f2431.h: 3412: typedef union {
[; ;pic18f2431.h: 3413: struct {
[; ;pic18f2431.h: 3414: unsigned CCP2IP :1;
[; ;pic18f2431.h: 3415: unsigned :1;
[; ;pic18f2431.h: 3416: unsigned LVDIP :1;
[; ;pic18f2431.h: 3417: unsigned :1;
[; ;pic18f2431.h: 3418: unsigned EEIP :1;
[; ;pic18f2431.h: 3419: unsigned :2;
[; ;pic18f2431.h: 3420: unsigned OSFIP :1;
[; ;pic18f2431.h: 3421: };
[; ;pic18f2431.h: 3422: } IPR2bits_t;
[; ;pic18f2431.h: 3423: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f2431.h: 3447: extern volatile unsigned char PIE3 @ 0xFA3;
"3449
[; ;pic18f2431.h: 3449: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f2431.h: 3452: typedef union {
[; ;pic18f2431.h: 3453: struct {
[; ;pic18f2431.h: 3454: unsigned TMR5IE :1;
[; ;pic18f2431.h: 3455: unsigned IC1IE :1;
[; ;pic18f2431.h: 3456: unsigned IC2QEIE :1;
[; ;pic18f2431.h: 3457: unsigned IC3DRIE :1;
[; ;pic18f2431.h: 3458: unsigned PTIE :1;
[; ;pic18f2431.h: 3459: };
[; ;pic18f2431.h: 3460: struct {
[; ;pic18f2431.h: 3461: unsigned RXB0IE :1;
[; ;pic18f2431.h: 3462: };
[; ;pic18f2431.h: 3463: struct {
[; ;pic18f2431.h: 3464: unsigned :1;
[; ;pic18f2431.h: 3465: unsigned RXB1IE :1;
[; ;pic18f2431.h: 3466: };
[; ;pic18f2431.h: 3467: struct {
[; ;pic18f2431.h: 3468: unsigned :1;
[; ;pic18f2431.h: 3469: unsigned RXBNIE :1;
[; ;pic18f2431.h: 3470: };
[; ;pic18f2431.h: 3471: struct {
[; ;pic18f2431.h: 3472: unsigned :2;
[; ;pic18f2431.h: 3473: unsigned TXB0IE :1;
[; ;pic18f2431.h: 3474: };
[; ;pic18f2431.h: 3475: struct {
[; ;pic18f2431.h: 3476: unsigned :3;
[; ;pic18f2431.h: 3477: unsigned TXB1IE :1;
[; ;pic18f2431.h: 3478: };
[; ;pic18f2431.h: 3479: struct {
[; ;pic18f2431.h: 3480: unsigned :4;
[; ;pic18f2431.h: 3481: unsigned TXB2IE :1;
[; ;pic18f2431.h: 3482: };
[; ;pic18f2431.h: 3483: struct {
[; ;pic18f2431.h: 3484: unsigned :4;
[; ;pic18f2431.h: 3485: unsigned TXBNIE :1;
[; ;pic18f2431.h: 3486: };
[; ;pic18f2431.h: 3487: } PIE3bits_t;
[; ;pic18f2431.h: 3488: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f2431.h: 3552: extern volatile unsigned char PIR3 @ 0xFA4;
"3554
[; ;pic18f2431.h: 3554: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f2431.h: 3557: typedef union {
[; ;pic18f2431.h: 3558: struct {
[; ;pic18f2431.h: 3559: unsigned TMR5IF :1;
[; ;pic18f2431.h: 3560: unsigned IC1IF :1;
[; ;pic18f2431.h: 3561: unsigned IC2QEIF :1;
[; ;pic18f2431.h: 3562: unsigned IC3DRIF :1;
[; ;pic18f2431.h: 3563: unsigned PTIF :1;
[; ;pic18f2431.h: 3564: };
[; ;pic18f2431.h: 3565: struct {
[; ;pic18f2431.h: 3566: unsigned :1;
[; ;pic18f2431.h: 3567: unsigned RXBNIF :1;
[; ;pic18f2431.h: 3568: };
[; ;pic18f2431.h: 3569: struct {
[; ;pic18f2431.h: 3570: unsigned :4;
[; ;pic18f2431.h: 3571: unsigned TXBNIF :1;
[; ;pic18f2431.h: 3572: };
[; ;pic18f2431.h: 3573: } PIR3bits_t;
[; ;pic18f2431.h: 3574: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f2431.h: 3613: extern volatile unsigned char IPR3 @ 0xFA5;
"3615
[; ;pic18f2431.h: 3615: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f2431.h: 3618: typedef union {
[; ;pic18f2431.h: 3619: struct {
[; ;pic18f2431.h: 3620: unsigned TMR5IP :1;
[; ;pic18f2431.h: 3621: unsigned IC1IP :1;
[; ;pic18f2431.h: 3622: unsigned IC2QEIP :1;
[; ;pic18f2431.h: 3623: unsigned IC3DRIP :1;
[; ;pic18f2431.h: 3624: unsigned PTIP :1;
[; ;pic18f2431.h: 3625: };
[; ;pic18f2431.h: 3626: struct {
[; ;pic18f2431.h: 3627: unsigned :1;
[; ;pic18f2431.h: 3628: unsigned RXBNIP :1;
[; ;pic18f2431.h: 3629: };
[; ;pic18f2431.h: 3630: struct {
[; ;pic18f2431.h: 3631: unsigned :4;
[; ;pic18f2431.h: 3632: unsigned TXBNIP :1;
[; ;pic18f2431.h: 3633: };
[; ;pic18f2431.h: 3634: } IPR3bits_t;
[; ;pic18f2431.h: 3635: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f2431.h: 3674: extern volatile unsigned char EECON1 @ 0xFA6;
"3676
[; ;pic18f2431.h: 3676: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f2431.h: 3679: typedef union {
[; ;pic18f2431.h: 3680: struct {
[; ;pic18f2431.h: 3681: unsigned RD :1;
[; ;pic18f2431.h: 3682: unsigned WR :1;
[; ;pic18f2431.h: 3683: unsigned WREN :1;
[; ;pic18f2431.h: 3684: unsigned WRERR :1;
[; ;pic18f2431.h: 3685: unsigned FREE :1;
[; ;pic18f2431.h: 3686: unsigned :1;
[; ;pic18f2431.h: 3687: unsigned CFGS :1;
[; ;pic18f2431.h: 3688: unsigned EEPGD :1;
[; ;pic18f2431.h: 3689: };
[; ;pic18f2431.h: 3690: struct {
[; ;pic18f2431.h: 3691: unsigned :6;
[; ;pic18f2431.h: 3692: unsigned EEFS :1;
[; ;pic18f2431.h: 3693: };
[; ;pic18f2431.h: 3694: } EECON1bits_t;
[; ;pic18f2431.h: 3695: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f2431.h: 3739: extern volatile unsigned char EECON2 @ 0xFA7;
"3741
[; ;pic18f2431.h: 3741: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f2431.h: 3745: extern volatile unsigned char EEDATA @ 0xFA8;
"3747
[; ;pic18f2431.h: 3747: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f2431.h: 3751: extern volatile unsigned char EEADR @ 0xFA9;
"3753
[; ;pic18f2431.h: 3753: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f2431.h: 3757: extern volatile unsigned char BAUDCON @ 0xFAA;
"3759
[; ;pic18f2431.h: 3759: asm("BAUDCON equ 0FAAh");
[; <" BAUDCON equ 0FAAh ;# ">
[; ;pic18f2431.h: 3762: extern volatile unsigned char BAUDCTL @ 0xFAA;
"3764
[; ;pic18f2431.h: 3764: asm("BAUDCTL equ 0FAAh");
[; <" BAUDCTL equ 0FAAh ;# ">
[; ;pic18f2431.h: 3767: typedef union {
[; ;pic18f2431.h: 3768: struct {
[; ;pic18f2431.h: 3769: unsigned ABDEN :1;
[; ;pic18f2431.h: 3770: unsigned WUE :1;
[; ;pic18f2431.h: 3771: unsigned :1;
[; ;pic18f2431.h: 3772: unsigned BRG16 :1;
[; ;pic18f2431.h: 3773: unsigned TXCKP :1;
[; ;pic18f2431.h: 3774: unsigned RXDTP :1;
[; ;pic18f2431.h: 3775: unsigned RCIDL :1;
[; ;pic18f2431.h: 3776: unsigned ABDOVF :1;
[; ;pic18f2431.h: 3777: };
[; ;pic18f2431.h: 3778: struct {
[; ;pic18f2431.h: 3779: unsigned :4;
[; ;pic18f2431.h: 3780: unsigned SCKP :1;
[; ;pic18f2431.h: 3781: unsigned :1;
[; ;pic18f2431.h: 3782: unsigned RCMT :1;
[; ;pic18f2431.h: 3783: };
[; ;pic18f2431.h: 3784: struct {
[; ;pic18f2431.h: 3785: unsigned :5;
[; ;pic18f2431.h: 3786: unsigned RXCKP :1;
[; ;pic18f2431.h: 3787: };
[; ;pic18f2431.h: 3788: struct {
[; ;pic18f2431.h: 3789: unsigned :1;
[; ;pic18f2431.h: 3790: unsigned W4E :1;
[; ;pic18f2431.h: 3791: };
[; ;pic18f2431.h: 3792: } BAUDCONbits_t;
[; ;pic18f2431.h: 3793: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFAA;
[; ;pic18f2431.h: 3851: typedef union {
[; ;pic18f2431.h: 3852: struct {
[; ;pic18f2431.h: 3853: unsigned ABDEN :1;
[; ;pic18f2431.h: 3854: unsigned WUE :1;
[; ;pic18f2431.h: 3855: unsigned :1;
[; ;pic18f2431.h: 3856: unsigned BRG16 :1;
[; ;pic18f2431.h: 3857: unsigned TXCKP :1;
[; ;pic18f2431.h: 3858: unsigned RXDTP :1;
[; ;pic18f2431.h: 3859: unsigned RCIDL :1;
[; ;pic18f2431.h: 3860: unsigned ABDOVF :1;
[; ;pic18f2431.h: 3861: };
[; ;pic18f2431.h: 3862: struct {
[; ;pic18f2431.h: 3863: unsigned :4;
[; ;pic18f2431.h: 3864: unsigned SCKP :1;
[; ;pic18f2431.h: 3865: unsigned :1;
[; ;pic18f2431.h: 3866: unsigned RCMT :1;
[; ;pic18f2431.h: 3867: };
[; ;pic18f2431.h: 3868: struct {
[; ;pic18f2431.h: 3869: unsigned :5;
[; ;pic18f2431.h: 3870: unsigned RXCKP :1;
[; ;pic18f2431.h: 3871: };
[; ;pic18f2431.h: 3872: struct {
[; ;pic18f2431.h: 3873: unsigned :1;
[; ;pic18f2431.h: 3874: unsigned W4E :1;
[; ;pic18f2431.h: 3875: };
[; ;pic18f2431.h: 3876: } BAUDCTLbits_t;
[; ;pic18f2431.h: 3877: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFAA;
[; ;pic18f2431.h: 3936: extern volatile unsigned char RCSTA @ 0xFAB;
"3938
[; ;pic18f2431.h: 3938: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f2431.h: 3941: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3943
[; ;pic18f2431.h: 3943: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f2431.h: 3946: typedef union {
[; ;pic18f2431.h: 3947: struct {
[; ;pic18f2431.h: 3948: unsigned RX9D :1;
[; ;pic18f2431.h: 3949: unsigned OERR :1;
[; ;pic18f2431.h: 3950: unsigned FERR :1;
[; ;pic18f2431.h: 3951: unsigned ADDEN :1;
[; ;pic18f2431.h: 3952: unsigned CREN :1;
[; ;pic18f2431.h: 3953: unsigned SREN :1;
[; ;pic18f2431.h: 3954: unsigned RX9 :1;
[; ;pic18f2431.h: 3955: unsigned SPEN :1;
[; ;pic18f2431.h: 3956: };
[; ;pic18f2431.h: 3957: struct {
[; ;pic18f2431.h: 3958: unsigned :3;
[; ;pic18f2431.h: 3959: unsigned ADEN :1;
[; ;pic18f2431.h: 3960: };
[; ;pic18f2431.h: 3961: struct {
[; ;pic18f2431.h: 3962: unsigned :5;
[; ;pic18f2431.h: 3963: unsigned SRENA :1;
[; ;pic18f2431.h: 3964: };
[; ;pic18f2431.h: 3965: struct {
[; ;pic18f2431.h: 3966: unsigned :6;
[; ;pic18f2431.h: 3967: unsigned RC8_9 :1;
[; ;pic18f2431.h: 3968: };
[; ;pic18f2431.h: 3969: struct {
[; ;pic18f2431.h: 3970: unsigned :6;
[; ;pic18f2431.h: 3971: unsigned RC9 :1;
[; ;pic18f2431.h: 3972: };
[; ;pic18f2431.h: 3973: struct {
[; ;pic18f2431.h: 3974: unsigned RCD8 :1;
[; ;pic18f2431.h: 3975: };
[; ;pic18f2431.h: 3976: } RCSTAbits_t;
[; ;pic18f2431.h: 3977: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f2431.h: 4045: typedef union {
[; ;pic18f2431.h: 4046: struct {
[; ;pic18f2431.h: 4047: unsigned RX9D :1;
[; ;pic18f2431.h: 4048: unsigned OERR :1;
[; ;pic18f2431.h: 4049: unsigned FERR :1;
[; ;pic18f2431.h: 4050: unsigned ADDEN :1;
[; ;pic18f2431.h: 4051: unsigned CREN :1;
[; ;pic18f2431.h: 4052: unsigned SREN :1;
[; ;pic18f2431.h: 4053: unsigned RX9 :1;
[; ;pic18f2431.h: 4054: unsigned SPEN :1;
[; ;pic18f2431.h: 4055: };
[; ;pic18f2431.h: 4056: struct {
[; ;pic18f2431.h: 4057: unsigned :3;
[; ;pic18f2431.h: 4058: unsigned ADEN :1;
[; ;pic18f2431.h: 4059: };
[; ;pic18f2431.h: 4060: struct {
[; ;pic18f2431.h: 4061: unsigned :5;
[; ;pic18f2431.h: 4062: unsigned SRENA :1;
[; ;pic18f2431.h: 4063: };
[; ;pic18f2431.h: 4064: struct {
[; ;pic18f2431.h: 4065: unsigned :6;
[; ;pic18f2431.h: 4066: unsigned RC8_9 :1;
[; ;pic18f2431.h: 4067: };
[; ;pic18f2431.h: 4068: struct {
[; ;pic18f2431.h: 4069: unsigned :6;
[; ;pic18f2431.h: 4070: unsigned RC9 :1;
[; ;pic18f2431.h: 4071: };
[; ;pic18f2431.h: 4072: struct {
[; ;pic18f2431.h: 4073: unsigned RCD8 :1;
[; ;pic18f2431.h: 4074: };
[; ;pic18f2431.h: 4075: } RCSTA1bits_t;
[; ;pic18f2431.h: 4076: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f2431.h: 4145: extern volatile unsigned char TXSTA @ 0xFAC;
"4147
[; ;pic18f2431.h: 4147: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f2431.h: 4150: extern volatile unsigned char TXSTA1 @ 0xFAC;
"4152
[; ;pic18f2431.h: 4152: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f2431.h: 4155: typedef union {
[; ;pic18f2431.h: 4156: struct {
[; ;pic18f2431.h: 4157: unsigned TX9D :1;
[; ;pic18f2431.h: 4158: unsigned TRMT :1;
[; ;pic18f2431.h: 4159: unsigned BRGH :1;
[; ;pic18f2431.h: 4160: unsigned SENDB :1;
[; ;pic18f2431.h: 4161: unsigned SYNC :1;
[; ;pic18f2431.h: 4162: unsigned TXEN :1;
[; ;pic18f2431.h: 4163: unsigned TX9 :1;
[; ;pic18f2431.h: 4164: unsigned CSRC :1;
[; ;pic18f2431.h: 4165: };
[; ;pic18f2431.h: 4166: struct {
[; ;pic18f2431.h: 4167: unsigned :2;
[; ;pic18f2431.h: 4168: unsigned BRGH1 :1;
[; ;pic18f2431.h: 4169: };
[; ;pic18f2431.h: 4170: struct {
[; ;pic18f2431.h: 4171: unsigned :7;
[; ;pic18f2431.h: 4172: unsigned CSRC1 :1;
[; ;pic18f2431.h: 4173: };
[; ;pic18f2431.h: 4174: struct {
[; ;pic18f2431.h: 4175: unsigned :3;
[; ;pic18f2431.h: 4176: unsigned SENDB1 :1;
[; ;pic18f2431.h: 4177: };
[; ;pic18f2431.h: 4178: struct {
[; ;pic18f2431.h: 4179: unsigned :4;
[; ;pic18f2431.h: 4180: unsigned SYNC1 :1;
[; ;pic18f2431.h: 4181: };
[; ;pic18f2431.h: 4182: struct {
[; ;pic18f2431.h: 4183: unsigned :1;
[; ;pic18f2431.h: 4184: unsigned TRMT1 :1;
[; ;pic18f2431.h: 4185: };
[; ;pic18f2431.h: 4186: struct {
[; ;pic18f2431.h: 4187: unsigned :6;
[; ;pic18f2431.h: 4188: unsigned TX91 :1;
[; ;pic18f2431.h: 4189: };
[; ;pic18f2431.h: 4190: struct {
[; ;pic18f2431.h: 4191: unsigned TX9D1 :1;
[; ;pic18f2431.h: 4192: };
[; ;pic18f2431.h: 4193: struct {
[; ;pic18f2431.h: 4194: unsigned :5;
[; ;pic18f2431.h: 4195: unsigned TXEN1 :1;
[; ;pic18f2431.h: 4196: };
[; ;pic18f2431.h: 4197: struct {
[; ;pic18f2431.h: 4198: unsigned :6;
[; ;pic18f2431.h: 4199: unsigned TX8_9 :1;
[; ;pic18f2431.h: 4200: };
[; ;pic18f2431.h: 4201: struct {
[; ;pic18f2431.h: 4202: unsigned TXD8 :1;
[; ;pic18f2431.h: 4203: };
[; ;pic18f2431.h: 4204: } TXSTAbits_t;
[; ;pic18f2431.h: 4205: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f2431.h: 4298: typedef union {
[; ;pic18f2431.h: 4299: struct {
[; ;pic18f2431.h: 4300: unsigned TX9D :1;
[; ;pic18f2431.h: 4301: unsigned TRMT :1;
[; ;pic18f2431.h: 4302: unsigned BRGH :1;
[; ;pic18f2431.h: 4303: unsigned SENDB :1;
[; ;pic18f2431.h: 4304: unsigned SYNC :1;
[; ;pic18f2431.h: 4305: unsigned TXEN :1;
[; ;pic18f2431.h: 4306: unsigned TX9 :1;
[; ;pic18f2431.h: 4307: unsigned CSRC :1;
[; ;pic18f2431.h: 4308: };
[; ;pic18f2431.h: 4309: struct {
[; ;pic18f2431.h: 4310: unsigned :2;
[; ;pic18f2431.h: 4311: unsigned BRGH1 :1;
[; ;pic18f2431.h: 4312: };
[; ;pic18f2431.h: 4313: struct {
[; ;pic18f2431.h: 4314: unsigned :7;
[; ;pic18f2431.h: 4315: unsigned CSRC1 :1;
[; ;pic18f2431.h: 4316: };
[; ;pic18f2431.h: 4317: struct {
[; ;pic18f2431.h: 4318: unsigned :3;
[; ;pic18f2431.h: 4319: unsigned SENDB1 :1;
[; ;pic18f2431.h: 4320: };
[; ;pic18f2431.h: 4321: struct {
[; ;pic18f2431.h: 4322: unsigned :4;
[; ;pic18f2431.h: 4323: unsigned SYNC1 :1;
[; ;pic18f2431.h: 4324: };
[; ;pic18f2431.h: 4325: struct {
[; ;pic18f2431.h: 4326: unsigned :1;
[; ;pic18f2431.h: 4327: unsigned TRMT1 :1;
[; ;pic18f2431.h: 4328: };
[; ;pic18f2431.h: 4329: struct {
[; ;pic18f2431.h: 4330: unsigned :6;
[; ;pic18f2431.h: 4331: unsigned TX91 :1;
[; ;pic18f2431.h: 4332: };
[; ;pic18f2431.h: 4333: struct {
[; ;pic18f2431.h: 4334: unsigned TX9D1 :1;
[; ;pic18f2431.h: 4335: };
[; ;pic18f2431.h: 4336: struct {
[; ;pic18f2431.h: 4337: unsigned :5;
[; ;pic18f2431.h: 4338: unsigned TXEN1 :1;
[; ;pic18f2431.h: 4339: };
[; ;pic18f2431.h: 4340: struct {
[; ;pic18f2431.h: 4341: unsigned :6;
[; ;pic18f2431.h: 4342: unsigned TX8_9 :1;
[; ;pic18f2431.h: 4343: };
[; ;pic18f2431.h: 4344: struct {
[; ;pic18f2431.h: 4345: unsigned TXD8 :1;
[; ;pic18f2431.h: 4346: };
[; ;pic18f2431.h: 4347: } TXSTA1bits_t;
[; ;pic18f2431.h: 4348: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f2431.h: 4442: extern volatile unsigned char TXREG @ 0xFAD;
"4444
[; ;pic18f2431.h: 4444: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f2431.h: 4447: extern volatile unsigned char TXREG1 @ 0xFAD;
"4449
[; ;pic18f2431.h: 4449: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f2431.h: 4453: extern volatile unsigned char RCREG @ 0xFAE;
"4455
[; ;pic18f2431.h: 4455: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f2431.h: 4458: extern volatile unsigned char RCREG1 @ 0xFAE;
"4460
[; ;pic18f2431.h: 4460: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f2431.h: 4464: extern volatile unsigned char SPBRG @ 0xFAF;
"4466
[; ;pic18f2431.h: 4466: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f2431.h: 4469: extern volatile unsigned char SPBRG1 @ 0xFAF;
"4471
[; ;pic18f2431.h: 4471: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f2431.h: 4475: extern volatile unsigned char SPBRGH @ 0xFB0;
"4477
[; ;pic18f2431.h: 4477: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f2431.h: 4481: extern volatile unsigned char QEICON @ 0xFB6;
"4483
[; ;pic18f2431.h: 4483: asm("QEICON equ 0FB6h");
[; <" QEICON equ 0FB6h ;# ">
[; ;pic18f2431.h: 4486: typedef union {
[; ;pic18f2431.h: 4487: struct {
[; ;pic18f2431.h: 4488: unsigned :5;
[; ;pic18f2431.h: 4489: unsigned UP_NOT_DOWN :1;
[; ;pic18f2431.h: 4490: };
[; ;pic18f2431.h: 4491: struct {
[; ;pic18f2431.h: 4492: unsigned :7;
[; ;pic18f2431.h: 4493: unsigned NOT_VELM :1;
[; ;pic18f2431.h: 4494: };
[; ;pic18f2431.h: 4495: struct {
[; ;pic18f2431.h: 4496: unsigned PDEC :2;
[; ;pic18f2431.h: 4497: unsigned QEIM :3;
[; ;pic18f2431.h: 4498: unsigned UP_nDOWN :1;
[; ;pic18f2431.h: 4499: unsigned ERROR :1;
[; ;pic18f2431.h: 4500: unsigned nVELM :1;
[; ;pic18f2431.h: 4501: };
[; ;pic18f2431.h: 4502: struct {
[; ;pic18f2431.h: 4503: unsigned :5;
[; ;pic18f2431.h: 4504: unsigned UP_NOT_DOWN :1;
[; ;pic18f2431.h: 4505: };
[; ;pic18f2431.h: 4506: struct {
[; ;pic18f2431.h: 4507: unsigned :7;
[; ;pic18f2431.h: 4508: unsigned NOT_VELM :1;
[; ;pic18f2431.h: 4509: };
[; ;pic18f2431.h: 4510: struct {
[; ;pic18f2431.h: 4511: unsigned PDEC0 :1;
[; ;pic18f2431.h: 4512: unsigned PDEC1 :1;
[; ;pic18f2431.h: 4513: unsigned QEIM0 :1;
[; ;pic18f2431.h: 4514: unsigned QEIM1 :1;
[; ;pic18f2431.h: 4515: unsigned QEIM2 :1;
[; ;pic18f2431.h: 4516: unsigned UP_DOWN :1;
[; ;pic18f2431.h: 4517: unsigned :1;
[; ;pic18f2431.h: 4518: unsigned VELM :1;
[; ;pic18f2431.h: 4519: };
[; ;pic18f2431.h: 4520: struct {
[; ;pic18f2431.h: 4521: unsigned :5;
[; ;pic18f2431.h: 4522: unsigned UP :1;
[; ;pic18f2431.h: 4523: };
[; ;pic18f2431.h: 4524: struct {
[; ;pic18f2431.h: 4525: unsigned :5;
[; ;pic18f2431.h: 4526: unsigned DOWN :1;
[; ;pic18f2431.h: 4527: };
[; ;pic18f2431.h: 4528: struct {
[; ;pic18f2431.h: 4529: unsigned :5;
[; ;pic18f2431.h: 4530: unsigned NOT_DOWN :1;
[; ;pic18f2431.h: 4531: };
[; ;pic18f2431.h: 4532: struct {
[; ;pic18f2431.h: 4533: unsigned :5;
[; ;pic18f2431.h: 4534: unsigned nDOWN :1;
[; ;pic18f2431.h: 4535: };
[; ;pic18f2431.h: 4536: struct {
[; ;pic18f2431.h: 4537: unsigned :5;
[; ;pic18f2431.h: 4538: unsigned UPDOWN :1;
[; ;pic18f2431.h: 4539: };
[; ;pic18f2431.h: 4540: } QEICONbits_t;
[; ;pic18f2431.h: 4541: extern volatile QEICONbits_t QEICONbits @ 0xFB6;
[; ;pic18f2431.h: 4640: extern volatile unsigned char T5CON @ 0xFB7;
"4642
[; ;pic18f2431.h: 4642: asm("T5CON equ 0FB7h");
[; <" T5CON equ 0FB7h ;# ">
[; ;pic18f2431.h: 4645: typedef union {
[; ;pic18f2431.h: 4646: struct {
[; ;pic18f2431.h: 4647: unsigned :2;
[; ;pic18f2431.h: 4648: unsigned NOT_T5SYNC :1;
[; ;pic18f2431.h: 4649: };
[; ;pic18f2431.h: 4650: struct {
[; ;pic18f2431.h: 4651: unsigned :6;
[; ;pic18f2431.h: 4652: unsigned NOT_RESEN :1;
[; ;pic18f2431.h: 4653: };
[; ;pic18f2431.h: 4654: struct {
[; ;pic18f2431.h: 4655: unsigned TMR5ON :1;
[; ;pic18f2431.h: 4656: unsigned TMR5CS :1;
[; ;pic18f2431.h: 4657: unsigned nT5SYNC :1;
[; ;pic18f2431.h: 4658: unsigned T5PS :2;
[; ;pic18f2431.h: 4659: unsigned T5MOD :1;
[; ;pic18f2431.h: 4660: unsigned nRESEN :1;
[; ;pic18f2431.h: 4661: unsigned T5SEN :1;
[; ;pic18f2431.h: 4662: };
[; ;pic18f2431.h: 4663: struct {
[; ;pic18f2431.h: 4664: unsigned :2;
[; ;pic18f2431.h: 4665: unsigned T5SYNC :1;
[; ;pic18f2431.h: 4666: unsigned T5PS0 :1;
[; ;pic18f2431.h: 4667: unsigned T5PS1 :1;
[; ;pic18f2431.h: 4668: unsigned :1;
[; ;pic18f2431.h: 4669: unsigned RESEN :1;
[; ;pic18f2431.h: 4670: };
[; ;pic18f2431.h: 4671: struct {
[; ;pic18f2431.h: 4672: unsigned :1;
[; ;pic18f2431.h: 4673: unsigned RD165 :1;
[; ;pic18f2431.h: 4674: };
[; ;pic18f2431.h: 4675: struct {
[; ;pic18f2431.h: 4676: unsigned :3;
[; ;pic18f2431.h: 4677: unsigned SOSCEN5 :1;
[; ;pic18f2431.h: 4678: };
[; ;pic18f2431.h: 4679: } T5CONbits_t;
[; ;pic18f2431.h: 4680: extern volatile T5CONbits_t T5CONbits @ 0xFB7;
[; ;pic18f2431.h: 4759: extern volatile unsigned char ANSEL0 @ 0xFB8;
"4761
[; ;pic18f2431.h: 4761: asm("ANSEL0 equ 0FB8h");
[; <" ANSEL0 equ 0FB8h ;# ">
[; ;pic18f2431.h: 4764: typedef union {
[; ;pic18f2431.h: 4765: struct {
[; ;pic18f2431.h: 4766: unsigned ANS0 :1;
[; ;pic18f2431.h: 4767: unsigned ANS1 :1;
[; ;pic18f2431.h: 4768: unsigned ANS2 :1;
[; ;pic18f2431.h: 4769: unsigned ANS3 :1;
[; ;pic18f2431.h: 4770: unsigned ANS4 :1;
[; ;pic18f2431.h: 4771: };
[; ;pic18f2431.h: 4772: } ANSEL0bits_t;
[; ;pic18f2431.h: 4773: extern volatile ANSEL0bits_t ANSEL0bits @ 0xFB8;
[; ;pic18f2431.h: 4802: extern volatile unsigned char CCP2CON @ 0xFBA;
"4804
[; ;pic18f2431.h: 4804: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f2431.h: 4807: typedef union {
[; ;pic18f2431.h: 4808: struct {
[; ;pic18f2431.h: 4809: unsigned CCP2M :4;
[; ;pic18f2431.h: 4810: unsigned DC2B :2;
[; ;pic18f2431.h: 4811: };
[; ;pic18f2431.h: 4812: struct {
[; ;pic18f2431.h: 4813: unsigned CCP2M0 :1;
[; ;pic18f2431.h: 4814: unsigned CCP2M1 :1;
[; ;pic18f2431.h: 4815: unsigned CCP2M2 :1;
[; ;pic18f2431.h: 4816: unsigned CCP2M3 :1;
[; ;pic18f2431.h: 4817: unsigned CCP2Y :1;
[; ;pic18f2431.h: 4818: unsigned CCP2X :1;
[; ;pic18f2431.h: 4819: };
[; ;pic18f2431.h: 4820: struct {
[; ;pic18f2431.h: 4821: unsigned :4;
[; ;pic18f2431.h: 4822: unsigned DC2B0 :1;
[; ;pic18f2431.h: 4823: unsigned DC2B1 :1;
[; ;pic18f2431.h: 4824: };
[; ;pic18f2431.h: 4825: } CCP2CONbits_t;
[; ;pic18f2431.h: 4826: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f2431.h: 4880: extern volatile unsigned short CCPR2 @ 0xFBB;
"4882
[; ;pic18f2431.h: 4882: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f2431.h: 4886: extern volatile unsigned char CCPR2L @ 0xFBB;
"4888
[; ;pic18f2431.h: 4888: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f2431.h: 4892: extern volatile unsigned char CCPR2H @ 0xFBC;
"4894
[; ;pic18f2431.h: 4894: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f2431.h: 4898: extern volatile unsigned char CCP1CON @ 0xFBD;
"4900
[; ;pic18f2431.h: 4900: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f2431.h: 4903: typedef union {
[; ;pic18f2431.h: 4904: struct {
[; ;pic18f2431.h: 4905: unsigned CCP1M :4;
[; ;pic18f2431.h: 4906: unsigned DC1B :2;
[; ;pic18f2431.h: 4907: };
[; ;pic18f2431.h: 4908: struct {
[; ;pic18f2431.h: 4909: unsigned CCP1M0 :1;
[; ;pic18f2431.h: 4910: unsigned CCP1M1 :1;
[; ;pic18f2431.h: 4911: unsigned CCP1M2 :1;
[; ;pic18f2431.h: 4912: unsigned CCP1M3 :1;
[; ;pic18f2431.h: 4913: unsigned CCP1Y :1;
[; ;pic18f2431.h: 4914: unsigned CCP1X :1;
[; ;pic18f2431.h: 4915: };
[; ;pic18f2431.h: 4916: struct {
[; ;pic18f2431.h: 4917: unsigned :4;
[; ;pic18f2431.h: 4918: unsigned DC1B0 :1;
[; ;pic18f2431.h: 4919: unsigned DC1B1 :1;
[; ;pic18f2431.h: 4920: };
[; ;pic18f2431.h: 4921: } CCP1CONbits_t;
[; ;pic18f2431.h: 4922: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f2431.h: 4976: extern volatile unsigned short CCPR1 @ 0xFBE;
"4978
[; ;pic18f2431.h: 4978: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f2431.h: 4982: extern volatile unsigned char CCPR1L @ 0xFBE;
"4984
[; ;pic18f2431.h: 4984: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f2431.h: 4988: extern volatile unsigned char CCPR1H @ 0xFBF;
"4990
[; ;pic18f2431.h: 4990: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f2431.h: 4994: extern volatile unsigned char ADCON2 @ 0xFC0;
"4996
[; ;pic18f2431.h: 4996: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f2431.h: 4999: typedef union {
[; ;pic18f2431.h: 5000: struct {
[; ;pic18f2431.h: 5001: unsigned ADCS :3;
[; ;pic18f2431.h: 5002: unsigned ACQT :4;
[; ;pic18f2431.h: 5003: unsigned ADFM :1;
[; ;pic18f2431.h: 5004: };
[; ;pic18f2431.h: 5005: struct {
[; ;pic18f2431.h: 5006: unsigned ADCS0 :1;
[; ;pic18f2431.h: 5007: unsigned ADCS1 :1;
[; ;pic18f2431.h: 5008: unsigned ADCS2 :1;
[; ;pic18f2431.h: 5009: unsigned ACQT0 :1;
[; ;pic18f2431.h: 5010: unsigned ACQT1 :1;
[; ;pic18f2431.h: 5011: unsigned ACQT2 :1;
[; ;pic18f2431.h: 5012: unsigned ACQT3 :1;
[; ;pic18f2431.h: 5013: };
[; ;pic18f2431.h: 5014: } ADCON2bits_t;
[; ;pic18f2431.h: 5015: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f2431.h: 5069: extern volatile unsigned char ADCON1 @ 0xFC1;
"5071
[; ;pic18f2431.h: 5071: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f2431.h: 5074: typedef union {
[; ;pic18f2431.h: 5075: struct {
[; ;pic18f2431.h: 5076: unsigned ADPNT :2;
[; ;pic18f2431.h: 5077: unsigned BFOVFL :1;
[; ;pic18f2431.h: 5078: unsigned BFEMT :1;
[; ;pic18f2431.h: 5079: unsigned FIFOEN :1;
[; ;pic18f2431.h: 5080: unsigned :1;
[; ;pic18f2431.h: 5081: unsigned VCFG :2;
[; ;pic18f2431.h: 5082: };
[; ;pic18f2431.h: 5083: struct {
[; ;pic18f2431.h: 5084: unsigned ADPNT0 :1;
[; ;pic18f2431.h: 5085: unsigned ADPNT1 :1;
[; ;pic18f2431.h: 5086: unsigned :4;
[; ;pic18f2431.h: 5087: unsigned VCFG0 :1;
[; ;pic18f2431.h: 5088: unsigned VCFG1 :1;
[; ;pic18f2431.h: 5089: };
[; ;pic18f2431.h: 5090: struct {
[; ;pic18f2431.h: 5091: unsigned :2;
[; ;pic18f2431.h: 5092: unsigned FFOVFL :1;
[; ;pic18f2431.h: 5093: };
[; ;pic18f2431.h: 5094: struct {
[; ;pic18f2431.h: 5095: unsigned :3;
[; ;pic18f2431.h: 5096: unsigned CHSN3 :1;
[; ;pic18f2431.h: 5097: };
[; ;pic18f2431.h: 5098: struct {
[; ;pic18f2431.h: 5099: unsigned :4;
[; ;pic18f2431.h: 5100: unsigned VCFG01 :1;
[; ;pic18f2431.h: 5101: };
[; ;pic18f2431.h: 5102: } ADCON1bits_t;
[; ;pic18f2431.h: 5103: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f2431.h: 5167: extern volatile unsigned char ADCON0 @ 0xFC2;
"5169
[; ;pic18f2431.h: 5169: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f2431.h: 5172: typedef union {
[; ;pic18f2431.h: 5173: struct {
[; ;pic18f2431.h: 5174: unsigned :1;
[; ;pic18f2431.h: 5175: unsigned GO_NOT_DONE :1;
[; ;pic18f2431.h: 5176: };
[; ;pic18f2431.h: 5177: struct {
[; ;pic18f2431.h: 5178: unsigned ADON :1;
[; ;pic18f2431.h: 5179: unsigned GO_nDONE :1;
[; ;pic18f2431.h: 5180: unsigned ACMOD :2;
[; ;pic18f2431.h: 5181: unsigned ACSCH :1;
[; ;pic18f2431.h: 5182: unsigned ACONV :1;
[; ;pic18f2431.h: 5183: };
[; ;pic18f2431.h: 5184: struct {
[; ;pic18f2431.h: 5185: unsigned :1;
[; ;pic18f2431.h: 5186: unsigned GO_NOT_DONE :1;
[; ;pic18f2431.h: 5187: };
[; ;pic18f2431.h: 5188: struct {
[; ;pic18f2431.h: 5189: unsigned :1;
[; ;pic18f2431.h: 5190: unsigned GO_DONE :1;
[; ;pic18f2431.h: 5191: unsigned ACMOD0 :1;
[; ;pic18f2431.h: 5192: unsigned ACMOD1 :1;
[; ;pic18f2431.h: 5193: };
[; ;pic18f2431.h: 5194: struct {
[; ;pic18f2431.h: 5195: unsigned :1;
[; ;pic18f2431.h: 5196: unsigned DONE :1;
[; ;pic18f2431.h: 5197: };
[; ;pic18f2431.h: 5198: struct {
[; ;pic18f2431.h: 5199: unsigned :1;
[; ;pic18f2431.h: 5200: unsigned GO :1;
[; ;pic18f2431.h: 5201: };
[; ;pic18f2431.h: 5202: struct {
[; ;pic18f2431.h: 5203: unsigned :1;
[; ;pic18f2431.h: 5204: unsigned NOT_DONE :1;
[; ;pic18f2431.h: 5205: };
[; ;pic18f2431.h: 5206: struct {
[; ;pic18f2431.h: 5207: unsigned :1;
[; ;pic18f2431.h: 5208: unsigned nDONE :1;
[; ;pic18f2431.h: 5209: };
[; ;pic18f2431.h: 5210: struct {
[; ;pic18f2431.h: 5211: unsigned :1;
[; ;pic18f2431.h: 5212: unsigned GODONE :1;
[; ;pic18f2431.h: 5213: };
[; ;pic18f2431.h: 5214: } ADCON0bits_t;
[; ;pic18f2431.h: 5215: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f2431.h: 5289: extern volatile unsigned short ADRES @ 0xFC3;
"5291
[; ;pic18f2431.h: 5291: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f2431.h: 5295: extern volatile unsigned char ADRESL @ 0xFC3;
"5297
[; ;pic18f2431.h: 5297: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f2431.h: 5301: extern volatile unsigned char ADRESH @ 0xFC4;
"5303
[; ;pic18f2431.h: 5303: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f2431.h: 5307: extern volatile unsigned char SSPCON @ 0xFC6;
"5309
[; ;pic18f2431.h: 5309: asm("SSPCON equ 0FC6h");
[; <" SSPCON equ 0FC6h ;# ">
[; ;pic18f2431.h: 5312: extern volatile unsigned char SSPCON1 @ 0xFC6;
"5314
[; ;pic18f2431.h: 5314: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f2431.h: 5317: typedef union {
[; ;pic18f2431.h: 5318: struct {
[; ;pic18f2431.h: 5319: unsigned SSPM :4;
[; ;pic18f2431.h: 5320: unsigned CKP :1;
[; ;pic18f2431.h: 5321: unsigned SSPEN :1;
[; ;pic18f2431.h: 5322: unsigned SSPOV :1;
[; ;pic18f2431.h: 5323: unsigned WCOL :1;
[; ;pic18f2431.h: 5324: };
[; ;pic18f2431.h: 5325: struct {
[; ;pic18f2431.h: 5326: unsigned SSPM0 :1;
[; ;pic18f2431.h: 5327: unsigned SSPM1 :1;
[; ;pic18f2431.h: 5328: unsigned SSPM2 :1;
[; ;pic18f2431.h: 5329: unsigned SSPM3 :1;
[; ;pic18f2431.h: 5330: };
[; ;pic18f2431.h: 5331: } SSPCONbits_t;
[; ;pic18f2431.h: 5332: extern volatile SSPCONbits_t SSPCONbits @ 0xFC6;
[; ;pic18f2431.h: 5380: typedef union {
[; ;pic18f2431.h: 5381: struct {
[; ;pic18f2431.h: 5382: unsigned SSPM :4;
[; ;pic18f2431.h: 5383: unsigned CKP :1;
[; ;pic18f2431.h: 5384: unsigned SSPEN :1;
[; ;pic18f2431.h: 5385: unsigned SSPOV :1;
[; ;pic18f2431.h: 5386: unsigned WCOL :1;
[; ;pic18f2431.h: 5387: };
[; ;pic18f2431.h: 5388: struct {
[; ;pic18f2431.h: 5389: unsigned SSPM0 :1;
[; ;pic18f2431.h: 5390: unsigned SSPM1 :1;
[; ;pic18f2431.h: 5391: unsigned SSPM2 :1;
[; ;pic18f2431.h: 5392: unsigned SSPM3 :1;
[; ;pic18f2431.h: 5393: };
[; ;pic18f2431.h: 5394: } SSPCON1bits_t;
[; ;pic18f2431.h: 5395: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f2431.h: 5444: extern volatile unsigned char SSPSTAT @ 0xFC7;
"5446
[; ;pic18f2431.h: 5446: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f2431.h: 5449: typedef union {
[; ;pic18f2431.h: 5450: struct {
[; ;pic18f2431.h: 5451: unsigned :2;
[; ;pic18f2431.h: 5452: unsigned R_NOT_W :1;
[; ;pic18f2431.h: 5453: };
[; ;pic18f2431.h: 5454: struct {
[; ;pic18f2431.h: 5455: unsigned :5;
[; ;pic18f2431.h: 5456: unsigned D_NOT_A :1;
[; ;pic18f2431.h: 5457: };
[; ;pic18f2431.h: 5458: struct {
[; ;pic18f2431.h: 5459: unsigned BF :1;
[; ;pic18f2431.h: 5460: unsigned UA :1;
[; ;pic18f2431.h: 5461: unsigned R_nW :1;
[; ;pic18f2431.h: 5462: unsigned S :1;
[; ;pic18f2431.h: 5463: unsigned P :1;
[; ;pic18f2431.h: 5464: unsigned D_nA :1;
[; ;pic18f2431.h: 5465: unsigned CKE :1;
[; ;pic18f2431.h: 5466: unsigned SMP :1;
[; ;pic18f2431.h: 5467: };
[; ;pic18f2431.h: 5468: struct {
[; ;pic18f2431.h: 5469: unsigned :2;
[; ;pic18f2431.h: 5470: unsigned R_NOT_W :1;
[; ;pic18f2431.h: 5471: };
[; ;pic18f2431.h: 5472: struct {
[; ;pic18f2431.h: 5473: unsigned :5;
[; ;pic18f2431.h: 5474: unsigned D_NOT_A :1;
[; ;pic18f2431.h: 5475: };
[; ;pic18f2431.h: 5476: struct {
[; ;pic18f2431.h: 5477: unsigned :2;
[; ;pic18f2431.h: 5478: unsigned R_W :1;
[; ;pic18f2431.h: 5479: unsigned :2;
[; ;pic18f2431.h: 5480: unsigned D_A :1;
[; ;pic18f2431.h: 5481: };
[; ;pic18f2431.h: 5482: struct {
[; ;pic18f2431.h: 5483: unsigned :2;
[; ;pic18f2431.h: 5484: unsigned nW :1;
[; ;pic18f2431.h: 5485: unsigned :2;
[; ;pic18f2431.h: 5486: unsigned nA :1;
[; ;pic18f2431.h: 5487: };
[; ;pic18f2431.h: 5488: struct {
[; ;pic18f2431.h: 5489: unsigned :2;
[; ;pic18f2431.h: 5490: unsigned NOT_WRITE :1;
[; ;pic18f2431.h: 5491: };
[; ;pic18f2431.h: 5492: struct {
[; ;pic18f2431.h: 5493: unsigned :5;
[; ;pic18f2431.h: 5494: unsigned NOT_ADDRESS :1;
[; ;pic18f2431.h: 5495: };
[; ;pic18f2431.h: 5496: struct {
[; ;pic18f2431.h: 5497: unsigned :2;
[; ;pic18f2431.h: 5498: unsigned nWRITE :1;
[; ;pic18f2431.h: 5499: unsigned :2;
[; ;pic18f2431.h: 5500: unsigned nADDRESS :1;
[; ;pic18f2431.h: 5501: };
[; ;pic18f2431.h: 5502: struct {
[; ;pic18f2431.h: 5503: unsigned :2;
[; ;pic18f2431.h: 5504: unsigned READ_WRITE :1;
[; ;pic18f2431.h: 5505: unsigned :2;
[; ;pic18f2431.h: 5506: unsigned DATA_ADDRESS :1;
[; ;pic18f2431.h: 5507: };
[; ;pic18f2431.h: 5508: struct {
[; ;pic18f2431.h: 5509: unsigned :2;
[; ;pic18f2431.h: 5510: unsigned R :1;
[; ;pic18f2431.h: 5511: unsigned :2;
[; ;pic18f2431.h: 5512: unsigned D :1;
[; ;pic18f2431.h: 5513: };
[; ;pic18f2431.h: 5514: struct {
[; ;pic18f2431.h: 5515: unsigned :5;
[; ;pic18f2431.h: 5516: unsigned DA :1;
[; ;pic18f2431.h: 5517: };
[; ;pic18f2431.h: 5518: struct {
[; ;pic18f2431.h: 5519: unsigned :2;
[; ;pic18f2431.h: 5520: unsigned RW :1;
[; ;pic18f2431.h: 5521: };
[; ;pic18f2431.h: 5522: struct {
[; ;pic18f2431.h: 5523: unsigned :3;
[; ;pic18f2431.h: 5524: unsigned START :1;
[; ;pic18f2431.h: 5525: };
[; ;pic18f2431.h: 5526: struct {
[; ;pic18f2431.h: 5527: unsigned :4;
[; ;pic18f2431.h: 5528: unsigned STOP :1;
[; ;pic18f2431.h: 5529: };
[; ;pic18f2431.h: 5530: struct {
[; ;pic18f2431.h: 5531: unsigned :2;
[; ;pic18f2431.h: 5532: unsigned NOT_W :1;
[; ;pic18f2431.h: 5533: };
[; ;pic18f2431.h: 5534: struct {
[; ;pic18f2431.h: 5535: unsigned :5;
[; ;pic18f2431.h: 5536: unsigned NOT_A :1;
[; ;pic18f2431.h: 5537: };
[; ;pic18f2431.h: 5538: } SSPSTATbits_t;
[; ;pic18f2431.h: 5539: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f2431.h: 5683: extern volatile unsigned char SSPADD @ 0xFC8;
"5685
[; ;pic18f2431.h: 5685: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f2431.h: 5689: extern volatile unsigned char SSPBUF @ 0xFC9;
"5691
[; ;pic18f2431.h: 5691: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f2431.h: 5695: extern volatile unsigned char T2CON @ 0xFCA;
"5697
[; ;pic18f2431.h: 5697: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f2431.h: 5700: typedef union {
[; ;pic18f2431.h: 5701: struct {
[; ;pic18f2431.h: 5702: unsigned T2CKPS :2;
[; ;pic18f2431.h: 5703: unsigned TMR2ON :1;
[; ;pic18f2431.h: 5704: unsigned TOUTPS :4;
[; ;pic18f2431.h: 5705: };
[; ;pic18f2431.h: 5706: struct {
[; ;pic18f2431.h: 5707: unsigned T2CKPS0 :1;
[; ;pic18f2431.h: 5708: unsigned T2CKPS1 :1;
[; ;pic18f2431.h: 5709: unsigned :1;
[; ;pic18f2431.h: 5710: unsigned T2OUTPS0 :1;
[; ;pic18f2431.h: 5711: unsigned T2OUTPS1 :1;
[; ;pic18f2431.h: 5712: unsigned T2OUTPS2 :1;
[; ;pic18f2431.h: 5713: unsigned T2OUTPS3 :1;
[; ;pic18f2431.h: 5714: };
[; ;pic18f2431.h: 5715: struct {
[; ;pic18f2431.h: 5716: unsigned :3;
[; ;pic18f2431.h: 5717: unsigned TOUTPS0 :1;
[; ;pic18f2431.h: 5718: unsigned TOUTPS1 :1;
[; ;pic18f2431.h: 5719: unsigned TOUTPS2 :1;
[; ;pic18f2431.h: 5720: unsigned TOUTPS3 :1;
[; ;pic18f2431.h: 5721: };
[; ;pic18f2431.h: 5722: } T2CONbits_t;
[; ;pic18f2431.h: 5723: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f2431.h: 5792: extern volatile unsigned char PR2 @ 0xFCB;
"5794
[; ;pic18f2431.h: 5794: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f2431.h: 5797: extern volatile unsigned char MEMCON @ 0xFCB;
"5799
[; ;pic18f2431.h: 5799: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f2431.h: 5802: typedef union {
[; ;pic18f2431.h: 5803: struct {
[; ;pic18f2431.h: 5804: unsigned :7;
[; ;pic18f2431.h: 5805: unsigned EBDIS :1;
[; ;pic18f2431.h: 5806: };
[; ;pic18f2431.h: 5807: struct {
[; ;pic18f2431.h: 5808: unsigned :4;
[; ;pic18f2431.h: 5809: unsigned WAIT0 :1;
[; ;pic18f2431.h: 5810: };
[; ;pic18f2431.h: 5811: struct {
[; ;pic18f2431.h: 5812: unsigned :5;
[; ;pic18f2431.h: 5813: unsigned WAIT1 :1;
[; ;pic18f2431.h: 5814: };
[; ;pic18f2431.h: 5815: struct {
[; ;pic18f2431.h: 5816: unsigned WM0 :1;
[; ;pic18f2431.h: 5817: };
[; ;pic18f2431.h: 5818: struct {
[; ;pic18f2431.h: 5819: unsigned :1;
[; ;pic18f2431.h: 5820: unsigned WM1 :1;
[; ;pic18f2431.h: 5821: };
[; ;pic18f2431.h: 5822: } PR2bits_t;
[; ;pic18f2431.h: 5823: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f2431.h: 5851: typedef union {
[; ;pic18f2431.h: 5852: struct {
[; ;pic18f2431.h: 5853: unsigned :7;
[; ;pic18f2431.h: 5854: unsigned EBDIS :1;
[; ;pic18f2431.h: 5855: };
[; ;pic18f2431.h: 5856: struct {
[; ;pic18f2431.h: 5857: unsigned :4;
[; ;pic18f2431.h: 5858: unsigned WAIT0 :1;
[; ;pic18f2431.h: 5859: };
[; ;pic18f2431.h: 5860: struct {
[; ;pic18f2431.h: 5861: unsigned :5;
[; ;pic18f2431.h: 5862: unsigned WAIT1 :1;
[; ;pic18f2431.h: 5863: };
[; ;pic18f2431.h: 5864: struct {
[; ;pic18f2431.h: 5865: unsigned WM0 :1;
[; ;pic18f2431.h: 5866: };
[; ;pic18f2431.h: 5867: struct {
[; ;pic18f2431.h: 5868: unsigned :1;
[; ;pic18f2431.h: 5869: unsigned WM1 :1;
[; ;pic18f2431.h: 5870: };
[; ;pic18f2431.h: 5871: } MEMCONbits_t;
[; ;pic18f2431.h: 5872: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f2431.h: 5901: extern volatile unsigned char TMR2 @ 0xFCC;
"5903
[; ;pic18f2431.h: 5903: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f2431.h: 5907: extern volatile unsigned char T1CON @ 0xFCD;
"5909
[; ;pic18f2431.h: 5909: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f2431.h: 5912: typedef union {
[; ;pic18f2431.h: 5913: struct {
[; ;pic18f2431.h: 5914: unsigned :2;
[; ;pic18f2431.h: 5915: unsigned NOT_T1SYNC :1;
[; ;pic18f2431.h: 5916: };
[; ;pic18f2431.h: 5917: struct {
[; ;pic18f2431.h: 5918: unsigned TMR1ON :1;
[; ;pic18f2431.h: 5919: unsigned TMR1CS :1;
[; ;pic18f2431.h: 5920: unsigned nT1SYNC :1;
[; ;pic18f2431.h: 5921: unsigned T1OSCEN :1;
[; ;pic18f2431.h: 5922: unsigned T1CKPS :2;
[; ;pic18f2431.h: 5923: unsigned T1RUN :1;
[; ;pic18f2431.h: 5924: unsigned RD16 :1;
[; ;pic18f2431.h: 5925: };
[; ;pic18f2431.h: 5926: struct {
[; ;pic18f2431.h: 5927: unsigned :2;
[; ;pic18f2431.h: 5928: unsigned T1SYNC :1;
[; ;pic18f2431.h: 5929: unsigned :1;
[; ;pic18f2431.h: 5930: unsigned T1CKPS0 :1;
[; ;pic18f2431.h: 5931: unsigned T1CKPS1 :1;
[; ;pic18f2431.h: 5932: };
[; ;pic18f2431.h: 5933: struct {
[; ;pic18f2431.h: 5934: unsigned :2;
[; ;pic18f2431.h: 5935: unsigned T1INSYNC :1;
[; ;pic18f2431.h: 5936: };
[; ;pic18f2431.h: 5937: struct {
[; ;pic18f2431.h: 5938: unsigned :3;
[; ;pic18f2431.h: 5939: unsigned SOSCEN :1;
[; ;pic18f2431.h: 5940: };
[; ;pic18f2431.h: 5941: struct {
[; ;pic18f2431.h: 5942: unsigned :7;
[; ;pic18f2431.h: 5943: unsigned T1RD16 :1;
[; ;pic18f2431.h: 5944: };
[; ;pic18f2431.h: 5945: } T1CONbits_t;
[; ;pic18f2431.h: 5946: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f2431.h: 6020: extern volatile unsigned short TMR1 @ 0xFCE;
"6022
[; ;pic18f2431.h: 6022: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f2431.h: 6026: extern volatile unsigned char TMR1L @ 0xFCE;
"6028
[; ;pic18f2431.h: 6028: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f2431.h: 6032: extern volatile unsigned char TMR1H @ 0xFCF;
"6034
[; ;pic18f2431.h: 6034: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f2431.h: 6038: extern volatile unsigned char RCON @ 0xFD0;
"6040
[; ;pic18f2431.h: 6040: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f2431.h: 6043: typedef union {
[; ;pic18f2431.h: 6044: struct {
[; ;pic18f2431.h: 6045: unsigned NOT_BOR :1;
[; ;pic18f2431.h: 6046: };
[; ;pic18f2431.h: 6047: struct {
[; ;pic18f2431.h: 6048: unsigned :1;
[; ;pic18f2431.h: 6049: unsigned NOT_POR :1;
[; ;pic18f2431.h: 6050: };
[; ;pic18f2431.h: 6051: struct {
[; ;pic18f2431.h: 6052: unsigned :2;
[; ;pic18f2431.h: 6053: unsigned NOT_PD :1;
[; ;pic18f2431.h: 6054: };
[; ;pic18f2431.h: 6055: struct {
[; ;pic18f2431.h: 6056: unsigned :3;
[; ;pic18f2431.h: 6057: unsigned NOT_TO :1;
[; ;pic18f2431.h: 6058: };
[; ;pic18f2431.h: 6059: struct {
[; ;pic18f2431.h: 6060: unsigned :4;
[; ;pic18f2431.h: 6061: unsigned NOT_RI :1;
[; ;pic18f2431.h: 6062: };
[; ;pic18f2431.h: 6063: struct {
[; ;pic18f2431.h: 6064: unsigned nBOR :1;
[; ;pic18f2431.h: 6065: unsigned nPOR :1;
[; ;pic18f2431.h: 6066: unsigned nPD :1;
[; ;pic18f2431.h: 6067: unsigned nTO :1;
[; ;pic18f2431.h: 6068: unsigned nRI :1;
[; ;pic18f2431.h: 6069: unsigned :2;
[; ;pic18f2431.h: 6070: unsigned IPEN :1;
[; ;pic18f2431.h: 6071: };
[; ;pic18f2431.h: 6072: struct {
[; ;pic18f2431.h: 6073: unsigned :7;
[; ;pic18f2431.h: 6074: unsigned NOT_IPEN :1;
[; ;pic18f2431.h: 6075: };
[; ;pic18f2431.h: 6076: struct {
[; ;pic18f2431.h: 6077: unsigned BOR :1;
[; ;pic18f2431.h: 6078: unsigned POR :1;
[; ;pic18f2431.h: 6079: unsigned PD :1;
[; ;pic18f2431.h: 6080: unsigned TO :1;
[; ;pic18f2431.h: 6081: unsigned RI :1;
[; ;pic18f2431.h: 6082: unsigned :2;
[; ;pic18f2431.h: 6083: unsigned nIPEN :1;
[; ;pic18f2431.h: 6084: };
[; ;pic18f2431.h: 6085: } RCONbits_t;
[; ;pic18f2431.h: 6086: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f2431.h: 6180: extern volatile unsigned char WDTCON @ 0xFD1;
"6182
[; ;pic18f2431.h: 6182: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f2431.h: 6185: typedef union {
[; ;pic18f2431.h: 6186: struct {
[; ;pic18f2431.h: 6187: unsigned SWDTEN :1;
[; ;pic18f2431.h: 6188: unsigned :6;
[; ;pic18f2431.h: 6189: unsigned WDTW :1;
[; ;pic18f2431.h: 6190: };
[; ;pic18f2431.h: 6191: } WDTCONbits_t;
[; ;pic18f2431.h: 6192: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f2431.h: 6206: extern volatile unsigned char LVDCON @ 0xFD2;
"6208
[; ;pic18f2431.h: 6208: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f2431.h: 6211: typedef union {
[; ;pic18f2431.h: 6212: struct {
[; ;pic18f2431.h: 6213: unsigned LVDL :4;
[; ;pic18f2431.h: 6214: unsigned LVDEN :1;
[; ;pic18f2431.h: 6215: unsigned IRVST :1;
[; ;pic18f2431.h: 6216: };
[; ;pic18f2431.h: 6217: struct {
[; ;pic18f2431.h: 6218: unsigned LVDL0 :1;
[; ;pic18f2431.h: 6219: unsigned LVDL1 :1;
[; ;pic18f2431.h: 6220: unsigned LVDL2 :1;
[; ;pic18f2431.h: 6221: unsigned LVDL3 :1;
[; ;pic18f2431.h: 6222: unsigned :1;
[; ;pic18f2431.h: 6223: unsigned IVRST :1;
[; ;pic18f2431.h: 6224: };
[; ;pic18f2431.h: 6225: } LVDCONbits_t;
[; ;pic18f2431.h: 6226: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f2431.h: 6270: extern volatile unsigned char OSCCON @ 0xFD3;
"6272
[; ;pic18f2431.h: 6272: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f2431.h: 6275: typedef union {
[; ;pic18f2431.h: 6276: struct {
[; ;pic18f2431.h: 6277: unsigned SCS :2;
[; ;pic18f2431.h: 6278: unsigned IOFS :1;
[; ;pic18f2431.h: 6279: unsigned OSTS :1;
[; ;pic18f2431.h: 6280: unsigned IRCF :3;
[; ;pic18f2431.h: 6281: unsigned IDLEN :1;
[; ;pic18f2431.h: 6282: };
[; ;pic18f2431.h: 6283: struct {
[; ;pic18f2431.h: 6284: unsigned SCS0 :1;
[; ;pic18f2431.h: 6285: unsigned SCS1 :1;
[; ;pic18f2431.h: 6286: unsigned :2;
[; ;pic18f2431.h: 6287: unsigned IRCF0 :1;
[; ;pic18f2431.h: 6288: unsigned IRCF1 :1;
[; ;pic18f2431.h: 6289: unsigned IRCF2 :1;
[; ;pic18f2431.h: 6290: };
[; ;pic18f2431.h: 6291: struct {
[; ;pic18f2431.h: 6292: unsigned :2;
[; ;pic18f2431.h: 6293: unsigned FLTS :1;
[; ;pic18f2431.h: 6294: };
[; ;pic18f2431.h: 6295: } OSCCONbits_t;
[; ;pic18f2431.h: 6296: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f2431.h: 6355: extern volatile unsigned char T0CON @ 0xFD5;
"6357
[; ;pic18f2431.h: 6357: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f2431.h: 6360: typedef union {
[; ;pic18f2431.h: 6361: struct {
[; ;pic18f2431.h: 6362: unsigned T0PS :3;
[; ;pic18f2431.h: 6363: unsigned PSA :1;
[; ;pic18f2431.h: 6364: unsigned T0SE :1;
[; ;pic18f2431.h: 6365: unsigned T0CS :1;
[; ;pic18f2431.h: 6366: unsigned T016BIT :1;
[; ;pic18f2431.h: 6367: unsigned TMR0ON :1;
[; ;pic18f2431.h: 6368: };
[; ;pic18f2431.h: 6369: struct {
[; ;pic18f2431.h: 6370: unsigned T0PS0 :1;
[; ;pic18f2431.h: 6371: unsigned T0PS1 :1;
[; ;pic18f2431.h: 6372: unsigned T0PS2 :1;
[; ;pic18f2431.h: 6373: unsigned T0PS3 :1;
[; ;pic18f2431.h: 6374: };
[; ;pic18f2431.h: 6375: } T0CONbits_t;
[; ;pic18f2431.h: 6376: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f2431.h: 6430: extern volatile unsigned short TMR0 @ 0xFD6;
"6432
[; ;pic18f2431.h: 6432: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f2431.h: 6436: extern volatile unsigned char TMR0L @ 0xFD6;
"6438
[; ;pic18f2431.h: 6438: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f2431.h: 6442: extern volatile unsigned char TMR0H @ 0xFD7;
"6444
[; ;pic18f2431.h: 6444: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f2431.h: 6448: extern volatile unsigned char STATUS @ 0xFD8;
"6450
[; ;pic18f2431.h: 6450: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f2431.h: 6453: typedef union {
[; ;pic18f2431.h: 6454: struct {
[; ;pic18f2431.h: 6455: unsigned C :1;
[; ;pic18f2431.h: 6456: unsigned DC :1;
[; ;pic18f2431.h: 6457: unsigned Z :1;
[; ;pic18f2431.h: 6458: unsigned OV :1;
[; ;pic18f2431.h: 6459: unsigned N :1;
[; ;pic18f2431.h: 6460: };
[; ;pic18f2431.h: 6461: struct {
[; ;pic18f2431.h: 6462: unsigned CARRY :1;
[; ;pic18f2431.h: 6463: };
[; ;pic18f2431.h: 6464: struct {
[; ;pic18f2431.h: 6465: unsigned :4;
[; ;pic18f2431.h: 6466: unsigned NEGATIVE :1;
[; ;pic18f2431.h: 6467: };
[; ;pic18f2431.h: 6468: struct {
[; ;pic18f2431.h: 6469: unsigned :3;
[; ;pic18f2431.h: 6470: unsigned OVERFLOW :1;
[; ;pic18f2431.h: 6471: };
[; ;pic18f2431.h: 6472: struct {
[; ;pic18f2431.h: 6473: unsigned :2;
[; ;pic18f2431.h: 6474: unsigned ZERO :1;
[; ;pic18f2431.h: 6475: };
[; ;pic18f2431.h: 6476: } STATUSbits_t;
[; ;pic18f2431.h: 6477: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f2431.h: 6526: extern volatile unsigned short FSR2 @ 0xFD9;
"6528
[; ;pic18f2431.h: 6528: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f2431.h: 6532: extern volatile unsigned char FSR2L @ 0xFD9;
"6534
[; ;pic18f2431.h: 6534: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f2431.h: 6538: extern volatile unsigned char FSR2H @ 0xFDA;
"6540
[; ;pic18f2431.h: 6540: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f2431.h: 6544: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6546
[; ;pic18f2431.h: 6546: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f2431.h: 6550: extern volatile unsigned char PREINC2 @ 0xFDC;
"6552
[; ;pic18f2431.h: 6552: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f2431.h: 6556: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6558
[; ;pic18f2431.h: 6558: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f2431.h: 6562: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6564
[; ;pic18f2431.h: 6564: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f2431.h: 6568: extern volatile unsigned char INDF2 @ 0xFDF;
"6570
[; ;pic18f2431.h: 6570: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f2431.h: 6574: extern volatile unsigned char BSR @ 0xFE0;
"6576
[; ;pic18f2431.h: 6576: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f2431.h: 6580: extern volatile unsigned short FSR1 @ 0xFE1;
"6582
[; ;pic18f2431.h: 6582: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f2431.h: 6586: extern volatile unsigned char FSR1L @ 0xFE1;
"6588
[; ;pic18f2431.h: 6588: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f2431.h: 6592: extern volatile unsigned char FSR1H @ 0xFE2;
"6594
[; ;pic18f2431.h: 6594: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f2431.h: 6598: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6600
[; ;pic18f2431.h: 6600: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f2431.h: 6604: extern volatile unsigned char PREINC1 @ 0xFE4;
"6606
[; ;pic18f2431.h: 6606: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f2431.h: 6610: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6612
[; ;pic18f2431.h: 6612: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f2431.h: 6616: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6618
[; ;pic18f2431.h: 6618: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f2431.h: 6622: extern volatile unsigned char INDF1 @ 0xFE7;
"6624
[; ;pic18f2431.h: 6624: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f2431.h: 6628: extern volatile unsigned char WREG @ 0xFE8;
"6630
[; ;pic18f2431.h: 6630: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f2431.h: 6634: extern volatile unsigned short FSR0 @ 0xFE9;
"6636
[; ;pic18f2431.h: 6636: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f2431.h: 6640: extern volatile unsigned char FSR0L @ 0xFE9;
"6642
[; ;pic18f2431.h: 6642: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f2431.h: 6646: extern volatile unsigned char FSR0H @ 0xFEA;
"6648
[; ;pic18f2431.h: 6648: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f2431.h: 6652: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6654
[; ;pic18f2431.h: 6654: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f2431.h: 6658: extern volatile unsigned char PREINC0 @ 0xFEC;
"6660
[; ;pic18f2431.h: 6660: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f2431.h: 6664: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6666
[; ;pic18f2431.h: 6666: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f2431.h: 6670: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6672
[; ;pic18f2431.h: 6672: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f2431.h: 6676: extern volatile unsigned char INDF0 @ 0xFEF;
"6678
[; ;pic18f2431.h: 6678: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f2431.h: 6682: extern volatile unsigned char INTCON3 @ 0xFF0;
"6684
[; ;pic18f2431.h: 6684: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f2431.h: 6687: typedef union {
[; ;pic18f2431.h: 6688: struct {
[; ;pic18f2431.h: 6689: unsigned INT1IF :1;
[; ;pic18f2431.h: 6690: unsigned INT2IF :1;
[; ;pic18f2431.h: 6691: unsigned :1;
[; ;pic18f2431.h: 6692: unsigned INT1IE :1;
[; ;pic18f2431.h: 6693: unsigned INT2IE :1;
[; ;pic18f2431.h: 6694: unsigned :1;
[; ;pic18f2431.h: 6695: unsigned INT1IP :1;
[; ;pic18f2431.h: 6696: unsigned INT2IP :1;
[; ;pic18f2431.h: 6697: };
[; ;pic18f2431.h: 6698: struct {
[; ;pic18f2431.h: 6699: unsigned INT1F :1;
[; ;pic18f2431.h: 6700: unsigned INT2F :1;
[; ;pic18f2431.h: 6701: unsigned :1;
[; ;pic18f2431.h: 6702: unsigned INT1E :1;
[; ;pic18f2431.h: 6703: unsigned INT2E :1;
[; ;pic18f2431.h: 6704: unsigned :1;
[; ;pic18f2431.h: 6705: unsigned INT1P :1;
[; ;pic18f2431.h: 6706: unsigned INT2P :1;
[; ;pic18f2431.h: 6707: };
[; ;pic18f2431.h: 6708: } INTCON3bits_t;
[; ;pic18f2431.h: 6709: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f2431.h: 6773: extern volatile unsigned char INTCON2 @ 0xFF1;
"6775
[; ;pic18f2431.h: 6775: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f2431.h: 6778: typedef union {
[; ;pic18f2431.h: 6779: struct {
[; ;pic18f2431.h: 6780: unsigned :7;
[; ;pic18f2431.h: 6781: unsigned NOT_RBPU :1;
[; ;pic18f2431.h: 6782: };
[; ;pic18f2431.h: 6783: struct {
[; ;pic18f2431.h: 6784: unsigned RBIP :1;
[; ;pic18f2431.h: 6785: unsigned :1;
[; ;pic18f2431.h: 6786: unsigned TMR0IP :1;
[; ;pic18f2431.h: 6787: unsigned :1;
[; ;pic18f2431.h: 6788: unsigned INTEDG2 :1;
[; ;pic18f2431.h: 6789: unsigned INTEDG1 :1;
[; ;pic18f2431.h: 6790: unsigned INTEDG0 :1;
[; ;pic18f2431.h: 6791: unsigned nRBPU :1;
[; ;pic18f2431.h: 6792: };
[; ;pic18f2431.h: 6793: struct {
[; ;pic18f2431.h: 6794: unsigned :2;
[; ;pic18f2431.h: 6795: unsigned T0IP :1;
[; ;pic18f2431.h: 6796: unsigned :4;
[; ;pic18f2431.h: 6797: unsigned RBPU :1;
[; ;pic18f2431.h: 6798: };
[; ;pic18f2431.h: 6799: } INTCON2bits_t;
[; ;pic18f2431.h: 6800: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f2431.h: 6849: extern volatile unsigned char INTCON @ 0xFF2;
"6851
[; ;pic18f2431.h: 6851: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f2431.h: 6854: typedef union {
[; ;pic18f2431.h: 6855: struct {
[; ;pic18f2431.h: 6856: unsigned RBIF :1;
[; ;pic18f2431.h: 6857: unsigned INT0IF :1;
[; ;pic18f2431.h: 6858: unsigned TMR0IF :1;
[; ;pic18f2431.h: 6859: unsigned RBIE :1;
[; ;pic18f2431.h: 6860: unsigned INT0IE :1;
[; ;pic18f2431.h: 6861: unsigned TMR0IE :1;
[; ;pic18f2431.h: 6862: unsigned PEIE_GIEL :1;
[; ;pic18f2431.h: 6863: unsigned GIE_GIEH :1;
[; ;pic18f2431.h: 6864: };
[; ;pic18f2431.h: 6865: struct {
[; ;pic18f2431.h: 6866: unsigned RBIF :1;
[; ;pic18f2431.h: 6867: unsigned INT0IF :1;
[; ;pic18f2431.h: 6868: unsigned TMR0IF :1;
[; ;pic18f2431.h: 6869: unsigned RBIE :1;
[; ;pic18f2431.h: 6870: unsigned INT0IE :1;
[; ;pic18f2431.h: 6871: unsigned TMR0IE :1;
[; ;pic18f2431.h: 6872: unsigned PEIE :1;
[; ;pic18f2431.h: 6873: unsigned GIE :1;
[; ;pic18f2431.h: 6874: };
[; ;pic18f2431.h: 6875: struct {
[; ;pic18f2431.h: 6876: unsigned RBIF :1;
[; ;pic18f2431.h: 6877: unsigned INT0IF :1;
[; ;pic18f2431.h: 6878: unsigned TMR0IF :1;
[; ;pic18f2431.h: 6879: unsigned RBIE :1;
[; ;pic18f2431.h: 6880: unsigned INT0IE :1;
[; ;pic18f2431.h: 6881: unsigned TMR0IE :1;
[; ;pic18f2431.h: 6882: unsigned GIEL :1;
[; ;pic18f2431.h: 6883: unsigned GIEH :1;
[; ;pic18f2431.h: 6884: };
[; ;pic18f2431.h: 6885: struct {
[; ;pic18f2431.h: 6886: unsigned :1;
[; ;pic18f2431.h: 6887: unsigned INT0F :1;
[; ;pic18f2431.h: 6888: unsigned T0IF :1;
[; ;pic18f2431.h: 6889: unsigned :1;
[; ;pic18f2431.h: 6890: unsigned INT0E :1;
[; ;pic18f2431.h: 6891: unsigned T0IE :1;
[; ;pic18f2431.h: 6892: unsigned PEIE :1;
[; ;pic18f2431.h: 6893: unsigned GIE :1;
[; ;pic18f2431.h: 6894: };
[; ;pic18f2431.h: 6895: struct {
[; ;pic18f2431.h: 6896: unsigned :6;
[; ;pic18f2431.h: 6897: unsigned GIEL :1;
[; ;pic18f2431.h: 6898: unsigned GIEH :1;
[; ;pic18f2431.h: 6899: };
[; ;pic18f2431.h: 6900: } INTCONbits_t;
[; ;pic18f2431.h: 6901: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f2431.h: 6985: extern volatile unsigned short PROD @ 0xFF3;
"6987
[; ;pic18f2431.h: 6987: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f2431.h: 6991: extern volatile unsigned char PRODL @ 0xFF3;
"6993
[; ;pic18f2431.h: 6993: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f2431.h: 6997: extern volatile unsigned char PRODH @ 0xFF4;
"6999
[; ;pic18f2431.h: 6999: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f2431.h: 7003: extern volatile unsigned char TABLAT @ 0xFF5;
"7005
[; ;pic18f2431.h: 7005: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f2431.h: 7010: extern volatile unsigned short long TBLPTR @ 0xFF6;
"7013
[; ;pic18f2431.h: 7013: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f2431.h: 7017: extern volatile unsigned char TBLPTRL @ 0xFF6;
"7019
[; ;pic18f2431.h: 7019: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f2431.h: 7023: extern volatile unsigned char TBLPTRH @ 0xFF7;
"7025
[; ;pic18f2431.h: 7025: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f2431.h: 7029: extern volatile unsigned char TBLPTRU @ 0xFF8;
"7031
[; ;pic18f2431.h: 7031: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f2431.h: 7036: extern volatile unsigned short long PCLAT @ 0xFF9;
"7039
[; ;pic18f2431.h: 7039: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f2431.h: 7043: extern volatile unsigned short long PC @ 0xFF9;
"7046
[; ;pic18f2431.h: 7046: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f2431.h: 7050: extern volatile unsigned char PCL @ 0xFF9;
"7052
[; ;pic18f2431.h: 7052: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f2431.h: 7056: extern volatile unsigned char PCLATH @ 0xFFA;
"7058
[; ;pic18f2431.h: 7058: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f2431.h: 7062: extern volatile unsigned char PCLATU @ 0xFFB;
"7064
[; ;pic18f2431.h: 7064: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f2431.h: 7068: extern volatile unsigned char STKPTR @ 0xFFC;
"7070
[; ;pic18f2431.h: 7070: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f2431.h: 7073: typedef union {
[; ;pic18f2431.h: 7074: struct {
[; ;pic18f2431.h: 7075: unsigned STKPTR :5;
[; ;pic18f2431.h: 7076: unsigned :1;
[; ;pic18f2431.h: 7077: unsigned STKUNF :1;
[; ;pic18f2431.h: 7078: unsigned STKFUL :1;
[; ;pic18f2431.h: 7079: };
[; ;pic18f2431.h: 7080: struct {
[; ;pic18f2431.h: 7081: unsigned STKPTR0 :1;
[; ;pic18f2431.h: 7082: unsigned STKPTR1 :1;
[; ;pic18f2431.h: 7083: unsigned STKPTR2 :1;
[; ;pic18f2431.h: 7084: unsigned STKPTR3 :1;
[; ;pic18f2431.h: 7085: unsigned STKPTR4 :1;
[; ;pic18f2431.h: 7086: unsigned :2;
[; ;pic18f2431.h: 7087: unsigned STKOVF :1;
[; ;pic18f2431.h: 7088: };
[; ;pic18f2431.h: 7089: } STKPTRbits_t;
[; ;pic18f2431.h: 7090: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f2431.h: 7140: extern volatile unsigned short long TOS @ 0xFFD;
"7143
[; ;pic18f2431.h: 7143: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f2431.h: 7147: extern volatile unsigned char TOSL @ 0xFFD;
"7149
[; ;pic18f2431.h: 7149: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f2431.h: 7153: extern volatile unsigned char TOSH @ 0xFFE;
"7155
[; ;pic18f2431.h: 7155: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f2431.h: 7159: extern volatile unsigned char TOSU @ 0xFFF;
"7161
[; ;pic18f2431.h: 7161: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f2431.h: 7171: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f2431.h: 7173: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f2431.h: 7175: extern volatile __bit ACMOD0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f2431.h: 7177: extern volatile __bit ACMOD1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f2431.h: 7179: extern volatile __bit ACONV @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f2431.h: 7181: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f2431.h: 7183: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f2431.h: 7185: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f2431.h: 7187: extern volatile __bit ACQT3 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic18f2431.h: 7189: extern volatile __bit ACSCH @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f2431.h: 7191: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f2431.h: 7193: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f2431.h: 7195: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f2431.h: 7197: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2431.h: 7199: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2431.h: 7201: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f2431.h: 7203: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f2431.h: 7205: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f2431.h: 7207: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f2431.h: 7209: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f2431.h: 7211: extern volatile __bit ADPNT0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f2431.h: 7213: extern volatile __bit ADPNT1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f2431.h: 7215: extern volatile __bit ADRS0 @ (((unsigned) &ADCON3)*8) + 6;
[; ;pic18f2431.h: 7217: extern volatile __bit ADRS1 @ (((unsigned) &ADCON3)*8) + 7;
[; ;pic18f2431.h: 7219: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2431.h: 7221: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2431.h: 7223: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2431.h: 7225: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2431.h: 7227: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2431.h: 7229: extern volatile __bit ANS0 @ (((unsigned) &ANSEL0)*8) + 0;
[; ;pic18f2431.h: 7231: extern volatile __bit ANS1 @ (((unsigned) &ANSEL0)*8) + 1;
[; ;pic18f2431.h: 7233: extern volatile __bit ANS2 @ (((unsigned) &ANSEL0)*8) + 2;
[; ;pic18f2431.h: 7235: extern volatile __bit ANS3 @ (((unsigned) &ANSEL0)*8) + 3;
[; ;pic18f2431.h: 7237: extern volatile __bit ANS4 @ (((unsigned) &ANSEL0)*8) + 4;
[; ;pic18f2431.h: 7239: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f2431.h: 7241: extern volatile __bit BFEMT @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2431.h: 7243: extern volatile __bit BFOVFL @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2431.h: 7245: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2431.h: 7247: extern volatile __bit BRFEN @ (((unsigned) &FLTCONFIG)*8) + 7;
[; ;pic18f2431.h: 7249: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f2431.h: 7251: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2431.h: 7253: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2431.h: 7255: extern volatile __bit CAP1M0 @ (((unsigned) &CAP1CON)*8) + 0;
[; ;pic18f2431.h: 7257: extern volatile __bit CAP1M1 @ (((unsigned) &CAP1CON)*8) + 1;
[; ;pic18f2431.h: 7259: extern volatile __bit CAP1M2 @ (((unsigned) &CAP1CON)*8) + 2;
[; ;pic18f2431.h: 7261: extern volatile __bit CAP1M3 @ (((unsigned) &CAP1CON)*8) + 3;
[; ;pic18f2431.h: 7263: extern volatile __bit CAP1REN @ (((unsigned) &CAP1CON)*8) + 6;
[; ;pic18f2431.h: 7265: extern volatile __bit CAP1TMR @ (((unsigned) &CAP1CON)*8) + 5;
[; ;pic18f2431.h: 7267: extern volatile __bit CAP2M0 @ (((unsigned) &CAP2CON)*8) + 0;
[; ;pic18f2431.h: 7269: extern volatile __bit CAP2M1 @ (((unsigned) &CAP2CON)*8) + 1;
[; ;pic18f2431.h: 7271: extern volatile __bit CAP2M2 @ (((unsigned) &CAP2CON)*8) + 2;
[; ;pic18f2431.h: 7273: extern volatile __bit CAP2M3 @ (((unsigned) &CAP2CON)*8) + 3;
[; ;pic18f2431.h: 7275: extern volatile __bit CAP2REN @ (((unsigned) &CAP2CON)*8) + 6;
[; ;pic18f2431.h: 7277: extern volatile __bit CAP2TMR @ (((unsigned) &CAP2CON)*8) + 5;
[; ;pic18f2431.h: 7279: extern volatile __bit CAP3M0 @ (((unsigned) &CAP3CON)*8) + 0;
[; ;pic18f2431.h: 7281: extern volatile __bit CAP3M1 @ (((unsigned) &CAP3CON)*8) + 1;
[; ;pic18f2431.h: 7283: extern volatile __bit CAP3M2 @ (((unsigned) &CAP3CON)*8) + 2;
[; ;pic18f2431.h: 7285: extern volatile __bit CAP3M3 @ (((unsigned) &CAP3CON)*8) + 3;
[; ;pic18f2431.h: 7287: extern volatile __bit CAP3REN @ (((unsigned) &CAP3CON)*8) + 6;
[; ;pic18f2431.h: 7289: extern volatile __bit CAP3TMR @ (((unsigned) &CAP3CON)*8) + 5;
[; ;pic18f2431.h: 7291: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f2431.h: 7293: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7295: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f2431.h: 7297: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f2431.h: 7299: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f2431.h: 7301: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f2431.h: 7303: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f2431.h: 7305: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f2431.h: 7307: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f2431.h: 7309: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f2431.h: 7311: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2431.h: 7313: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2431.h: 7315: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7317: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f2431.h: 7319: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f2431.h: 7321: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f2431.h: 7323: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f2431.h: 7325: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f2431.h: 7327: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f2431.h: 7329: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f2431.h: 7331: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f2431.h: 7333: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2431.h: 7335: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2431.h: 7337: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2431.h: 7339: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f2431.h: 7341: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f2431.h: 7343: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f2431.h: 7345: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7347: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2431.h: 7349: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2431.h: 7351: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7353: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f2431.h: 7355: extern volatile __bit CKP @ (((unsigned) &SSPCON)*8) + 4;
[; ;pic18f2431.h: 7357: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7359: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2431.h: 7361: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f2431.h: 7363: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f2431.h: 7365: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2431.h: 7367: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2431.h: 7369: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7371: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7373: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f2431.h: 7375: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2431.h: 7377: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2431.h: 7379: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2431.h: 7381: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2431.h: 7383: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7385: extern volatile __bit DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 7387: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7389: extern volatile __bit DT0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f2431.h: 7391: extern volatile __bit DT1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f2431.h: 7393: extern volatile __bit DT2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f2431.h: 7395: extern volatile __bit DT3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f2431.h: 7397: extern volatile __bit DT4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f2431.h: 7399: extern volatile __bit DT5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f2431.h: 7401: extern volatile __bit DTA0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f2431.h: 7403: extern volatile __bit DTA1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f2431.h: 7405: extern volatile __bit DTA2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f2431.h: 7407: extern volatile __bit DTA3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f2431.h: 7409: extern volatile __bit DTA4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f2431.h: 7411: extern volatile __bit DTA5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f2431.h: 7413: extern volatile __bit DTAPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f2431.h: 7415: extern volatile __bit DTAPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f2431.h: 7417: extern volatile __bit DTPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f2431.h: 7419: extern volatile __bit DTPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f2431.h: 7421: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7423: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7425: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7427: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f2431.h: 7429: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2431.h: 7431: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f2431.h: 7433: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f2431.h: 7435: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f2431.h: 7437: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f2431.h: 7439: extern volatile __bit ERROR @ (((unsigned) &QEICON)*8) + 6;
[; ;pic18f2431.h: 7441: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f2431.h: 7443: extern volatile __bit FFOVFL @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2431.h: 7445: extern volatile __bit FIFOEN @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2431.h: 7447: extern volatile __bit FLT1EN @ (((unsigned) &DFLTCON)*8) + 3;
[; ;pic18f2431.h: 7449: extern volatile __bit FLT2EN @ (((unsigned) &DFLTCON)*8) + 4;
[; ;pic18f2431.h: 7451: extern volatile __bit FLT3EN @ (((unsigned) &DFLTCON)*8) + 5;
[; ;pic18f2431.h: 7453: extern volatile __bit FLT4EN @ (((unsigned) &DFLTCON)*8) + 6;
[; ;pic18f2431.h: 7455: extern volatile __bit FLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7457: extern volatile __bit FLTAEN @ (((unsigned) &FLTCONFIG)*8) + 0;
[; ;pic18f2431.h: 7459: extern volatile __bit FLTAMOD @ (((unsigned) &FLTCONFIG)*8) + 1;
[; ;pic18f2431.h: 7461: extern volatile __bit FLTAS @ (((unsigned) &FLTCONFIG)*8) + 2;
[; ;pic18f2431.h: 7463: extern volatile __bit FLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7465: extern volatile __bit FLTBEN @ (((unsigned) &FLTCONFIG)*8) + 4;
[; ;pic18f2431.h: 7467: extern volatile __bit FLTBMOD @ (((unsigned) &FLTCONFIG)*8) + 5;
[; ;pic18f2431.h: 7469: extern volatile __bit FLTBS @ (((unsigned) &FLTCONFIG)*8) + 6;
[; ;pic18f2431.h: 7471: extern volatile __bit FLTCK0 @ (((unsigned) &DFLTCON)*8) + 0;
[; ;pic18f2431.h: 7473: extern volatile __bit FLTCK1 @ (((unsigned) &DFLTCON)*8) + 1;
[; ;pic18f2431.h: 7475: extern volatile __bit FLTCK2 @ (((unsigned) &DFLTCON)*8) + 2;
[; ;pic18f2431.h: 7477: extern volatile __bit FLTCON @ (((unsigned) &FLTCONFIG)*8) + 3;
[; ;pic18f2431.h: 7479: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2431.h: 7481: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f2431.h: 7483: extern volatile __bit GASEL0 @ (((unsigned) &ADCHS)*8) + 0;
[; ;pic18f2431.h: 7485: extern volatile __bit GASEL1 @ (((unsigned) &ADCHS)*8) + 1;
[; ;pic18f2431.h: 7487: extern volatile __bit GBSEL0 @ (((unsigned) &ADCHS)*8) + 4;
[; ;pic18f2431.h: 7489: extern volatile __bit GBSEL1 @ (((unsigned) &ADCHS)*8) + 5;
[; ;pic18f2431.h: 7491: extern volatile __bit GCSEL0 @ (((unsigned) &ADCHS)*8) + 2;
[; ;pic18f2431.h: 7493: extern volatile __bit GCSEL1 @ (((unsigned) &ADCHS)*8) + 3;
[; ;pic18f2431.h: 7495: extern volatile __bit GDSEL0 @ (((unsigned) &ADCHS)*8) + 6;
[; ;pic18f2431.h: 7497: extern volatile __bit GDSEL1 @ (((unsigned) &ADCHS)*8) + 7;
[; ;pic18f2431.h: 7499: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2431.h: 7501: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2431.h: 7503: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2431.h: 7505: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2431.h: 7507: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7509: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7511: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7513: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7515: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7517: extern volatile __bit IC1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f2431.h: 7519: extern volatile __bit IC1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f2431.h: 7521: extern volatile __bit IC1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f2431.h: 7523: extern volatile __bit IC2QEIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f2431.h: 7525: extern volatile __bit IC2QEIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f2431.h: 7527: extern volatile __bit IC2QEIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f2431.h: 7529: extern volatile __bit IC3DRIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f2431.h: 7531: extern volatile __bit IC3DRIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f2431.h: 7533: extern volatile __bit IC3DRIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f2431.h: 7535: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f2431.h: 7537: extern volatile __bit INT0 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 7539: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2431.h: 7541: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2431.h: 7543: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2431.h: 7545: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2431.h: 7547: extern volatile __bit INT1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 7549: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2431.h: 7551: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2431.h: 7553: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2431.h: 7555: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2431.h: 7557: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2431.h: 7559: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2431.h: 7561: extern volatile __bit INT2 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 7563: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2431.h: 7565: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2431.h: 7567: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2431.h: 7569: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2431.h: 7571: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2431.h: 7573: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2431.h: 7575: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f2431.h: 7577: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f2431.h: 7579: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f2431.h: 7581: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2431.h: 7583: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2431.h: 7585: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f2431.h: 7587: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f2431.h: 7589: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f2431.h: 7591: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f2431.h: 7593: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f2431.h: 7595: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2431.h: 7597: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2431.h: 7599: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2431.h: 7601: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2431.h: 7603: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2431.h: 7605: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2431.h: 7607: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2431.h: 7609: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2431.h: 7611: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2431.h: 7613: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2431.h: 7615: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2431.h: 7617: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2431.h: 7619: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2431.h: 7621: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2431.h: 7623: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2431.h: 7625: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2431.h: 7627: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2431.h: 7629: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2431.h: 7631: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2431.h: 7633: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2431.h: 7635: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2431.h: 7637: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2431.h: 7639: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2431.h: 7641: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2431.h: 7643: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2431.h: 7645: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2431.h: 7647: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2431.h: 7649: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2431.h: 7651: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2431.h: 7653: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2431.h: 7655: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2431.h: 7657: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2431.h: 7659: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2431.h: 7661: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2431.h: 7663: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2431.h: 7665: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2431.h: 7667: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2431.h: 7669: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2431.h: 7671: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2431.h: 7673: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2431.h: 7675: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2431.h: 7677: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2431.h: 7679: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2431.h: 7681: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2431.h: 7683: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2431.h: 7685: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2431.h: 7687: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2431.h: 7689: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f2431.h: 7691: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2431.h: 7693: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2431.h: 7695: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2431.h: 7697: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2431.h: 7699: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f2431.h: 7701: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f2431.h: 7703: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f2431.h: 7705: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f2431.h: 7707: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7709: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f2431.h: 7711: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7713: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7715: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2431.h: 7717: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7719: extern volatile __bit NOT_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 7721: extern volatile __bit NOT_FLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7723: extern volatile __bit NOT_FLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7725: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2431.h: 7727: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7729: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2431.h: 7731: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2431.h: 7733: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2431.h: 7735: extern volatile __bit NOT_RESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f2431.h: 7737: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2431.h: 7739: extern volatile __bit NOT_SS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7741: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 7743: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f2431.h: 7745: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2431.h: 7747: extern volatile __bit NOT_VELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f2431.h: 7749: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7751: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7753: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f2431.h: 7755: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7757: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2431.h: 7759: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f2431.h: 7761: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f2431.h: 7763: extern volatile __bit OSFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f2431.h: 7765: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f2431.h: 7767: extern volatile __bit OSYNC @ (((unsigned) &PWMCON1)*8) + 0;
[; ;pic18f2431.h: 7769: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2431.h: 7771: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2431.h: 7773: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7775: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7777: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f2431.h: 7779: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f2431.h: 7781: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f2431.h: 7783: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f2431.h: 7785: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f2431.h: 7787: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f2431.h: 7789: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7791: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2431.h: 7793: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f2431.h: 7795: extern volatile __bit PDEC0 @ (((unsigned) &QEICON)*8) + 0;
[; ;pic18f2431.h: 7797: extern volatile __bit PDEC1 @ (((unsigned) &QEICON)*8) + 1;
[; ;pic18f2431.h: 7799: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2431.h: 7801: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2431.h: 7803: extern volatile __bit PMOD0 @ (((unsigned) &PWMCON0)*8) + 0;
[; ;pic18f2431.h: 7805: extern volatile __bit PMOD1 @ (((unsigned) &PWMCON0)*8) + 1;
[; ;pic18f2431.h: 7807: extern volatile __bit PMOD2 @ (((unsigned) &PWMCON0)*8) + 2;
[; ;pic18f2431.h: 7809: extern volatile __bit PMOD3 @ (((unsigned) &PWMCON0)*8) + 3;
[; ;pic18f2431.h: 7811: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2431.h: 7813: extern volatile __bit POUT0 @ (((unsigned) &OVDCONS)*8) + 0;
[; ;pic18f2431.h: 7815: extern volatile __bit POUT1 @ (((unsigned) &OVDCONS)*8) + 1;
[; ;pic18f2431.h: 7817: extern volatile __bit POUT2 @ (((unsigned) &OVDCONS)*8) + 2;
[; ;pic18f2431.h: 7819: extern volatile __bit POUT3 @ (((unsigned) &OVDCONS)*8) + 3;
[; ;pic18f2431.h: 7821: extern volatile __bit POUT4 @ (((unsigned) &OVDCONS)*8) + 4;
[; ;pic18f2431.h: 7823: extern volatile __bit POUT5 @ (((unsigned) &OVDCONS)*8) + 5;
[; ;pic18f2431.h: 7825: extern volatile __bit POUT6 @ (((unsigned) &OVDCONS)*8) + 6;
[; ;pic18f2431.h: 7827: extern volatile __bit POUT7 @ (((unsigned) &OVDCONS)*8) + 7;
[; ;pic18f2431.h: 7829: extern volatile __bit POVD0 @ (((unsigned) &OVDCOND)*8) + 0;
[; ;pic18f2431.h: 7831: extern volatile __bit POVD1 @ (((unsigned) &OVDCOND)*8) + 1;
[; ;pic18f2431.h: 7833: extern volatile __bit POVD2 @ (((unsigned) &OVDCOND)*8) + 2;
[; ;pic18f2431.h: 7835: extern volatile __bit POVD3 @ (((unsigned) &OVDCOND)*8) + 3;
[; ;pic18f2431.h: 7837: extern volatile __bit POVD4 @ (((unsigned) &OVDCOND)*8) + 4;
[; ;pic18f2431.h: 7839: extern volatile __bit POVD5 @ (((unsigned) &OVDCOND)*8) + 5;
[; ;pic18f2431.h: 7841: extern volatile __bit POVD6 @ (((unsigned) &OVDCOND)*8) + 6;
[; ;pic18f2431.h: 7843: extern volatile __bit POVD7 @ (((unsigned) &OVDCOND)*8) + 7;
[; ;pic18f2431.h: 7845: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2431.h: 7847: extern volatile __bit PTCKPS0 @ (((unsigned) &PTCON0)*8) + 2;
[; ;pic18f2431.h: 7849: extern volatile __bit PTCKPS1 @ (((unsigned) &PTCON0)*8) + 3;
[; ;pic18f2431.h: 7851: extern volatile __bit PTDIR @ (((unsigned) &PTCON1)*8) + 6;
[; ;pic18f2431.h: 7853: extern volatile __bit PTEN @ (((unsigned) &PTCON1)*8) + 7;
[; ;pic18f2431.h: 7855: extern volatile __bit PTIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f2431.h: 7857: extern volatile __bit PTIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f2431.h: 7859: extern volatile __bit PTIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f2431.h: 7861: extern volatile __bit PTMOD0 @ (((unsigned) &PTCON0)*8) + 0;
[; ;pic18f2431.h: 7863: extern volatile __bit PTMOD1 @ (((unsigned) &PTCON0)*8) + 1;
[; ;pic18f2431.h: 7865: extern volatile __bit PTOPS0 @ (((unsigned) &PTCON0)*8) + 4;
[; ;pic18f2431.h: 7867: extern volatile __bit PTOPS1 @ (((unsigned) &PTCON0)*8) + 5;
[; ;pic18f2431.h: 7869: extern volatile __bit PTOPS2 @ (((unsigned) &PTCON0)*8) + 6;
[; ;pic18f2431.h: 7871: extern volatile __bit PTOPS3 @ (((unsigned) &PTCON0)*8) + 7;
[; ;pic18f2431.h: 7873: extern volatile __bit PWMEN0 @ (((unsigned) &PWMCON0)*8) + 4;
[; ;pic18f2431.h: 7875: extern volatile __bit PWMEN1 @ (((unsigned) &PWMCON0)*8) + 5;
[; ;pic18f2431.h: 7877: extern volatile __bit PWMEN2 @ (((unsigned) &PWMCON0)*8) + 6;
[; ;pic18f2431.h: 7879: extern volatile __bit QEIM0 @ (((unsigned) &QEICON)*8) + 2;
[; ;pic18f2431.h: 7881: extern volatile __bit QEIM1 @ (((unsigned) &QEICON)*8) + 3;
[; ;pic18f2431.h: 7883: extern volatile __bit QEIM2 @ (((unsigned) &QEICON)*8) + 4;
[; ;pic18f2431.h: 7885: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2431.h: 7887: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2431.h: 7889: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2431.h: 7891: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2431.h: 7893: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2431.h: 7895: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2431.h: 7897: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2431.h: 7899: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7901: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2431.h: 7903: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2431.h: 7905: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2431.h: 7907: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2431.h: 7909: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2431.h: 7911: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2431.h: 7913: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2431.h: 7915: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2431.h: 7917: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f2431.h: 7919: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f2431.h: 7921: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f2431.h: 7923: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2431.h: 7925: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2431.h: 7927: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7929: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2431.h: 7931: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2431.h: 7933: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2431.h: 7935: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7937: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 7939: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 7941: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 7943: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7945: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7947: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2431.h: 7949: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2431.h: 7951: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2431.h: 7953: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2431.h: 7955: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2431.h: 7957: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2431.h: 7959: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2431.h: 7961: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2431.h: 7963: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f2431.h: 7965: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2431.h: 7967: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f2431.h: 7969: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f2431.h: 7971: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f2431.h: 7973: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f2431.h: 7975: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f2431.h: 7977: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7979: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f2431.h: 7981: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f2431.h: 7983: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f2431.h: 7985: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f2431.h: 7987: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7989: extern volatile __bit RESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f2431.h: 7991: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2431.h: 7993: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7995: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7997: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7999: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2431.h: 8001: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2431.h: 8003: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f2431.h: 8005: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f2431.h: 8007: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f2431.h: 8009: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f2431.h: 8011: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f2431.h: 8013: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2431.h: 8015: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2431.h: 8017: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 8019: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 8021: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 8023: extern volatile __bit SASEL0 @ (((unsigned) &ADCHS)*8) + 0;
[; ;pic18f2431.h: 8025: extern volatile __bit SASEL1 @ (((unsigned) &ADCHS)*8) + 1;
[; ;pic18f2431.h: 8027: extern volatile __bit SBSEL0 @ (((unsigned) &ADCHS)*8) + 4;
[; ;pic18f2431.h: 8029: extern volatile __bit SBSEL1 @ (((unsigned) &ADCHS)*8) + 5;
[; ;pic18f2431.h: 8031: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 8033: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2431.h: 8035: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 8037: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2431.h: 8039: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f2431.h: 8041: extern volatile __bit SCSEL0 @ (((unsigned) &ADCHS)*8) + 2;
[; ;pic18f2431.h: 8043: extern volatile __bit SCSEL1 @ (((unsigned) &ADCHS)*8) + 3;
[; ;pic18f2431.h: 8045: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 8047: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 8049: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 8051: extern volatile __bit SDSEL0 @ (((unsigned) &ADCHS)*8) + 6;
[; ;pic18f2431.h: 8053: extern volatile __bit SDSEL1 @ (((unsigned) &ADCHS)*8) + 7;
[; ;pic18f2431.h: 8055: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2431.h: 8057: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2431.h: 8059: extern volatile __bit SEVOPS0 @ (((unsigned) &PWMCON1)*8) + 4;
[; ;pic18f2431.h: 8061: extern volatile __bit SEVOPS1 @ (((unsigned) &PWMCON1)*8) + 5;
[; ;pic18f2431.h: 8063: extern volatile __bit SEVOPS2 @ (((unsigned) &PWMCON1)*8) + 6;
[; ;pic18f2431.h: 8065: extern volatile __bit SEVOPS3 @ (((unsigned) &PWMCON1)*8) + 7;
[; ;pic18f2431.h: 8067: extern volatile __bit SEVTDIR @ (((unsigned) &PWMCON1)*8) + 3;
[; ;pic18f2431.h: 8069: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f2431.h: 8071: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2431.h: 8073: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f2431.h: 8075: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f2431.h: 8077: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2431.h: 8079: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2431.h: 8081: extern volatile __bit SS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 8083: extern volatile __bit SSPEN @ (((unsigned) &SSPCON)*8) + 5;
[; ;pic18f2431.h: 8085: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f2431.h: 8087: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f2431.h: 8089: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f2431.h: 8091: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON)*8) + 0;
[; ;pic18f2431.h: 8093: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON)*8) + 1;
[; ;pic18f2431.h: 8095: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON)*8) + 2;
[; ;pic18f2431.h: 8097: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON)*8) + 3;
[; ;pic18f2431.h: 8099: extern volatile __bit SSPOV @ (((unsigned) &SSPCON)*8) + 6;
[; ;pic18f2431.h: 8101: extern volatile __bit SSRC0 @ (((unsigned) &ADCON3)*8) + 0;
[; ;pic18f2431.h: 8103: extern volatile __bit SSRC1 @ (((unsigned) &ADCON3)*8) + 1;
[; ;pic18f2431.h: 8105: extern volatile __bit SSRC2 @ (((unsigned) &ADCON3)*8) + 2;
[; ;pic18f2431.h: 8107: extern volatile __bit SSRC3 @ (((unsigned) &ADCON3)*8) + 3;
[; ;pic18f2431.h: 8109: extern volatile __bit SSRC4 @ (((unsigned) &ADCON3)*8) + 4;
[; ;pic18f2431.h: 8111: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2431.h: 8113: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2431.h: 8115: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2431.h: 8117: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2431.h: 8119: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2431.h: 8121: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2431.h: 8123: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2431.h: 8125: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2431.h: 8127: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f2431.h: 8129: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2431.h: 8131: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2431.h: 8133: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2431.h: 8135: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2431.h: 8137: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2431.h: 8139: extern volatile __bit T0CKI @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 8141: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f2431.h: 8143: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2431.h: 8145: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2431.h: 8147: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2431.h: 8149: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f2431.h: 8151: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f2431.h: 8153: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f2431.h: 8155: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2431.h: 8157: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f2431.h: 8159: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2431.h: 8161: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f2431.h: 8163: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f2431.h: 8165: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 8167: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2431.h: 8169: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 8171: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2431.h: 8173: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2431.h: 8175: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f2431.h: 8177: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 8179: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f2431.h: 8181: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f2431.h: 8183: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2431.h: 8185: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2431.h: 8187: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2431.h: 8189: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2431.h: 8191: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 8193: extern volatile __bit T5MOD @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f2431.h: 8195: extern volatile __bit T5PS0 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f2431.h: 8197: extern volatile __bit T5PS1 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f2431.h: 8199: extern volatile __bit T5SEN @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f2431.h: 8201: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f2431.h: 8203: extern volatile __bit TBIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2431.h: 8205: extern volatile __bit TBIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2431.h: 8207: extern volatile __bit TBIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2431.h: 8209: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2431.h: 8211: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2431.h: 8213: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2431.h: 8215: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f2431.h: 8217: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f2431.h: 8219: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f2431.h: 8221: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f2431.h: 8223: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f2431.h: 8225: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f2431.h: 8227: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f2431.h: 8229: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f2431.h: 8231: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f2431.h: 8233: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f2431.h: 8235: extern volatile __bit TMR5CS @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f2431.h: 8237: extern volatile __bit TMR5IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f2431.h: 8239: extern volatile __bit TMR5IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f2431.h: 8241: extern volatile __bit TMR5IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f2431.h: 8243: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f2431.h: 8245: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2431.h: 8247: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2431.h: 8249: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2431.h: 8251: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2431.h: 8253: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2431.h: 8255: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f2431.h: 8257: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f2431.h: 8259: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f2431.h: 8261: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f2431.h: 8263: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f2431.h: 8265: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f2431.h: 8267: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f2431.h: 8269: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f2431.h: 8271: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f2431.h: 8273: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f2431.h: 8275: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f2431.h: 8277: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f2431.h: 8279: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f2431.h: 8281: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f2431.h: 8283: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f2431.h: 8285: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f2431.h: 8287: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f2431.h: 8289: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f2431.h: 8291: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f2431.h: 8293: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f2431.h: 8295: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f2431.h: 8297: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f2431.h: 8299: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f2431.h: 8301: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2431.h: 8303: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2431.h: 8305: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f2431.h: 8307: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f2431.h: 8309: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f2431.h: 8311: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f2431.h: 8313: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f2431.h: 8315: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f2431.h: 8317: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 8319: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2431.h: 8321: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2431.h: 8323: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2431.h: 8325: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2431.h: 8327: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2431.h: 8329: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2431.h: 8331: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2431.h: 8333: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2431.h: 8335: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f2431.h: 8337: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f2431.h: 8339: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f2431.h: 8341: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f2431.h: 8343: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f2431.h: 8345: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f2431.h: 8347: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2431.h: 8349: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2431.h: 8351: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2431.h: 8353: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2431.h: 8355: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2431.h: 8357: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2431.h: 8359: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2431.h: 8361: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f2431.h: 8363: extern volatile __bit UDIS @ (((unsigned) &PWMCON1)*8) + 1;
[; ;pic18f2431.h: 8365: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2431.h: 8367: extern volatile __bit UP @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8369: extern volatile __bit UPDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8371: extern volatile __bit UP_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8373: extern volatile __bit UP_NOT_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8375: extern volatile __bit UP_nDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8377: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f2431.h: 8379: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2431.h: 8381: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f2431.h: 8383: extern volatile __bit VELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f2431.h: 8385: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2431.h: 8387: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2431.h: 8389: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2431.h: 8391: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f2431.h: 8393: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f2431.h: 8395: extern volatile __bit WCOL @ (((unsigned) &SSPCON)*8) + 7;
[; ;pic18f2431.h: 8397: extern volatile __bit WDTW @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f2431.h: 8399: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f2431.h: 8401: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f2431.h: 8403: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f2431.h: 8405: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f2431.h: 8407: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f2431.h: 8409: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f2431.h: 8411: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2431.h: 8413: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f2431.h: 8415: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 8417: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 8419: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2431.h: 8421: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 8423: extern volatile __bit nDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8425: extern volatile __bit nFLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 8427: extern volatile __bit nFLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 8429: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2431.h: 8431: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 8433: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2431.h: 8435: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2431.h: 8437: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2431.h: 8439: extern volatile __bit nRESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f2431.h: 8441: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2431.h: 8443: extern volatile __bit nSS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 8445: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 8447: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f2431.h: 8449: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2431.h: 8451: extern volatile __bit nVELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f2431.h: 8453: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 8455: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 42: extern void __nop(void);
[; ;pic18.h: 147: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 149: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 151: extern __nonreentrant void _delay3(unsigned char);
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;usart.h: 654: void baudUSART ( unsigned char baudconfig);
"26 USART.h
[v _update_flag_uart `uc ~T0 @X0 1 e ]
[i _update_flag_uart
-> -> 0 `i `uc
]
[; ;USART.h: 26: unsigned char update_flag_uart=0;
"27
[v _Received_Value `uc ~T0 @X0 1 e ]
[; ;USART.h: 27: unsigned char Received_Value;
"28
[v _count `i ~T0 @X0 1 e ]
[i _count
-> 0 `i
]
[; ;USART.h: 28: int count = 0;
"29
[v _packet `c ~T0 @X0 -> 7 `i e ]
[i _packet
:U ..
-> -> 0 `i `c
..
]
[; ;USART.h: 29: signed char packet[7] = {0};
[; ;USART.h: 31: void USART_Init(void);
[; ;USART.h: 32: void RX_Interrupt(void);
"5 USART.c
[v _USART_Init `(v ~T0 @X0 1 ef ]
{
[; ;USART.c: 5: void USART_Init(void){
[e :U _USART_Init ]
[f ]
"7
[v _UART1Config `uc ~T0 @X0 1 a ]
[; ;USART.c: 7: unsigned char UART1Config = 0b01111111 &
[; ;USART.c: 8: 0b11111111 &
[; ;USART.c: 9: 0b11111110 &
[; ;USART.c: 10: 0b11111101 &
[; ;USART.c: 11: 0b11111111 &
[; ;USART.c: 12: 0b11011111 ;
"12
[e = _UART1Config -> & & & & & -> 127 `i -> 255 `i -> 254 `i -> 253 `i -> 255 `i -> 223 `i `uc ]
"13
[v _spbrg `uc ~T0 @X0 1 a ]
[; ;USART.c: 13: unsigned char spbrg = 51;
[e = _spbrg -> -> 51 `i `uc ]
[; ;USART.c: 14: OpenUSART(UART1Config,spbrg);
"14
[e ( _OpenUSART (2 , _UART1Config -> _spbrg `ui ]
[; ;USART.c: 15: PIR1bits.RCIF = 0;
"15
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;USART.c: 16: IPR1bits.RCIP = 1;
"16
[e = . . _IPR1bits 0 5 -> -> 1 `i `uc ]
[; ;USART.c: 17: PIE1bits.RCIE = 1;
"17
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;USART.c: 18: INTCONbits.PEIE = 1;
"18
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;USART.c: 19: RCSTAbits.CREN = 1;
"19
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;USART.c: 20: TRISCbits.RC7 = 1;
"20
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
[; ;USART.c: 21: INTCONbits.GIEL=1;
"21
[e = . . _INTCONbits 2 6 -> -> 1 `i `uc ]
[; ;USART.c: 22: INTCONbits.GIEH=1;
"22
[e = . . _INTCONbits 2 7 -> -> 1 `i `uc ]
[; ;USART.c: 23: }
"23
[e :UE 375 ]
}
"27
[v _RX_Interrupt `(v ~T0 @X0 1 ef ]
{
[; ;USART.c: 27: void RX_Interrupt(void){
[e :U _RX_Interrupt ]
[f ]
[; ;USART.c: 29: Received_Value=RCREG;
"29
[e = _Received_Value _RCREG ]
[; ;USART.c: 31: if(count == 0 && Received_Value == 0x7E){
"31
[e $ ! && == _count -> 0 `i == -> _Received_Value `i -> 126 `i 377  ]
{
[; ;USART.c: 32: packet[count]=(int)Received_Value;
"32
[e = *U + &U _packet * -> -> _count `ui `ux -> -> # *U &U _packet `ui `ux -> -> _Received_Value `i `c ]
[; ;USART.c: 33: count++;
"33
[e ++ _count -> 1 `i ]
[; ;USART.c: 34: PIR1bits.RCIF=0;
"34
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;USART.c: 35: return;
"35
[e $UE 376  ]
"36
}
[e :U 377 ]
[; ;USART.c: 36: }
[; ;USART.c: 37: if(count>0 && count <=5){
"37
[e $ ! && > _count -> 0 `i <= _count -> 5 `i 378  ]
{
[; ;USART.c: 38: packet[count]=(int)Received_Value;
"38
[e = *U + &U _packet * -> -> _count `ui `ux -> -> # *U &U _packet `ui `ux -> -> _Received_Value `i `c ]
[; ;USART.c: 39: count++;
"39
[e ++ _count -> 1 `i ]
[; ;USART.c: 40: PIR1bits.RCIF=0;
"40
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;USART.c: 41: return;
"41
[e $UE 376  ]
"42
}
[e :U 378 ]
[; ;USART.c: 42: }
[; ;USART.c: 43: if(count == 6 && Received_Value == 0x9A){
"43
[e $ ! && == _count -> 6 `i == -> _Received_Value `i -> 154 `i 379  ]
{
[; ;USART.c: 44: packet[count]=(int)Received_Value;
"44
[e = *U + &U _packet * -> -> _count `ui `ux -> -> # *U &U _packet `ui `ux -> -> _Received_Value `i `c ]
[; ;USART.c: 45: count=0;
"45
[e = _count -> 0 `i ]
[; ;USART.c: 46: PIR1bits.RCIF=0;
"46
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;USART.c: 47: update_flag_uart=1;
"47
[e = _update_flag_uart -> -> 1 `i `uc ]
[; ;USART.c: 48: return;
"48
[e $UE 376  ]
"49
}
[e :U 379 ]
[; ;USART.c: 49: }
[; ;USART.c: 50: PIR1bits.RCIF=0;
"50
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;USART.c: 51: return;
"51
[e $UE 376  ]
[; ;USART.c: 52: }
"52
[e :UE 376 ]
}
