<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/google/verible" target="_blank">verible</a></h3>
<pre class="test-passed">
description: == operator test in simulation
rc: 0 (means success: 1)
tags: 11.4.5
incdirs: /tmpfs/src/github/sv-tests/tests/generated/operators_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/operators_sim/11.4.5--log_eq_operator_sim_1.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--log_eq_operator_sim_1.sv</a>
defines: 
time_elapsed: 0.003s
ram usage: 8936 KB
</pre>
<pre class="log">

verible-verilog-syntax <a href="../../../../tests/generated/operators_sim/11.4.5--log_eq_operator_sim_1.sv.html" target="file-frame">tests/generated/operators_sim/11.4.5--log_eq_operator_sim_1.sv</a>

</pre>
</body>