{"sha": "3616dc706e703902088fcf055af5da7d410ea18f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzYxNmRjNzA2ZTcwMzkwMjA4OGZjZjA1NWFmNWRhN2Q0MTBlYTE4Zg==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-22T10:07:41Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-22T10:07:41Z"}, "message": "subst.md (define_subst_attr \"mask_avx512bw_condition\"): New.\n\ngcc/\n\t* config/i386/subst.md (define_subst_attr \"mask_avx512bw_condition\"):\n\tNew.\n\t* config/i386/sse.md\n\t(define_mode_iterator VI248_AVX2): Delete.\n\t(define_mode_iterator VI2_AVX2_AVX512BW): New.\n\t(define_mode_iterator VI48_AVX2): Ditto.\n\t(define_insn <shift_insn><mode>3): Delete.\n\t(define_insn \"<shift_insn><mode>3<mask_name>\" with\n\tVI2_AVX2_AVX512BW): New.\n\t(define_insn \"<shift_insn><mode>3<mask_name>\" with\n\tVI48_AVX2): Ditto.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214310", "tree": {"sha": "37009c200b7763ad8499b9e71c70d3718956d540", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/37009c200b7763ad8499b9e71c70d3718956d540"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3616dc706e703902088fcf055af5da7d410ea18f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3616dc706e703902088fcf055af5da7d410ea18f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3616dc706e703902088fcf055af5da7d410ea18f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3616dc706e703902088fcf055af5da7d410ea18f/comments", "author": null, "committer": null, "parents": [{"sha": "698ea04f75337d0178da2d1aae67bc15a75de3ad", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/698ea04f75337d0178da2d1aae67bc15a75de3ad", "html_url": "https://github.com/Rust-GCC/gccrs/commit/698ea04f75337d0178da2d1aae67bc15a75de3ad"}], "stats": {"total": 63, "additions": 53, "deletions": 10}, "files": [{"sha": "afae0ada54a8093f7ed0d99c1dd5a70b02b770f9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 21, "deletions": 0, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3616dc706e703902088fcf055af5da7d410ea18f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3616dc706e703902088fcf055af5da7d410ea18f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3616dc706e703902088fcf055af5da7d410ea18f", "patch": "@@ -1,3 +1,24 @@\n+2014-08-22  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/subst.md (define_subst_attr \"mask_avx512bw_condition\"):\n+\tNew.\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VI248_AVX2): Delete.\n+\t(define_mode_iterator VI2_AVX2_AVX512BW): New.\n+\t(define_mode_iterator VI48_AVX2): Ditto.\n+\t(define_insn <shift_insn><mode>3): Delete.\n+\t(define_insn \"<shift_insn><mode>3<mask_name>\" with\n+\tVI2_AVX2_AVX512BW): New.\n+\t(define_insn \"<shift_insn><mode>3<mask_name>\" with\n+\tVI48_AVX2): Ditto.\n+\n 2014-08-22  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "5084892f2216f63e1e6698a701cf3bdbd69511a2", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 31, "deletions": 10, "changes": 41, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3616dc706e703902088fcf055af5da7d410ea18f/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3616dc706e703902088fcf055af5da7d410ea18f/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=3616dc706e703902088fcf055af5da7d410ea18f", "patch": "@@ -347,9 +347,11 @@\n    (V16HI \"TARGET_AVX2\") V8HI\n    (V8SI \"TARGET_AVX2\") V4SI])\n \n-(define_mode_iterator VI248_AVX2\n-  [(V16HI \"TARGET_AVX2\") V8HI\n-   (V8SI \"TARGET_AVX2\") V4SI\n+(define_mode_iterator VI2_AVX2_AVX512BW\n+  [(V32HI \"TARGET_AVX512BW\") (V16HI \"TARGET_AVX2\") V8HI])\n+\n+(define_mode_iterator VI48_AVX2\n+  [(V8SI \"TARGET_AVX2\") V4SI\n    (V4DI \"TARGET_AVX2\") V2DI])\n \n (define_mode_iterator VI248_AVX2_8_AVX512F\n@@ -8584,15 +8586,34 @@\n        (const_string \"0\")))\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"<shift_insn><mode>3\"\n-  [(set (match_operand:VI248_AVX2 0 \"register_operand\" \"=x,x\")\n-\t(any_lshift:VI248_AVX2\n-\t  (match_operand:VI248_AVX2 1 \"register_operand\" \"0,x\")\n-\t  (match_operand:SI 2 \"nonmemory_operand\" \"xN,xN\")))]\n-  \"TARGET_SSE2\"\n+(define_insn \"<shift_insn><mode>3<mask_name>\"\n+  [(set (match_operand:VI2_AVX2_AVX512BW 0 \"register_operand\" \"=x,v\")\n+\t(any_lshift:VI2_AVX2_AVX512BW\n+\t  (match_operand:VI2_AVX2_AVX512BW 1 \"register_operand\" \"0,v\")\n+\t  (match_operand:SI 2 \"nonmemory_operand\" \"xN,vN\")))]\n+  \"TARGET_SSE2 && <mask_mode512bit_condition> && <mask_avx512bw_condition>\"\n+  \"@\n+   p<vshift><ssemodesuffix>\\t{%2, %0|%0, %2}\n+   vp<vshift><ssemodesuffix>\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n+  [(set_attr \"isa\" \"noavx,avx\")\n+   (set_attr \"type\" \"sseishft\")\n+   (set (attr \"length_immediate\")\n+     (if_then_else (match_operand 2 \"const_int_operand\")\n+       (const_string \"1\")\n+       (const_string \"0\")))\n+   (set_attr \"prefix_data16\" \"1,*\")\n+   (set_attr \"prefix\" \"orig,vex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n+(define_insn \"<shift_insn><mode>3<mask_name>\"\n+  [(set (match_operand:VI48_AVX2 0 \"register_operand\" \"=x,v\")\n+\t(any_lshift:VI48_AVX2\n+\t  (match_operand:VI48_AVX2 1 \"register_operand\" \"0,v\")\n+\t  (match_operand:SI 2 \"nonmemory_operand\" \"xN,vN\")))]\n+  \"TARGET_SSE2 && <mask_mode512bit_condition>\"\n   \"@\n    p<vshift><ssemodesuffix>\\t{%2, %0|%0, %2}\n-   vp<vshift><ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n+   vp<vshift><ssemodesuffix>\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"isa\" \"noavx,avx\")\n    (set_attr \"type\" \"sseishft\")\n    (set (attr \"length_immediate\")"}, {"sha": "b05cb17053de2657cb4dffba38df99926bb64689", "filename": "gcc/config/i386/subst.md", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3616dc706e703902088fcf055af5da7d410ea18f/gcc%2Fconfig%2Fi386%2Fsubst.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3616dc706e703902088fcf055af5da7d410ea18f/gcc%2Fconfig%2Fi386%2Fsubst.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsubst.md?ref=3616dc706e703902088fcf055af5da7d410ea18f", "patch": "@@ -56,6 +56,7 @@\n (define_subst_attr \"mask_operand_arg34\" \"mask\" \"\" \", operands[3], operands[4]\")\n (define_subst_attr \"mask_mode512bit_condition\" \"mask\" \"1\" \"(<MODE_SIZE> == 64 || TARGET_AVX512VL)\")\n (define_subst_attr \"mask_avx512vl_condition\" \"mask\" \"1\" \"TARGET_AVX512VL\")\n+(define_subst_attr \"mask_avx512bw_condition\" \"mask\" \"1\" \"TARGET_AVX512BW\")\n (define_subst_attr \"store_mask_constraint\" \"mask\" \"vm\" \"v\")\n (define_subst_attr \"store_mask_predicate\" \"mask\" \"nonimmediate_operand\" \"register_operand\")\n (define_subst_attr \"mask_prefix\" \"mask\" \"vex\" \"evex\")"}]}