/*
 * Copyright (c) 2020 Spacecraft-NX
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/**
 * Defines the SDRAM parameter structure.
 *
 * Note that PLLM is used by EMC.
 */

#ifndef _SDRAM_PARAM_T214_H_
#define _SDRAM_PARAM_T214_H_

#include <stdint.h>

#define MEMORY_TYPE_NONE 0
#define MEMORY_TYPE_DDR 0
#define MEMORY_TYPE_LPDDR 0
#define MEMORY_TYPE_DDR2 0
#define MEMORY_TYPE_LPDDR2 1
#define MEMORY_TYPE_DDR3 2
#define MEMORY_TYPE_LPDDR4 3

/**
 * Defines the SDRAM parameter structure
 */
typedef struct _sdram_params
{
    uint32_t memory_type;
    uint32_t pllm_input_divider;
    uint32_t pllm_feedback_divider;
    uint32_t pllm_stable_time;
    uint32_t pllm_setup_control;
    uint32_t pllm_post_divider;
    uint32_t pllm_kcp;
    uint32_t pllm_kvco;
    uint32_t emc_bct_spare0;
    uint32_t emc_bct_spare1;
    uint32_t emc_bct_spare2;
    uint32_t emc_bct_spare3;
    uint32_t emc_bct_spare4;
    uint32_t emc_bct_spare5;
    uint32_t emc_bct_spare6;
    uint32_t emc_bct_spare7;
    uint32_t emc_bct_spare8;
    uint32_t emc_bct_spare9;
    uint32_t emc_bct_spare10;
    uint32_t emc_bct_spare11;
    uint32_t emc_bct_spare12;
    uint32_t emc_bct_spare13;
    uint32_t emc_bct_spare14;
    uint32_t emc_bct_spare15;
    uint32_t emc_bct_spare16;
    uint32_t emc_bct_spare17;
    uint32_t emc_bct_spare18;
    uint32_t emc_bct_spare19;
    uint32_t emc_bct_spare20;
    uint32_t emc_bct_spare21;
    uint32_t emc_bct_spare22;
    uint32_t emc_bct_spare23;
    uint32_t emc_bct_spare24;
    uint32_t emc_bct_spare25;
    uint32_t emc_bct_spare26;
    uint32_t emc_bct_spare27;
    uint32_t emc_bct_spare28;
    uint32_t emc_bct_spare29;
    uint32_t emc_bct_spare30;
    uint32_t emc_bct_spare31;
    uint32_t emc_bct_spare32;
    uint32_t emc_bct_spare33;
    uint32_t emc_bct_spare34;
    uint32_t emc_bct_spare35;
    uint32_t emc_bct_spare36;
    uint32_t emc_bct_spare37;
    uint32_t emc_clock_source;
    uint32_t emc_clock_source_dll;
    uint32_t clk_rst_pllm_misc20_override;
    uint32_t clk_rst_pllm_misc20_override_enable;
    uint32_t clear_clock2_mc1;
    uint32_t emc_auto_cal_interval;
    uint32_t emc_auto_cal_config;
    uint32_t emc_auto_cal_config2;
    uint32_t emc_auto_cal_config3;
    uint32_t emc_auto_cal_config4;
    uint32_t emc_auto_cal_config5;
    uint32_t emc_auto_cal_config6;
    uint32_t emc_auto_cal_config7;
    uint32_t emc_auto_cal_config8;
    uint32_t emc_auto_cal_config9;
    uint32_t emc_auto_cal_vref_sel0;
    uint32_t emc_auto_cal_vref_sel1;
    uint32_t emc_auto_cal_channel;
    uint32_t emc_pmacro_auto_cal_cfg0;
    uint32_t emc_pmacro_auto_cal_cfg1;
    uint32_t emc_pmacro_auto_cal_cfg2;
    uint32_t emc_pmacro_rx_term;
    uint32_t emc_pmacro_dq_tx_drive;
    uint32_t emc_pmacro_ca_tx_drive;
    uint32_t emc_pmacro_cmd_tx_drive;
    uint32_t emc_pmacro_auto_cal_common;
    uint32_t emc_pmacro_zcrtl;
    uint32_t emc_auto_cal_wait;
    uint32_t emc_xm2_comp_pad_ctrl;
    uint32_t emc_xm2_comp_pad_ctrl2;
    uint32_t emc_xm2_comp_pad_ctrl3;
    uint32_t emc_adr_cfg;
    uint32_t emc_pin_program_wait;
    uint32_t emc_pin_extra_wait;
    uint32_t emc_pin_gpio_enable;
    uint32_t emc_pin_gpio;
    uint32_t emc_timing_control_wait;
    uint32_t emc_rc;
    uint32_t emc_rfc;
    uint32_t emc_rfc_pb;
    uint32_t emc_ref_ctrl2;
    uint32_t emc_rfc_slr;
    uint32_t emc_ras;
    uint32_t emc_rp;
    uint32_t emc_r2r;
    uint32_t emc_w2w;
    uint32_t emc_r2w;
    uint32_t emc_w2r;
    uint32_t emc_r2p;
    uint32_t emc_w2p;
    uint32_t emc_tppd;
    uint32_t emc_trtm;
    uint32_t emc_twtm;
    uint32_t emc_tratm;
    uint32_t emc_twatm;
    uint32_t emc_tr2ref;
    uint32_t emc_ccdmw;
    uint32_t emc_rd_rcd;
    uint32_t emc_wr_rcd;
    uint32_t emc_rrd;
    uint32_t emc_rext;
    uint32_t emc_wext;
    uint32_t emc_wdv;
    uint32_t emc_wdv_chk;
    uint32_t emc_wsv;
    uint32_t emc_wev;
    uint32_t emc_wdv_mask;
    uint32_t emc_ws_duration;
    uint32_t emc_we_duration;
    uint32_t emc_quse;
    uint32_t emc_quse_width;
    uint32_t emc_ibdly;
    uint32_t emc_obdly;
    uint32_t emc_einput;
    uint32_t emc_einput_duration;
    uint32_t emc_puterm_extra;
    uint32_t emc_puterm_width;
    uint32_t emc_qrst;
    uint32_t emc_qsafe;
    uint32_t emc_rdv;
    uint32_t emc_rdv_mask;
    uint32_t emc_rdv_early;
    uint32_t emc_rdv_early_mask;
    uint32_t emc_qpop;
    uint32_t emc_refresh;
    uint32_t emc_burst_refresh_num;
    uint32_t emc_prerefresh_req_cnt;
    uint32_t emc_pdex2wr;
    uint32_t emc_pdex2rd;
    uint32_t emc_pchg2pden;
    uint32_t emc_act2pden;
    uint32_t emc_ar2pden;
    uint32_t emc_rw2pden;
    uint32_t emc_cke2pden;
    uint32_t emc_pdex2che;
    uint32_t emc_pdex2mrr;
    uint32_t emc_txsr;
    uint32_t emc_txsr_dll;
    uint32_t emc_tcke;
    uint32_t emc_tckesr;
    uint32_t emc_tpd;
    uint32_t emc_tfaw;
    uint32_t emc_trpab;
    uint32_t emc_tclkstable;
    uint32_t emc_tclkstop;
    uint32_t emc_trefbw;
    uint32_t emc_fbio_cfg5;
    uint32_t emc_fbio_cfg7;
    uint32_t emc_fbio_cfg8;
    uint32_t emc_cmd_mapping_cmd0_0;
    uint32_t emc_cmd_mapping_cmd0_1;
    uint32_t emc_cmd_mapping_cmd0_2;
    uint32_t emc_cmd_mapping_cmd1_0;
    uint32_t emc_cmd_mapping_cmd1_1;
    uint32_t emc_cmd_mapping_cmd1_2;
    uint32_t emc_cmd_mapping_cmd2_0;
    uint32_t emc_cmd_mapping_cmd2_1;
    uint32_t emc_cmd_mapping_cmd2_2;
    uint32_t emc_cmd_mapping_cmd3_0;
    uint32_t emc_cmd_mapping_cmd3_1;
    uint32_t emc_cmd_mapping_cmd3_2;
    uint32_t emc_cmd_mapping_byte;
    uint32_t emc_fbio_spare;
    uint32_t emc_cfg_rsv;
    uint32_t emc_mrs;
    uint32_t emc_emrs;
    uint32_t emc_emrs2;
    uint32_t emc_emrs3;
    uint32_t emc_mrw1;
    uint32_t emc_mrw2;
    uint32_t emc_mrw3;
    uint32_t emc_mrw4;
    uint32_t emc_mrw6;
    uint32_t emc_mrw8;
    uint32_t emc_mrw9;
    uint32_t emc_mrw10;
    uint32_t emc_mrw12;
    uint32_t emc_mrw13;
    uint32_t emc_mrw14;
    uint32_t emc_mrw_extra;
    uint32_t emc_warm_boot_mrw_extra;
    uint32_t emc_warm_boot_extramode_reg_write_enable;
    uint32_t emc_extramode_reg_write_enable;
    uint32_t emc_mrw_reset_command;
    uint32_t emc_mrw_reset_ninit_wait;
    uint32_t emc_mrs_wait_cnt;
    uint32_t emc_mrs_wait_cnt2;
    uint32_t emc_cfg;
    uint32_t emc_cfg2;
    uint32_t emc_cfg_pipe;
    uint32_t emc_cfg_pipe_clk;
    uint32_t emc_fdpd_ctrl_cmd_no_ramp;
    uint32_t emc_cfg_update;
    uint32_t emc_dbg;
    uint32_t emc_dbg_write_mux;
    uint32_t emc_cmd_q;
    uint32_t emc_mc2emc_q;
    uint32_t emc_dyn_self_ref_control;
    uint32_t ahb_arbitration_xbar_ctrl_meminit_done;
    uint32_t emc_cfg_dig_dll;
    uint32_t emc_cfg_dig_dll_1;
    uint32_t emc_cfg_dig_dll_period;
    uint32_t emc_dev_select;
    uint32_t emc_sel_dpd_ctrl;
    uint32_t emc_fdpd_ctrl_dq;
    uint32_t emc_fdpd_ctrl_cmd;
    uint32_t emc_pmacro_ib_vref_dq_0;
    uint32_t emc_pmacro_ib_vref_dq_1;
    uint32_t emc_pmacro_ib_vref_dqs_0;
    uint32_t emc_pmacro_ib_vref_dqs_1;
    uint32_t emc_pmacro_ib_rxrt;
    uint32_t emc_cfg_pipe1;
    uint32_t emc_cfg_pipe2;
    uint32_t emc_pmacro_quse_ddll_rank0_0;
    uint32_t emc_pmacro_quse_ddll_rank0_1;
    uint32_t emc_pmacro_quse_ddll_rank0_2;
    uint32_t emc_pmacro_quse_ddll_rank0_3;
    uint32_t emc_pmacro_quse_ddll_rank0_4;
    uint32_t emc_pmacro_quse_ddll_rank0_5;
    uint32_t emc_pmacro_quse_ddll_rank1_0;
    uint32_t emc_pmacro_quse_ddll_rank1_1;
    uint32_t emc_pmacro_quse_ddll_rank1_2;
    uint32_t emc_pmacro_quse_ddll_rank1_3;
    uint32_t emc_pmacro_quse_ddll_rank1_4;
    uint32_t emc_pmacro_quse_ddll_rank1_5;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank0_0;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank0_1;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank0_2;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank0_3;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank0_4;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank0_5;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank1_0;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank1_1;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank1_2;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank1_3;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank1_4;
    uint32_t emc_pmacro_ob_ddll_long_dq_rank1_5;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank0_0;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank0_1;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank0_2;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank0_3;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank0_4;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank0_5;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank1_0;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank1_1;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank1_2;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank1_3;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank1_4;
    uint32_t emc_pmacro_ob_ddll_long_dqs_rank1_5;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank0_0;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank0_1;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank0_2;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank0_3;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank1_0;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank1_1;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank1_2;
    uint32_t emc_pmacro_ib_ddll_long_dqs_rank1_3;
    uint32_t emc_pmacro_ddll_long_cmd_0;
    uint32_t emc_pmacro_ddll_long_cmd_1;
    uint32_t emc_pmacro_ddll_long_cmd_2;
    uint32_t emc_pmacro_ddll_long_cmd_3;
    uint32_t emc_pmacro_ddll_long_cmd_4;
    uint32_t emc_pmacro_ddll_short_cmd_0;
    uint32_t emc_pmacro_ddll_short_cmd_1;
    uint32_t emc_pmacro_ddll_short_cmd_2;
    uint32_t emc_pmacro_ddll_periodic_offset;
    uint32_t warm_boot_wait;
    uint32_t emc_odt_write;
    uint32_t emc_zcal_interval;
    uint32_t emc_zcal_wait_cnt;
    uint32_t emc_zcal_mrw_cmd;
    uint32_t emc_mrs_reset_dll;
    uint32_t emc_zcal_init_dev0;
    uint32_t emc_zcal_init_dev1;
    uint32_t emc_zcal_init_wait;
    uint32_t emc_zcal_warm_cold_boot_enables;
    uint32_t emc_mrw_lpddr2zcal_warm_boot;
    uint32_t emc_zqcal_ddr3_warm_boot;
    uint32_t emc_zqcal_lpddr4_warm_boot;
    uint32_t emc_zcal_warm_boot_wait;
    uint32_t emc_mrs_warm_boot_enable;
    uint32_t emc_mrs_reset_dll_wait;
    uint32_t emc_mrs_extra;
    uint32_t emc_warm_boot_mrs_extra;
    uint32_t emc_emrs_ddr2_dll_enable;
    uint32_t emc_mrs_ddr2_dll_reset;
    uint32_t emc_emrs_ddr2_ocd_calib;
    uint32_t emc_ddr2_wait;
    uint32_t emc_clken_override;
    uint32_t emc_extra_refresh_num;
    uint32_t emc_clken_override_allwarm_boot;
    uint32_t mc_clken_override_allwarm_boot;
    uint32_t emc_cfg_dig_dll_period_warm_boot;
    uint32_t pmc_vddp_sel;
    uint32_t pmc_vddp_sel_wait;
    uint32_t pmc_ddr_cfg;
    uint32_t pmc_io_dpd3_req;
    uint32_t pmc_io_dpd3_req_wait;
    uint32_t pmc_io_dpd4_req_wait;
    uint32_t pmc_reg_short;
    uint32_t pmc_no_io_power;
    uint32_t pmc_ddr_ctrl_wait;
    uint32_t pmc_ddr_ctrl;
    uint32_t emc_acpd_control;
    uint32_t emc_swizzle_rank0_byte0;
    uint32_t emc_swizzle_rank0_byte1;
    uint32_t emc_swizzle_rank0_byte2;
    uint32_t emc_swizzle_rank0_byte3;
    uint32_t emc_swizzle_rank1_byte0;
    uint32_t emc_swizzle_rank1_byte1;
    uint32_t emc_swizzle_rank1_byte2;
    uint32_t emc_swizzle_rank1_byte3;
    uint32_t emc_txdsrvttgen;
    uint32_t emc_data_brlshft0;
    uint32_t emc_data_brlshft1;
    uint32_t emc_dqs_brlshft0;
    uint32_t emc_dqs_brlshft1;
    uint32_t emc_cmd_brlshft0;
    uint32_t emc_cmd_brlshft1;
    uint32_t emc_cmd_brlshft2;
    uint32_t emc_cmd_brlshft3;
    uint32_t emc_quse_brlshft0;
    uint32_t emc_quse_brlshft1;
    uint32_t emc_quse_brlshft2;
    uint32_t emc_quse_brlshft3;
    uint32_t emc_pmacro_dll_cfg0;
    uint32_t emc_pmacro_dll_cfg1;
    uint32_t emc_pmc_scratch1;
    uint32_t emc_pmc_scratch2;
    uint32_t emc_pmc_scratch3;
    uint32_t emc_pmacro_pad_cfg_ctrl;
    uint32_t emc_pmacro_vttgen_ctrl0;
    uint32_t emc_pmacro_vttgen_ctrl1;
    uint32_t emc_pmacro_vttgen_ctrl2;
    uint32_t emc_pmacro_dsr_vttgen_ctrl0;
    uint32_t emc_pmacro_brick_ctrl_rfu1;
    uint32_t emc_pmacro_cmd_brick_ctrl_fdpd;
    uint32_t emc_pmacro_brick_ctrl_rfu2;
    uint32_t emc_pmacro_data_brick_ctrl_fdpd;
    uint32_t emc_pmacro_bg_bias_ctrl0;
    uint32_t emc_pmacro_data_pad_rx_ctrl;
    uint32_t emc_pmacro_cmd_pad_rx_ctrl;
    uint32_t emc_pmacro_data_rx_term_mode;
    uint32_t emc_pmacro_cmd_rx_term_mode;
    uint32_t emc_pmacro_data_pad_tx_ctrl;
    uint32_t emc_pmacro_cmd_pad_tx_ctrl;
    uint32_t emc_cfg3;
    uint32_t emc_pmacro_tx_pwrd0;
    uint32_t emc_pmacro_tx_pwrd1;
    uint32_t emc_pmacro_tx_pwrd2;
    uint32_t emc_pmacro_tx_pwrd3;
    uint32_t emc_pmacro_tx_pwrd4;
    uint32_t emc_pmacro_tx_pwrd5;
    uint32_t emc_config_sample_delay;
    uint32_t emc_pmacro_brick_mapping0;
    uint32_t emc_pmacro_brick_mapping1;
    uint32_t emc_pmacro_brick_mapping2;
    uint32_t emc_pmacro_tx_sel_clk_src0;
    uint32_t emc_pmacro_tx_sel_clk_src1;
    uint32_t emc_pmacro_tx_sel_clk_src2;
    uint32_t emc_pmacro_tx_sel_clk_src3;
    uint32_t emc_pmacro_tx_sel_clk_src4;
    uint32_t emc_pmacro_tx_sel_clk_src5;
    uint32_t emc_pmacro_perbit_fgcg_ctrl0;
    uint32_t emc_pmacro_perbit_fgcg_ctrl1;
    uint32_t emc_pmacro_perbit_fgcg_ctrl2;
    uint32_t emc_pmacro_perbit_fgcg_ctrl3;
    uint32_t emc_pmacro_perbit_fgcg_ctrl4;
    uint32_t emc_pmacro_perbit_fgcg_ctrl5;
    uint32_t emc_pmacro_perbit_rfu_ctrl0;
    uint32_t emc_pmacro_perbit_rfu_ctrl1;
    uint32_t emc_pmacro_perbit_rfu_ctrl2;
    uint32_t emc_pmacro_perbit_rfu_ctrl3;
    uint32_t emc_pmacro_perbit_rfu_ctrl4;
    uint32_t emc_pmacro_perbit_rfu_ctrl5;
    uint32_t emc_pmacro_perbit_rfu1_ctrl0;
    uint32_t emc_pmacro_perbit_rfu1_ctrl1;
    uint32_t emc_pmacro_perbit_rfu1_ctrl2;
    uint32_t emc_pmacro_perbit_rfu1_ctrl3;
    uint32_t emc_pmacro_perbit_rfu1_ctrl4;
    uint32_t emc_pmacro_perbit_rfu1_ctrl5;
    uint32_t emc_pmacro_data_pi_ctrl;
    uint32_t emc_pmacro_cmd_pi_ctrl;
    uint32_t emc_pmacro_ddll_bypass;
    uint32_t emc_pmacro_ddll_pwrd0;
    uint32_t emc_pmacro_ddll_pwrd1;
    uint32_t emc_pmacro_ddll_pwrd2;
    uint32_t emc_pmacro_cmd_ctrl0;
    uint32_t emc_pmacro_cmd_ctrl1;
    uint32_t emc_pmacro_cmd_ctrl2;
    uint32_t mc_emem_adr_cfg;
    uint32_t mc_emem_adr_cfg_dev0;
    uint32_t mc_emem_adr_cfg_dev1;
    uint32_t mc_emem_adr_cfg_channel_mask;
    uint32_t mc_emem_adr_cfg_bank_mask0;
    uint32_t mc_emem_adr_cfg_bank_mask1;
    uint32_t mc_emem_adr_cfg_bank_mask2;
    uint32_t mc_emem_cfg;
    uint32_t mc_emem_arb_cfg;
    uint32_t mc_emem_arb_outstanding_req;
    uint32_t emc_emem_arb_refpb_hp_ctrl;
    uint32_t emc_emem_arb_refpb_bank_ctrl;
    uint32_t mc_emem_arb_timing_rcd;
    uint32_t mc_emem_arb_timing_rp;
    uint32_t mc_emem_arb_timing_rc;
    uint32_t mc_emem_arb_timing_ras;
    uint32_t mc_emem_arb_timing_faw;
    uint32_t mc_emem_arb_timing_rrd;
    uint32_t mc_emem_arb_timing_rap2pre;
    uint32_t mc_emem_arb_timing_wap2pre;
    uint32_t mc_emem_arb_timing_r2r;
    uint32_t mc_emem_arb_timing_w2w;
    uint32_t mc_emem_arb_timing_r2w;
    uint32_t mc_emem_arb_timing_w2r;
    uint32_t mc_emem_arb_timing_rfcpb;
    uint32_t mc_emem_arb_da_turns;
    uint32_t mc_emem_arb_da_covers;
    uint32_t mc_emem_arb_misc0;
    uint32_t mc_emem_arb_misc1;
    uint32_t mc_emem_arb_misc2;
    uint32_t mc_emem_arb_ring1_throttle;
    uint32_t mc_emem_arb_override;
    uint32_t mc_emem_arb_override1;
    uint32_t mc_emem_arb_rsv;
    uint32_t mc_da_cfg0;
    uint32_t mc_emem_arb_timing_ccdmw;
    uint32_t mc_clken_override;
    uint32_t mc_stat_control;
    uint32_t mc_video_protect_bom;
    uint32_t mc_video_protect_bom_adr_hi;
    uint32_t mc_video_protect_size_mb;
    uint32_t mc_video_protect_vpr_override;
    uint32_t mc_video_protect_vpr_override1;
    uint32_t mc_video_protect_gpu_override0;
    uint32_t mc_video_protect_gpu_override1;
    uint32_t mc_sec_carveout_bom;
    uint32_t mc_sec_carveout_adr_hi;
    uint32_t mc_sec_carveout_size_mb;
    uint32_t mc_video_protect_write_access;
    uint32_t mc_sec_carveout_protect_write_access;
    uint32_t mc_generalized_carveout1_bom;
    uint32_t mc_generalized_carveout1_bom_hi;
    uint32_t mc_generalized_carveout1_size_128kb;
    uint32_t mc_generalized_carveout1_access0;
    uint32_t mc_generalized_carveout1_access1;
    uint32_t mc_generalized_carveout1_access2;
    uint32_t mc_generalized_carveout1_access3;
    uint32_t mc_generalized_carveout1_access4;
    uint32_t mc_generalized_carveout1_force_internal_access0;
    uint32_t mc_generalized_carveout1_force_internal_access1;
    uint32_t mc_generalized_carveout1_force_internal_access2;
    uint32_t mc_generalized_carveout1_force_internal_access3;
    uint32_t mc_generalized_carveout1_force_internal_access4;
    uint32_t mc_generalized_carveout1_cfg0;
    uint32_t mc_generalized_carveout2_bom;
    uint32_t mc_generalized_carveout2_bom_hi;
    uint32_t mc_generalized_carveout2_size_128kb;
    uint32_t mc_generalized_carveout2_access0;
    uint32_t mc_generalized_carveout2_access1;
    uint32_t mc_generalized_carveout2_access2;
    uint32_t mc_generalized_carveout2_access3;
    uint32_t mc_generalized_carveout2_access4;
    uint32_t mc_generalized_carveout2_force_internal_access0;
    uint32_t mc_generalized_carveout2_force_internal_access1;
    uint32_t mc_generalized_carveout2_force_internal_access2;
    uint32_t mc_generalized_carveout2_force_internal_access3;
    uint32_t mc_generalized_carveout2_force_internal_access4;
    uint32_t mc_generalized_carveout2_cfg0;
    uint32_t mc_generalized_carveout3_bom;
    uint32_t mc_generalized_carveout3_bom_hi;
    uint32_t mc_generalized_carveout3_size_128kb;
    uint32_t mc_generalized_carveout3_access0;
    uint32_t mc_generalized_carveout3_access1;
    uint32_t mc_generalized_carveout3_access2;
    uint32_t mc_generalized_carveout3_access3;
    uint32_t mc_generalized_carveout3_access4;
    uint32_t mc_generalized_carveout3_force_internal_access0;
    uint32_t mc_generalized_carveout3_force_internal_access1;
    uint32_t mc_generalized_carveout3_force_internal_access2;
    uint32_t mc_generalized_carveout3_force_internal_access3;
    uint32_t mc_generalized_carveout3_force_internal_access4;
    uint32_t mc_generalized_carveout3_cfg0;
    uint32_t mc_generalized_carveout4_bom;
    uint32_t mc_generalized_carveout4_bom_hi;
    uint32_t mc_generalized_carveout4_size_128kb;
    uint32_t mc_generalized_carveout4_access0;
    uint32_t mc_generalized_carveout4_access1;
    uint32_t mc_generalized_carveout4_access2;
    uint32_t mc_generalized_carveout4_access3;
    uint32_t mc_generalized_carveout4_access4;
    uint32_t mc_generalized_carveout4_force_internal_access0;
    uint32_t mc_generalized_carveout4_force_internal_access1;
    uint32_t mc_generalized_carveout4_force_internal_access2;
    uint32_t mc_generalized_carveout4_force_internal_access3;
    uint32_t mc_generalized_carveout4_force_internal_access4;
    uint32_t mc_generalized_carveout4_cfg0;
    uint32_t mc_generalized_carveout5_bom;
    uint32_t mc_generalized_carveout5_bom_hi;
    uint32_t mc_generalized_carveout5_size_128kb;
    uint32_t mc_generalized_carveout5_access0;
    uint32_t mc_generalized_carveout5_access1;
    uint32_t mc_generalized_carveout5_access2;
    uint32_t mc_generalized_carveout5_access3;
    uint32_t mc_generalized_carveout5_access4;
    uint32_t mc_generalized_carveout5_force_internal_access0;
    uint32_t mc_generalized_carveout5_force_internal_access1;
    uint32_t mc_generalized_carveout5_force_internal_access2;
    uint32_t mc_generalized_carveout5_force_internal_access3;
    uint32_t mc_generalized_carveout5_force_internal_access4;
    uint32_t mc_generalized_carveout5_cfg0;
    uint32_t emc_ca_training_enable;
    uint32_t swizzle_rank_byte_encode;
    uint32_t boot_rom_patch_control;
    uint32_t boot_rom_patch_data;
    uint32_t mc_mts_carveout_bom;
    uint32_t mc_mts_carveout_adr_hi;
    uint32_t mc_mts_carveout_size_mb;
    uint32_t mc_mts_carveout_reg_ctrl;
    uint32_t mc_untranslated_region_check;
    uint32_t reserved;
} sdram_params_t;

#endif
