Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:33:01 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : sv_chip2_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.199ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_p_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.505%)  route 0.098ns (49.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[19]/Q
    SLICE_X38Y250        net (fo=1, unset)            0.098     1.596    h_fltr_1_right/n_27_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y250        net (fo=12948, unset)        0.867     1.938    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.693    
    SLICE_X38Y250        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.795    h_fltr_1_right/imag_p_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.189ns  (arrival time - required time)
  Source:                 h_fltr_1_left/your_instance_name_f2/n_delay_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.478%)  route 0.130ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y244        net (fo=12948, unset)        0.526     1.360    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y244        FDRE (Prop_fdre_C_Q)         0.100     1.460    h_fltr_1_left/your_instance_name_f2/n_delay_reg4_reg[4]/Q
    DSP48_X2Y101         net (fo=1, unset)            0.130     1.590    h_fltr_1_left/your_instance_name_f2/n_0_n_delay_reg4_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X2Y101         net (fo=12948, unset)        0.883     1.954    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.709    
    DSP48_X2Y101         DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.070     1.779    h_fltr_1_left/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.185ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.045%)  route 0.122ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y246        net (fo=12948, unset)        0.571     1.405    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y246        FDRE (Prop_fdre_C_Q)         0.100     1.505    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[4]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.122     1.627    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                 -0.185    

Slack (VIOLATED) :        -0.183ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.915%)  route 0.105ns (47.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y249        net (fo=12948, unset)        0.572     1.406    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y249        FDRE (Prop_fdre_C_Q)         0.118     1.524    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[0]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.105     1.629    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.183ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.915%)  route 0.105ns (47.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y249        net (fo=12948, unset)        0.572     1.406    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y249        FDRE (Prop_fdre_C_Q)         0.118     1.524    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[7]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.105     1.629    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.183ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f1/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.843%)  route 0.123ns (55.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y247        net (fo=12948, unset)        0.571     1.405    v_fltr_1_right/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y247        FDRE (Prop_fdre_C_Q)         0.100     1.505    v_fltr_1_right/inst_fltr_compute_f1/dout_reg[5]/Q
    DSP48_X0Y101         net (fo=4, unset)            0.123     1.628    h_fltr_1_right/your_instance_name_f2/I2[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y101         net (fo=12948, unset)        0.929     2.000    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.755    
    DSP48_X0Y101         DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.056     1.811    h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.180ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f1/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.248%)  route 0.126ns (55.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y247        net (fo=12948, unset)        0.571     1.405    v_fltr_1_right/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y247        FDRE (Prop_fdre_C_Q)         0.100     1.505    v_fltr_1_right/inst_fltr_compute_f1/dout_reg[15]/Q
    DSP48_X0Y101         net (fo=4, unset)            0.126     1.631    h_fltr_1_right/your_instance_name_f2/I2[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y101         net (fo=12948, unset)        0.929     2.000    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.755    
    DSP48_X0Y101         DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.056     1.811    h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.177ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_fltr_1_right/inst_fltr_compute_f3/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.524%)  route 0.068ns (40.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X15Y248        net (fo=12948, unset)        0.571     1.405    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_fdre_C_Q)         0.100     1.505    v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[9]/Q
    SLICE_X14Y250        net (fo=1, unset)            0.068     1.573    v_fltr_1_right/inst_fltr_compute_f3/n_0_d_out_tmp_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X14Y250        net (fo=12948, unset)        0.879     1.950    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.705    
    SLICE_X14Y250        FDRE (Hold_fdre_C_D)         0.045     1.750    v_fltr_1_right/inst_fltr_compute_f3/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.168ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.372%)  route 0.121ns (50.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X12Y249        net (fo=12948, unset)        0.571     1.405    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y249        FDRE (Prop_fdre_C_Q)         0.118     1.523    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[8]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.121     1.644    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.167ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f1/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.841%)  route 0.139ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y247        net (fo=12948, unset)        0.571     1.405    v_fltr_1_right/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y247        FDRE (Prop_fdre_C_Q)         0.100     1.505    v_fltr_1_right/inst_fltr_compute_f1/dout_reg[7]/Q
    DSP48_X0Y101         net (fo=4, unset)            0.139     1.644    h_fltr_1_right/your_instance_name_f2/I2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y101         net (fo=12948, unset)        0.929     2.000    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.755    
    DSP48_X0Y101         DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.056     1.811    h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.165ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_p_reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[16]/Q
    SLICE_X38Y250        net (fo=1, unset)            0.128     1.626    h_fltr_1_right/n_30_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y250        net (fo=12948, unset)        0.867     1.938    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.693    
    SLICE_X38Y250        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.791    h_fltr_1_right/imag_p_reg_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.984%)  route 0.144ns (59.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y246        net (fo=12948, unset)        0.570     1.404    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y246        FDRE (Prop_fdre_C_Q)         0.100     1.504    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[1]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.144     1.648    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.162ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.062%)  route 0.156ns (60.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X11Y249        net (fo=12948, unset)        0.572     1.406    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y249        FDRE (Prop_fdre_C_Q)         0.100     1.506    h_fltr_1_right/your_instance_name_f2/n_delay_reg4_reg[1]/Q
    DSP48_X0Y103         net (fo=1, unset)            0.156     1.662    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg4_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y103         net (fo=12948, unset)        0.928     1.999    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.754    
    DSP48_X0Y103         DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.070     1.824    h_fltr_1_right/your_instance_name_f2/dout_reg/your_instance_name_f2/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.161ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_p_reg_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.668%)  route 0.129ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[18]/Q
    SLICE_X38Y250        net (fo=1, unset)            0.129     1.627    h_fltr_1_right/n_28_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y250        net (fo=12948, unset)        0.867     1.938    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.693    
    SLICE_X38Y250        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.788    h_fltr_1_right/imag_p_reg_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.160ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_p_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.053%)  route 0.127ns (55.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y248        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y248        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[15]/Q
    SLICE_X38Y250        net (fo=1, unset)            0.127     1.625    h_fltr_1_right/n_31_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y250        net (fo=12948, unset)        0.867     1.938    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.693    
    SLICE_X38Y250        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.785    h_fltr_1_right/imag_p_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.160ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_n_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.735%)  route 0.134ns (57.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X34Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[19]/Q
    SLICE_X42Y251        net (fo=1, unset)            0.134     1.632    h_fltr_1_right/n_59_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y251        net (fo=12948, unset)        0.864     1.935    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.690    
    SLICE_X42Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.792    h_fltr_1_right/imag_n_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.159ns  (arrival time - required time)
  Source:                 v_fltr_1_left/inst_fltr_compute_f1/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.773%)  route 0.129ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y247        net (fo=12948, unset)        0.526     1.360    v_fltr_1_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.118     1.478    v_fltr_1_left/inst_fltr_compute_f1/dout_reg[10]/Q
    DSP48_X2Y100         net (fo=4, unset)            0.129     1.607    h_fltr_1_left/your_instance_name_f2/I2[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X2Y100         net (fo=12948, unset)        0.884     1.955    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.710    
    DSP48_X2Y100         DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.056     1.766    h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.158ns  (arrival time - required time)
  Source:                 v_fltr_1_left/inst_fltr_compute_f1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.091ns (42.723%)  route 0.122ns (57.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y244        net (fo=12948, unset)        0.525     1.359    v_fltr_1_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y244        FDRE (Prop_fdre_C_Q)         0.091     1.450    v_fltr_1_left/inst_fltr_compute_f1/dout_reg[1]/Q
    DSP48_X2Y100         net (fo=4, unset)            0.122     1.572    h_fltr_1_left/your_instance_name_f2/I2[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X2Y100         net (fo=12948, unset)        0.884     1.955    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.710    
    DSP48_X2Y100         DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.020     1.730    h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.118ns (47.200%)  route 0.132ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y247        net (fo=12948, unset)        0.572     1.406    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y247        FDRE (Prop_fdre_C_Q)         0.118     1.524    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[3]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.132     1.656    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (arrival time - required time)
  Source:                 v_fltr_1_left/inst_fltr_compute_f1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.091ns (42.523%)  route 0.123ns (57.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y245        net (fo=12948, unset)        0.526     1.360    v_fltr_1_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y245        FDRE (Prop_fdre_C_Q)         0.091     1.451    v_fltr_1_left/inst_fltr_compute_f1/dout_reg[3]/Q
    DSP48_X2Y100         net (fo=4, unset)            0.123     1.574    h_fltr_1_left/your_instance_name_f2/I2[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X2Y100         net (fo=12948, unset)        0.884     1.955    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.710    
    DSP48_X2Y100         DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.020     1.730    h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_n_reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.017%)  route 0.138ns (57.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X34Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[16]/Q
    SLICE_X42Y251        net (fo=1, unset)            0.138     1.636    h_fltr_1_right/n_62_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y251        net (fo=12948, unset)        0.864     1.935    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.690    
    SLICE_X42Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.788    h_fltr_1_right/imag_n_reg_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_p_reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.668%)  route 0.129ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X35Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_p_tmp_reg[17]/Q
    SLICE_X38Y250        net (fo=1, unset)            0.129     1.627    h_fltr_1_right/n_29_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y250        net (fo=12948, unset)        0.867     1.938    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.693    
    SLICE_X38Y250        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.779    h_fltr_1_right/imag_p_reg_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.151ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.275%)  route 0.137ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y247        net (fo=12948, unset)        0.572     1.406    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y247        FDRE (Prop_fdre_C_Q)         0.118     1.524    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[2]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.137     1.661    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.914%)  route 0.139ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X10Y247        net (fo=12948, unset)        0.572     1.406    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y247        FDRE (Prop_fdre_C_Q)         0.118     1.524    h_fltr_1_right/your_instance_name_f2/n_delay_reg1_reg[6]/Q
    DSP48_X0Y100         net (fo=2, unset)            0.139     1.663    h_fltr_1_right/your_instance_name_f2/n_0_n_delay_reg1_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y100         net (fo=12948, unset)        0.930     2.001    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.756    
    DSP48_X0Y100         DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.056     1.812    h_fltr_1_right/your_instance_name_f2/dout0__0/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (arrival time - required time)
  Source:                 v_fltr_1_left/inst_fltr_compute_f1/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.914%)  route 0.139ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y247        net (fo=12948, unset)        0.526     1.360    v_fltr_1_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.118     1.478    v_fltr_1_left/inst_fltr_compute_f1/dout_reg[11]/Q
    DSP48_X2Y100         net (fo=4, unset)            0.139     1.617    h_fltr_1_left/your_instance_name_f2/I2[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X2Y100         net (fo=12948, unset)        0.884     1.955    h_fltr_1_left/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.710    
    DSP48_X2Y100         DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.056     1.766    h_fltr_1_left/your_instance_name_f2/dout0__2/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.148ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_n_reg_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.841%)  route 0.139ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X34Y249        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y249        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[18]/Q
    SLICE_X42Y251        net (fo=1, unset)            0.139     1.637    h_fltr_1_right/n_60_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y251        net (fo=12948, unset)        0.864     1.935    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.690    
    SLICE_X42Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.785    h_fltr_1_right/imag_n_reg_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.148ns  (arrival time - required time)
  Source:                 h_fltr_1_right/vidin_out_reg_h2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/my_steer_fltr_inst/h2_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.356%)  route 0.091ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X33Y248        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y248        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/vidin_out_reg_h2_reg[27]/Q
    SLICE_X33Y250        net (fo=1, unset)            0.091     1.589    h_fltr_1_right/my_steer_fltr_inst/I6[25]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X33Y250        net (fo=12948, unset)        0.871     1.942    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.697    
    SLICE_X33Y250        FDRE (Hold_fdre_C_D)         0.040     1.737    h_fltr_1_right/my_steer_fltr_inst/h2_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.147ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_fltr_1_right/inst_fltr_compute_f3/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.356%)  route 0.091ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X15Y248        net (fo=12948, unset)        0.571     1.405    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y248        FDRE (Prop_fdre_C_Q)         0.100     1.505    v_fltr_1_right/inst_fltr_compute_f3/d_out_tmp_reg[8]/Q
    SLICE_X14Y250        net (fo=1, unset)            0.091     1.596    v_fltr_1_right/inst_fltr_compute_f3/n_0_d_out_tmp_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X14Y250        net (fo=12948, unset)        0.879     1.950    v_fltr_1_right/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.705    
    SLICE_X14Y250        FDRE (Hold_fdre_C_D)         0.038     1.743    v_fltr_1_right/inst_fltr_compute_f3/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.146ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/imag_n_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.017%)  route 0.138ns (57.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X34Y248        net (fo=12948, unset)        0.564     1.398    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y248        FDRE (Prop_fdre_C_Q)         0.100     1.498    h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[15]/Q
    SLICE_X42Y251        net (fo=1, unset)            0.138     1.636    h_fltr_1_right/n_63_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y251        net (fo=12948, unset)        0.864     1.935    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.690    
    SLICE_X42Y251        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.782    h_fltr_1_right/imag_n_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (arrival time - required time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f1/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.462%)  route 0.160ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.712     0.808    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y249        net (fo=12948, unset)        0.571     1.405    v_fltr_1_right/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y249        FDRE (Prop_fdre_C_Q)         0.100     1.505    v_fltr_1_right/inst_fltr_compute_f1/dout_reg[12]/Q
    DSP48_X0Y101         net (fo=4, unset)            0.160     1.665    h_fltr_1_right/your_instance_name_f2/I2[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    R31                                               0.000     0.000    tm3_clk_v0
    R31                  net (fo=0)                   0.000     0.000    tm3_clk_v0
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            0.779     1.041    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.071    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X0Y101         net (fo=12948, unset)        0.929     2.000    h_fltr_1_right/your_instance_name_f2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.245     1.755    
    DSP48_X0Y101         DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                      0.056     1.811    h_fltr_1_right/your_instance_name_f2/dout0__1/your_instance_name_f2/dout0
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                 -0.146    




