### Tetris-VHDL is a bare-metal pure hardware implementation of the Tetris game for FPGA
This project has been developed while teaching a course of [laboratory of digital systems](http://lia.deis.unibo.it/Courses/SistDigitali) in University of Bologna and is intended as a drive-through use case for basic hardware design principles and common VHDL patterns.
[]()
The VHDL code is not particularly platform specific, however the entire project is tested and guaranteed to run on [Altera DE1](http://www.google.com/search?q=altera+de1+board&btnI) development boards.

Teaching material
----------------

Together with the VHDL of the project itself, I wrote down to the years some teaching material related to the project. Unfortunately, at the moment, the slides are available only in Italian.

 - [Introduction to FPGAs, design principles and quick VHDL summary](https://github.com/primiano/tetris-vhdl/blob/docs-ita/etris_vhdl_slides_1_intro.pdf)
 - [Introduction to the DE1 FPGAs board and Altera development environment](https://github.com/primiano/tetris-vhdl/blob/docs-ita/tetris_vhdl_slides_2_altera_intro.pdf)
 - [Introduction to Tetris projects: requirements and architecture](https://github.com/primiano/tetris-vhdl/blob/docs-ita/tetris_vhdl_slides_3_tetris_intro.pdf)
 - [Tetris project: data-path architecture and RTL VHDL](https://github.com/primiano/tetris-vhdl/blob/docs-ita/tetris_vhdl_slides_4_datapath.pdf)
 - [Tetris project: user interface and VGA framebuffer](https://github.com/primiano/tetris-vhdl/blob/docs-ita/tetris_vhdl_slides_5_ui.pdf)
 - [Tetris project: control unit](https://github.com/primiano/tetris-vhdl/blob/docs-ita/tetris_vhdl_slides_6_control_unit.pdf)


License
-------
The applications are released under the terms of the [GNU GPL](http://www.gnu.org/copyleft/gpl.html)
