Classic Timing Analyzer report for FPQ
Wed Jul 15 21:27:16 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SCLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.882 ns                                       ; CLK1      ; CLK1HZ    ; SCLK       ; --       ; 0            ;
; Clock Setup: 'SCLK'          ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[6] ; SCLK       ; SCLK     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCLK'                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 2.581 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.571 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[2] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[3] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[3] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.481 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[2] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[3] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[3] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.416 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[2] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 2.382 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[2] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.379 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[5] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[5] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[4] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[5] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[5] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[4] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 2.203 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[6] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[6] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[4] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[6] ; CNT100[6] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.895 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[6] ; CNT100[5] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CNT100[4] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[3] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[4] ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[4] ; CNT100[2] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[2] ; CNT100[4] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CNT100[3] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[2] ; CNT100[3] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[3] ; CNT100[4] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[1] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[3] ; CNT100[3] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[4] ; CNT100[4] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[1] ; CNT100[1] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT100[0] ; CNT100[0] ; SCLK       ; SCLK     ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CLK1      ; CLK1      ; SCLK       ; SCLK     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+------+--------+------------+
; Slack ; Required tco ; Actual tco ; From ; To     ; From Clock ;
+-------+--------------+------------+------+--------+------------+
; N/A   ; None         ; 6.882 ns   ; CLK1 ; CLK1HZ ; SCLK       ;
+-------+--------------+------------+------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jul 15 21:27:16 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPQ -c FPQ --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SCLK" is an undefined clock
Info: Clock "SCLK" Internal fmax is restricted to 340.02 MHz between source register "CNT100[0]" and destination register "CNT100[6]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.653 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N1; Fanout = 3; REG Node = 'CNT100[0]'
            Info: 2: + IC(0.438 ns) + CELL(0.596 ns) = 1.034 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 2; COMB Node = 'Add0~1'
            Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.120 ns; Loc. = LCCOMB_X1_Y2_N2; Fanout = 2; COMB Node = 'Add0~3'
            Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.206 ns; Loc. = LCCOMB_X1_Y2_N4; Fanout = 2; COMB Node = 'Add0~5'
            Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.292 ns; Loc. = LCCOMB_X1_Y2_N6; Fanout = 2; COMB Node = 'Add0~7'
            Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.378 ns; Loc. = LCCOMB_X1_Y2_N8; Fanout = 2; COMB Node = 'Add0~9'
            Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.464 ns; Loc. = LCCOMB_X1_Y2_N10; Fanout = 1; COMB Node = 'Add0~11'
            Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 1.970 ns; Loc. = LCCOMB_X1_Y2_N12; Fanout = 1; COMB Node = 'Add0~12'
            Info: 9: + IC(0.369 ns) + CELL(0.206 ns) = 2.545 ns; Loc. = LCCOMB_X1_Y2_N30; Fanout = 1; COMB Node = 'CNT100~9'
            Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.653 ns; Loc. = LCFF_X1_Y2_N31; Fanout = 2; REG Node = 'CNT100[6]'
            Info: Total cell delay = 1.846 ns ( 69.58 % )
            Info: Total interconnect delay = 0.807 ns ( 30.42 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SCLK" to destination register is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'SCLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X1_Y2_N31; Fanout = 2; REG Node = 'CNT100[6]'
                Info: Total cell delay = 1.756 ns ( 62.36 % )
                Info: Total interconnect delay = 1.060 ns ( 37.64 % )
            Info: - Longest clock path from clock "SCLK" to source register is 2.816 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'SCLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X1_Y2_N1; Fanout = 3; REG Node = 'CNT100[0]'
                Info: Total cell delay = 1.756 ns ( 62.36 % )
                Info: Total interconnect delay = 1.060 ns ( 37.64 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "SCLK" to destination pin "CLK1HZ" through register "CLK1" is 6.882 ns
    Info: + Longest clock path from clock "SCLK" to source register is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'SCLK~clkctrl'
        Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X1_Y2_N23; Fanout = 2; REG Node = 'CLK1'
        Info: Total cell delay = 1.756 ns ( 62.36 % )
        Info: Total interconnect delay = 1.060 ns ( 37.64 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N23; Fanout = 2; REG Node = 'CLK1'
        Info: 2: + IC(0.706 ns) + CELL(3.056 ns) = 3.762 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'CLK1HZ'
        Info: Total cell delay = 3.056 ns ( 81.23 % )
        Info: Total interconnect delay = 0.706 ns ( 18.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Wed Jul 15 21:27:16 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


