/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [32:0] _01_;
  wire [13:0] _02_;
  wire [13:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  reg [17:0] celloutsig_0_10z;
  wire [31:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_6z ? celloutsig_1_9z[14] : celloutsig_1_9z[15];
  assign celloutsig_1_18z = _00_ ? celloutsig_1_6z : celloutsig_1_9z[17];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[149] : in_data[136];
  assign celloutsig_1_5z = celloutsig_1_4z ? celloutsig_1_0z : in_data[171];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_4z = celloutsig_0_2z[0] | celloutsig_0_2z[1];
  assign celloutsig_0_16z = celloutsig_0_8z[9] | celloutsig_0_8z[2];
  reg [13:0] _12_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _12_ <= 14'h0000;
    else _12_ <= { celloutsig_1_8z[3:0], celloutsig_1_13z, _02_[8:6], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z };
  assign { _03_[13], _00_, _03_[11:0] } = _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 4'h0;
    else _04_ <= in_data[26:23];
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _14_ <= 3'h0;
    else _14_ <= in_data[167:165];
  assign _02_[8:6] = _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 33'h000000000;
    else _01_ <= { in_data[55:24], celloutsig_0_1z };
  assign celloutsig_1_6z = _02_[8:6] === { in_data[140], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_3z = in_data[118:116] > _02_[8:6];
  assign celloutsig_1_10z = { celloutsig_1_8z[5:0], celloutsig_1_6z, celloutsig_1_1z } <= { in_data[135:130], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[123:120] <= in_data[119:116];
  assign celloutsig_1_13z = { celloutsig_1_8z[6:4], celloutsig_1_10z } < { celloutsig_1_8z[5:3], celloutsig_1_12z };
  assign celloutsig_0_17z = _01_[25:16] < celloutsig_0_11z[26:17];
  assign celloutsig_1_4z = { in_data[113:107], celloutsig_1_0z, celloutsig_1_0z } < { in_data[151:145], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = in_data[190:185] * { in_data[161:157], celloutsig_1_1z };
  assign celloutsig_0_6z = in_data[50:43] * { _01_[18:17], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = _01_[22:15] != { celloutsig_0_6z[6:5], celloutsig_0_4z, _04_, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_11z[31:29], celloutsig_0_4z } != { celloutsig_0_10z[16:14], celloutsig_0_7z };
  assign celloutsig_0_0z = & in_data[60:47];
  assign celloutsig_1_8z = { celloutsig_1_7z[3:1], celloutsig_1_7z } >> { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[60:58] << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_12z } <<< { in_data[40:37], celloutsig_0_17z };
  assign celloutsig_0_11z = { in_data[46:23], celloutsig_0_6z } >>> { in_data[39:16], celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_6z[7:4] >>> _04_;
  assign celloutsig_1_9z = { in_data[115:110], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z } >>> in_data[174:157];
  assign celloutsig_1_7z = { _02_[8:6], celloutsig_1_1z } - { in_data[103:101], celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_8z = 13'h0000;
    else if (clkin_data[160]) celloutsig_0_8z = in_data[20:8];
  always_latch
    if (!clkin_data[96]) celloutsig_0_10z = 18'h00000;
    else if (clkin_data[160]) celloutsig_0_10z = { celloutsig_0_6z[3], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z };
  assign { _02_[13:9], _02_[5:0] } = { celloutsig_1_8z[3:0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z };
  assign _03_[12] = _00_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
