$date
	Mon Dec 05 01:43:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module O_ROM $end
$var wire 7 ! address [6:0] $end
$var reg 100 " data [99:0] $end
$upscope $end
$scope module X_ROM $end
$var wire 7 # address [6:0] $end
$var reg 100 $ data [99:0] $end
$upscope $end
$scope module top_test $end
$var wire 1 % winB $end
$var wire 1 & winA $end
$var wire 1 ' turn_test $end
$var wire 1 ( tie $end
$var wire 9 ) rX_test [8:0] $end
$var wire 9 * rO_test [8:0] $end
$var wire 4 + position_test [3:0] $end
$var wire 4 , cursor_test [3:0] $end
$var reg 1 - button_down $end
$var reg 1 . button_left $end
$var reg 1 / button_play $end
$var reg 1 0 button_right $end
$var reg 1 1 button_up $end
$var reg 1 2 clk $end
$var reg 1 3 rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
02
01
00
0/
0.
0-
bx00 ,
b0 +
b0 *
bx )
0(
1'
x&
0%
b0 $
bz #
b0 "
bz !
$end
#2000
13
#5000
0&
b0 ,
b0 )
12
#7000
03
#10000
10
02
#15000
12
#16000
00
#20000
02
#25000
b1 +
b100 ,
12
#30000
02
1/
#35000
12
#36000
0/
#40000
02
#45000
0'
b10 )
12
#50000
02
1.
#55000
12
#56000
0.
#60000
02
#65000
b0 +
b0 ,
12
#70000
02
1/
#75000
12
#76000
0/
#80000
02
#85000
1'
b1 *
12
#90000
02
10
#95000
12
#96000
00
#100000
02
#105000
b1 +
b100 ,
12
#110000
02
1-
#115000
12
#116000
0-
#120000
02
#125000
b100 +
b101 ,
12
#130000
02
1/
#135000
12
#136000
0/
#140000
02
#145000
0'
b10010 )
12
#150000
02
1.
#155000
12
#156000
0.
#160000
02
#165000
b11 +
b1 ,
12
#170000
02
1/
#175000
12
#176000
0/
#180000
02
#185000
1'
b1001 *
12
#190000
02
1-
#195000
12
#196000
0-
#200000
02
#205000
b110 +
b10 ,
12
#210000
02
10
#215000
12
#216000
00
#220000
02
#225000
b111 +
b110 ,
12
#230000
02
1/
#235000
12
#236000
0/
#240000
02
#245000
1&
0'
b10010010 )
12
#250000
02
#255000
12
#256000
