# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TareaFSM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/User/Desktop/Tarea\ Digitales {C:/Users/User/Desktop/Tarea Digitales/FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:38 on Sep 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/User/Desktop/Tarea Digitales" C:/Users/User/Desktop/Tarea Digitales/FSM.sv 
# -- Compiling module FSM
# ** Error: C:/Users/User/Desktop/Tarea Digitales/FSM.sv(33): (vlog-2110) Illegal reference to net "msj".
# ** Error: C:/Users/User/Desktop/Tarea Digitales/FSM.sv(35): (vlog-2110) Illegal reference to net "msj".
# End time: 11:11:38 on Sep 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./TareaFSM_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/User/Desktop/Tarea\ Digitales {C:/Users/User/Desktop/Tarea Digitales/FSM.sv}"
