# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
# Date created = 14:44:14  January 28, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TASK_1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE Auto
set_global_assignment -name TOP_LEVEL_ENTITY RND_TESTING_V1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:44:14  JANUARY 28, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name BDF_FILE RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf
set_global_assignment -name VERILOG_FILE RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/shiftleft.v
set_global_assignment -name BDF_FILE PSEUDORAND/multiply16.bdf
set_global_assignment -name BDF_FILE PSEUDORAND/multiply.bdf
set_global_assignment -name VERILOG_FILE PSEUDORAND/buffer.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit1514.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit1312.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit1110.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit98.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit76.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit54.v
set_global_assignment -name VERILOG_FILE PSEUDORAND/bit32.v
set_global_assignment -name QIP_FILE RAM.qip
set_global_assignment -name BDF_FILE TASK1.bdf
set_global_assignment -name BDF_FILE ThreeBitRegister.bdf
set_global_assignment -name VERILOG_FILE COMBLOGSTATE.v
set_global_assignment -name BDF_FILE TASK3.bdf
set_global_assignment -name VERILOG_FILE COMBLOGFETCH.v
set_global_assignment -name BDF_FILE TASK4.bdf
set_global_assignment -name BDF_FILE STATE_MACHINE_BDF.bdf
set_global_assignment -name VERILOG_FILE DECODE.v
set_global_assignment -name BDF_FILE DECODE_BDF.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE DECODE_FIRST_TEST.vwf
set_global_assignment -name BDF_FILE TASK4_V2.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE "MU0_WITHOUT_ALU-ACCRE.vwf"
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name MIF_FILE TEST_MIF.mif
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_global_assignment -name BDF_FILE TASK5.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE "MU0_WITHOUT_ALU-ACCRE2.vwf"
set_global_assignment -name BDF_FILE PC_TEST.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform3.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name BDF_FILE BitRegister.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform5.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform6.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform7.vwf
set_global_assignment -name VERILOG_FILE FORCELOGIC.v
set_global_assignment -name BDF_FILE FORCE_BDF.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE FORCE_TEST1.vwf
set_global_assignment -name BDF_FILE TASK6.bdf
set_global_assignment -name BDF_FILE SHIFTREG_TEST_BDF.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE SHIFTREG_TEST.vwf
set_global_assignment -name VERILOG_FILE EQ_VERILOG.v
set_global_assignment -name BDF_FILE TASK7.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE FULL_NOT_PIPELINDED_TEST1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform8.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE FULL_NOT_PIPELINDED_TEST2.vwf
set_global_assignment -name MIF_FILE TEST_FULL_NOT_PIPELINED.mif
set_global_assignment -name BDF_FILE TASK8.bdf
set_global_assignment -name BDF_FILE PIPELINING_V1.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform9.vwf
set_global_assignment -name BDF_FILE Project_V1.bdf
set_global_assignment -name VERILOG_FILE Fibonacci_ALU.v
set_global_assignment -name QIP_FILE FBCV_RAM.qip
set_global_assignment -name VERILOG_FILE FBC_FORCELOGIC.v
set_global_assignment -name BDF_FILE Project_StateMachine_V1.bdf
set_global_assignment -name BDF_FILE TEST_LPM_COUNTER.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform11.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform12.vwf
set_global_assignment -name VERILOG_FILE FBCV_COMBLOGSTATE.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform13.vwf
set_global_assignment -name BDF_FILE FBCV_Testing_V1.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform14.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform15.vwf
set_global_assignment -name BDF_FILE FBCV_Project_V1.bdf
set_global_assignment -name VERILOG_FILE FBCV_Fibonacci_ALU_Decoder.v
set_global_assignment -name BDF_FILE FBCV_Project_StateMachine_V1.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform16.vwf
set_global_assignment -name BDF_FILE RND_DOUBLE_PC.bdf
set_global_assignment -name BDF_FILE RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf
set_global_assignment -name BDF_FILE RND_TESTING_V1.bdf
set_global_assignment -name VERILOG_FILE RND_Decoder.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform17.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform18.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform19.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform20.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform21.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform22.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform23.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform24.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top