Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_026.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3523417 heartbeat IPC: 2.83815 cumulative IPC: 2.83815 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7052213 heartbeat IPC: 2.83383 cumulative IPC: 2.83599 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10571086 heartbeat IPC: 2.84182 cumulative IPC: 2.83793 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14098957 heartbeat IPC: 2.83457 cumulative IPC: 2.83709 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17619382 heartbeat IPC: 2.84057 cumulative IPC: 2.83778 (Simulation time: 0 hr 9 min 8 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17619383 (Simulation time: 0 hr 9 min 8 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_026.champsimtrace.xz
Heartbeat CPU 0 instructions: 60000000 cycles: 24541717 heartbeat IPC: 1.4446 cumulative IPC: 1.4446 (Simulation time: 0 hr 11 min 4 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 31350841 heartbeat IPC: 1.46862 cumulative IPC: 1.45651 (Simulation time: 0 hr 12 min 51 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38256525 heartbeat IPC: 1.44808 cumulative IPC: 1.45369 (Simulation time: 0 hr 14 min 29 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 45049546 heartbeat IPC: 1.4721 cumulative IPC: 1.45825 (Simulation time: 0 hr 16 min 3 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 51938742 heartbeat IPC: 1.45155 cumulative IPC: 1.4569 (Simulation time: 0 hr 17 min 22 sec) 
Finished CPU 0 instructions: 50000000 cycles: 34319360 cumulative IPC: 1.4569 (Simulation time: 0 hr 17 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.4569 instructions: 50000000 cycles: 34319360
L1D TOTAL     ACCESS:   19767922  HIT:   18122963  MISS:    1644959
L1D LOAD      ACCESS:    6929698  HIT:    6200934  MISS:     728764
L1D RFO       ACCESS:    6243721  HIT:    5957395  MISS:     286326
L1D PREFETCH  ACCESS:    6594503  HIT:    5964634  MISS:     629869
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6975416  ISSUED:    6833030  USEFUL:     152300  USELESS:     477579
L1D AVERAGE MISS LATENCY: 24.0011 cycles
L1I TOTAL     ACCESS:   15557717  HIT:   12388648  MISS:    3169069
L1I LOAD      ACCESS:    9503645  HIT:    9455272  MISS:      48373
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6054072  HIT:    2933376  MISS:    3120696
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6406346  ISSUED:    6345551  USEFUL:    2739374  USELESS:     381304
L1I AVERAGE MISS LATENCY: 19.935 cycles
L2C TOTAL     ACCESS:    6706997  HIT:    5808038  MISS:     898959
L2C LOAD      ACCESS:     719999  HIT:     574486  MISS:     145513
L2C RFO       ACCESS:     284712  HIT:     195442  MISS:      89270
L2C PREFETCH  ACCESS:    5141096  HIT:    4482712  MISS:     658384
L2C WRITEBACK ACCESS:     561190  HIT:     555398  MISS:       5792
L2C PREFETCH  REQUESTED:    4441115  ISSUED:    4433357  USEFUL:      11730  USELESS:     646421
L2C AVERAGE MISS LATENCY: 37.5356 cycles
LLC TOTAL     ACCESS:    2286748  HIT:    2249529  MISS:      37219
LLC LOAD      ACCESS:     145237  HIT:     141701  MISS:       3536
LLC RFO       ACCESS:      89270  HIT:      74550  MISS:      14720
LLC PREFETCH  ACCESS:    1895158  HIT:    1876411  MISS:      18747
LLC WRITEBACK ACCESS:     157083  HIT:     156867  MISS:        216
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1021  USELESS:      17896
LLC AVERAGE MISS LATENCY: 186.076 cycles
Major fault: 0 Minor fault: 2174
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      12864  ROW_BUFFER_MISS:      24130
 DBUS_CONGESTED:      23437
 WQ ROW_BUFFER_HIT:       1553  ROW_BUFFER_MISS:      14528  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.822% MPKI: 0.32584 Average ROB Occupancy at Mispredict: 201.195

Branch types
NOT_BRANCH: 40848585 81.6972%
BRANCH_DIRECT_JUMP: 522045 1.04409%
BRANCH_INDIRECT: 204034 0.408068%
BRANCH_CONDITIONAL: 6212965 12.4259%
BRANCH_DIRECT_CALL: 932393 1.86479%
BRANCH_INDIRECT_CALL: 173764 0.347528%
BRANCH_RETURN: 1106152 2.2123%
BRANCH_OTHER: 0 0%

