// Seed: 1433487809
module module_0 (
    input supply1 id_0
);
  wire id_2, id_3;
  assign id_3 = -1;
  tri1 id_4;
  wire id_6, id_7;
  wand id_8 = 1'h0, id_9 = 1, id_10;
  initial for (id_9 = id_5; 1; id_5 = 1) id_9 = id_0;
  if (1'b0) wire id_11, id_12, id_13, id_14 = id_11;
  else wire id_15;
  wire id_16;
  tri1 id_17 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply1 id_2
    , id_21,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    output uwire id_16,
    output tri id_17,
    input wor id_18,
    input tri1 id_19
);
  assign id_1 = (1);
  wire id_22;
  wire id_23;
  or primCall (
      id_14,
      id_19,
      id_12,
      id_4,
      id_25,
      id_22,
      id_6,
      id_10,
      id_13,
      id_3,
      id_26,
      id_11,
      id_18,
      id_15,
      id_7,
      id_24,
      id_21
  );
  tri id_24, id_25, id_26;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_2 = 0;
endmodule
