#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep  6 16:22:40 2023
# Process ID: 4280
# Current directory: C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.runs/design_1_BCP_accelerator_0_0_synth_1
# Command line: vivado.exe -log design_1_BCP_accelerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BCP_accelerator_0_0.tcl
# Log file: C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.runs/design_1_BCP_accelerator_0_0_synth_1/design_1_BCP_accelerator_0_0.vds
# Journal file: C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.runs/design_1_BCP_accelerator_0_0_synth_1\vivado.jou
# Running On: inm-10, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 34240 MB
#-----------------------------------------------------------
source design_1_BCP_accelerator_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1394.000 ; gain = 121.359
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_repo/BCP_accelerator_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_repo/BCP_accelerator_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BCP_accelerator_0_0
Command: synth_design -top design_1_BCP_accelerator_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4644
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:164]
WARNING: [Synth 8-1958] event expressions must result in a singular type [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S00_AXI.v:598]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.246 ; gain = 409.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_BCP_accelerator_0_0' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_BCP_accelerator_0_0/synth/design_1_BCP_accelerator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BCP_accelerator_v2_0' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'BCP_accelerator_v2_0_S00_AXI' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BCP_accelerator_v2_0_S00_AXI' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'BCP_accelerator_v2_0_S01_AXI' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'top' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized0' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized0' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized1' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized1' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized2' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized2' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized3' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized3' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized4' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized4' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized5' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized5' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized6' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized6' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized7' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized7' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized8' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized8' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized9' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized9' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized10' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized10' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized11' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized11' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized12' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized12' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized13' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized13' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized14' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized14' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ImplicationSelector' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ImplicationSelector.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ImplicationSelector.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'ImplicationSelector' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ImplicationSelector.sv:26]
WARNING: [Synth 8-689] width (1) of port connection 'implication_variable_id_o' does not match port width (3) of module 'ImplicationSelector' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:171]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:34]
WARNING: [Synth 8-689] width (32) of port connection 'axi_reg5_o' does not match port width (4) of module 'top' [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:463]
INFO: [Synth 8-6155] done synthesizing module 'BCP_accelerator_v2_0_S01_AXI' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BCP_accelerator_v2_0' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BCP_accelerator_0_0' (0#1) [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ip/design_1_BCP_accelerator_0_0/synth/design_1_BCP_accelerator_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element CPU_OP_Code_reg was removed.  [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:184]
WARNING: [Synth 8-6014] Unused sequential element propgate_state_reg was removed.  [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:196]
WARNING: [Synth 8-3848] Net rst in module/entity top does not have driver. [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/top.sv:164]
WARNING: [Synth 8-3848] Net reg0_data in module/entity BCP_accelerator_v2_0_S01_AXI does not have driver. [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:121]
WARNING: [Synth 8-3848] Net reg1_data in module/entity BCP_accelerator_v2_0_S01_AXI does not have driver. [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:122]
WARNING: [Synth 8-3848] Net reg2_data in module/entity BCP_accelerator_v2_0_S01_AXI does not have driver. [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:123]
WARNING: [Synth 8-3848] Net reg3_data in module/entity BCP_accelerator_v2_0_S01_AXI does not have driver. [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/BCP_accelerator_v2_0_S01_AXI.v:124]
WARNING: [Synth 8-7129] Port axi_reg0_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[14] in module top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2332.211 ; gain = 527.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2350.133 ; gain = 545.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2350.133 ; gain = 545.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2350.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2462.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2462.805 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ImplicationSelector'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               FIND_IMPL |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ImplicationSelector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
          UPDATE_CLAUSES |                              001 |                             0001
     PROPAGATE_DECISIONS |                              010 |                             0011
                EVALUATE |                              011 |                             0100
         GET_IMPLICATION |                              100 |                             0101
  PROPAGATE_IMPLICATIONS |                              101 |                             0110
               BACKTRACK |                              110 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 49    
	                2 Bit    Registers := 56    
	                1 Bit    Registers := 67    
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   7 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 99    
	   4 Input    3 Bit        Muxes := 16    
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 82    
	   4 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'implicationSelector/implication_variable_id_reg' and it is trimmed from '3' to '1' bits. [c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.gen/sources_1/bd/design_1/ipshared/480f/hdl/ImplicationSelector.sv:67]
INFO: [Synth 8-3917] design design_1_BCP_accelerator_0_0 has port led_on_indicator driven by constant 1
INFO: [Synth 8-3332] Sequential element (inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/FSM_sequential_state_reg) is unused and will be removed from module design_1_BCP_accelerator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------+----------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                  | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------+----------------------------------------------------------------------------------+-----------+----------------------+---------------+
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+-----------------------------+----------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------+----------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                  | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives    | 
+-----------------------------+----------------------------------------------------------------------------------+-----------+----------------------+---------------+
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
|design_1_BCP_accelerator_0_0 | inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+-----------------------------+----------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     6|
|3     |LUT2     |    43|
|4     |LUT3     |    20|
|5     |LUT4     |    39|
|6     |LUT5     |    63|
|7     |LUT6     |    70|
|8     |RAM16X1S |    32|
|9     |FDRE     |   297|
|10    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 2462.805 ; gain = 545.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2462.805 ; gain = 658.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2462.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2462.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

Synth Design complete, checksum: 2d500549
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2462.805 ; gain = 1030.754
INFO: [Common 17-1381] The checkpoint 'C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.runs/design_1_BCP_accelerator_0_0_synth_1/design_1_BCP_accelerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_BCP_accelerator_0_0, cache-ID = 8e7f668fab2c5520
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_packing/ip_packing.runs/design_1_BCP_accelerator_0_0_synth_1/design_1_BCP_accelerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_BCP_accelerator_0_0_utilization_synth.rpt -pb design_1_BCP_accelerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 16:24:16 2023...
