;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit FunctionalMin : 
  module FunctionalMin : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<8>[5], min : UInt<8>, resA : UInt<8>, idxA : UInt<8>, resB : UInt<8>, idxB : UInt<8>, resC : UInt<8>, idxC : UInt<8>}
    
    node _T = lt(io.in[0], io.in[1]) @[functional.scala 61:44]
    node _T_1 = mux(_T, io.in[0], io.in[1]) @[functional.scala 61:41]
    node _T_2 = lt(io.in[2], io.in[3]) @[functional.scala 61:44]
    node _T_3 = mux(_T_2, io.in[2], io.in[3]) @[functional.scala 61:41]
    wire _WIRE : UInt<8>[3] @[functional.scala 61:27]
    _WIRE[0] <= _T_1 @[functional.scala 61:27]
    _WIRE[1] <= _T_3 @[functional.scala 61:27]
    _WIRE[2] <= io.in[4] @[functional.scala 61:27]
    node _T_4 = lt(_WIRE[0], _WIRE[1]) @[functional.scala 61:44]
    node _T_5 = mux(_T_4, _WIRE[0], _WIRE[1]) @[functional.scala 61:41]
    wire _WIRE_1 : UInt<8>[2] @[functional.scala 61:27]
    _WIRE_1[0] <= _T_5 @[functional.scala 61:27]
    _WIRE_1[1] <= _WIRE[2] @[functional.scala 61:27]
    node _T_6 = lt(_WIRE_1[0], _WIRE_1[1]) @[functional.scala 61:44]
    node _T_7 = mux(_T_6, _WIRE_1[0], _WIRE_1[1]) @[functional.scala 61:41]
    wire _WIRE_2 : UInt<8>[1] @[functional.scala 61:27]
    _WIRE_2[0] <= _T_7 @[functional.scala 61:27]
    wire vecTwo : {v : UInt<8>, idx : UInt<8>}[5] @[functional.scala 70:20]
    vecTwo[0].v <= io.in[0] @[functional.scala 72:17]
    vecTwo[0].idx <= UInt<1>("h00") @[functional.scala 73:19]
    vecTwo[1].v <= io.in[1] @[functional.scala 72:17]
    vecTwo[1].idx <= UInt<1>("h01") @[functional.scala 73:19]
    vecTwo[2].v <= io.in[2] @[functional.scala 72:17]
    vecTwo[2].idx <= UInt<2>("h02") @[functional.scala 73:19]
    vecTwo[3].v <= io.in[3] @[functional.scala 72:17]
    vecTwo[3].idx <= UInt<2>("h03") @[functional.scala 73:19]
    vecTwo[4].v <= io.in[4] @[functional.scala 72:17]
    vecTwo[4].idx <= UInt<3>("h04") @[functional.scala 73:19]
    node _T_8 = lt(vecTwo[0].v, vecTwo[1].v) @[functional.scala 76:49]
    node _T_9 = mux(_T_8, vecTwo[0], vecTwo[1]) @[functional.scala 76:44]
    node _T_10 = lt(vecTwo[2].v, vecTwo[3].v) @[functional.scala 76:49]
    node _T_11 = mux(_T_10, vecTwo[2], vecTwo[3]) @[functional.scala 76:44]
    wire _WIRE_3 : {v : UInt<8>, idx : UInt<8>}[3] @[functional.scala 76:30]
    _WIRE_3[0].idx <= _T_9.idx @[functional.scala 76:30]
    _WIRE_3[0].v <= _T_9.v @[functional.scala 76:30]
    _WIRE_3[1].idx <= _T_11.idx @[functional.scala 76:30]
    _WIRE_3[1].v <= _T_11.v @[functional.scala 76:30]
    _WIRE_3[2].idx <= vecTwo[4].idx @[functional.scala 76:30]
    _WIRE_3[2].v <= vecTwo[4].v @[functional.scala 76:30]
    node _T_12 = lt(_WIRE_3[0].v, _WIRE_3[1].v) @[functional.scala 76:49]
    node _T_13 = mux(_T_12, _WIRE_3[0], _WIRE_3[1]) @[functional.scala 76:44]
    wire _WIRE_4 : {v : UInt<8>, idx : UInt<8>}[2] @[functional.scala 76:30]
    _WIRE_4[0].idx <= _T_13.idx @[functional.scala 76:30]
    _WIRE_4[0].v <= _T_13.v @[functional.scala 76:30]
    _WIRE_4[1].idx <= _WIRE_3[2].idx @[functional.scala 76:30]
    _WIRE_4[1].v <= _WIRE_3[2].v @[functional.scala 76:30]
    node _T_14 = lt(_WIRE_4[0].v, _WIRE_4[1].v) @[functional.scala 76:49]
    node _T_15 = mux(_T_14, _WIRE_4[0], _WIRE_4[1]) @[functional.scala 76:44]
    wire _WIRE_5 : {v : UInt<8>, idx : UInt<8>}[1] @[functional.scala 76:30]
    _WIRE_5[0].idx <= _T_15.idx @[functional.scala 76:30]
    _WIRE_5[0].v <= _T_15.v @[functional.scala 76:30]
    node _T_16 = lt(io.in[0], io.in[1]) @[functional.scala 82:33]
    node _T_17 = mux(_T_16, io.in[0], io.in[1]) @[functional.scala 82:27]
    node _T_18 = lt(io.in[0], io.in[1]) @[functional.scala 82:63]
    node _T_19 = mux(_T_18, UInt<1>("h00"), UInt<1>("h01")) @[functional.scala 82:57]
    node _T_20 = lt(_T_17, io.in[2]) @[functional.scala 82:33]
    node _T_21 = mux(_T_20, _T_17, io.in[2]) @[functional.scala 82:27]
    node _T_22 = lt(_T_17, io.in[2]) @[functional.scala 82:63]
    node _T_23 = mux(_T_22, _T_19, UInt<2>("h02")) @[functional.scala 82:57]
    node _T_24 = lt(_T_21, io.in[3]) @[functional.scala 82:33]
    node _T_25 = mux(_T_24, _T_21, io.in[3]) @[functional.scala 82:27]
    node _T_26 = lt(_T_21, io.in[3]) @[functional.scala 82:63]
    node _T_27 = mux(_T_26, _T_23, UInt<2>("h03")) @[functional.scala 82:57]
    node _T_28 = lt(_T_25, io.in[4]) @[functional.scala 82:33]
    node _T_29 = mux(_T_28, _T_25, io.in[4]) @[functional.scala 82:27]
    node _T_30 = lt(_T_25, io.in[4]) @[functional.scala 82:63]
    node _T_31 = mux(_T_30, _T_27, UInt<3>("h04")) @[functional.scala 82:57]
    wire scalaVector_0 : {1 : UInt<8>, 0 : UInt<8>} @[MixedVec.scala 27:26]
    scalaVector_0.0 <= io.in[0] @[MixedVec.scala 30:9]
    scalaVector_0.1 <= UInt<8>("h00") @[MixedVec.scala 30:9]
    wire scalaVector_1 : {1 : UInt<8>, 0 : UInt<8>} @[MixedVec.scala 27:26]
    scalaVector_1.0 <= io.in[1] @[MixedVec.scala 30:9]
    scalaVector_1.1 <= UInt<8>("h01") @[MixedVec.scala 30:9]
    wire scalaVector_2 : {1 : UInt<8>, 0 : UInt<8>} @[MixedVec.scala 27:26]
    scalaVector_2.0 <= io.in[2] @[MixedVec.scala 30:9]
    scalaVector_2.1 <= UInt<8>("h02") @[MixedVec.scala 30:9]
    wire scalaVector_3 : {1 : UInt<8>, 0 : UInt<8>} @[MixedVec.scala 27:26]
    scalaVector_3.0 <= io.in[3] @[MixedVec.scala 30:9]
    scalaVector_3.1 <= UInt<8>("h03") @[MixedVec.scala 30:9]
    wire scalaVector_4 : {1 : UInt<8>, 0 : UInt<8>} @[MixedVec.scala 27:26]
    scalaVector_4.0 <= io.in[4] @[MixedVec.scala 30:9]
    scalaVector_4.1 <= UInt<8>("h04") @[MixedVec.scala 30:9]
    wire _WIRE_6 : {1 : UInt<8>, 0 : UInt<8>}[5] @[functional.scala 95:24]
    _WIRE_6[0].0 <= scalaVector_0.0 @[functional.scala 95:24]
    _WIRE_6[0].1 <= scalaVector_0.1 @[functional.scala 95:24]
    _WIRE_6[1].0 <= scalaVector_1.0 @[functional.scala 95:24]
    _WIRE_6[1].1 <= scalaVector_1.1 @[functional.scala 95:24]
    _WIRE_6[2].0 <= scalaVector_2.0 @[functional.scala 95:24]
    _WIRE_6[2].1 <= scalaVector_2.1 @[functional.scala 95:24]
    _WIRE_6[3].0 <= scalaVector_3.0 @[functional.scala 95:24]
    _WIRE_6[3].1 <= scalaVector_3.1 @[functional.scala 95:24]
    _WIRE_6[4].0 <= scalaVector_4.0 @[functional.scala 95:24]
    _WIRE_6[4].1 <= scalaVector_4.1 @[functional.scala 95:24]
    node _T_32 = lt(_WIRE_6[0].0, _WIRE_6[1].0) @[functional.scala 96:36]
    node _T_33 = mux(_T_32, _WIRE_6[0], _WIRE_6[1]) @[functional.scala 96:30]
    node _T_34 = lt(_WIRE_6[2].0, _WIRE_6[3].0) @[functional.scala 96:36]
    node _T_35 = mux(_T_34, _WIRE_6[2], _WIRE_6[3]) @[functional.scala 96:30]
    wire _WIRE_7 : {1 : UInt<8>, 0 : UInt<8>}[3] @[functional.scala 96:16]
    _WIRE_7[0].0 <= _T_33.0 @[functional.scala 96:16]
    _WIRE_7[0].1 <= _T_33.1 @[functional.scala 96:16]
    _WIRE_7[1].0 <= _T_35.0 @[functional.scala 96:16]
    _WIRE_7[1].1 <= _T_35.1 @[functional.scala 96:16]
    _WIRE_7[2].0 <= _WIRE_6[4].0 @[functional.scala 96:16]
    _WIRE_7[2].1 <= _WIRE_6[4].1 @[functional.scala 96:16]
    node _T_36 = lt(_WIRE_7[0].0, _WIRE_7[1].0) @[functional.scala 96:36]
    node _T_37 = mux(_T_36, _WIRE_7[0], _WIRE_7[1]) @[functional.scala 96:30]
    wire _WIRE_8 : {1 : UInt<8>, 0 : UInt<8>}[2] @[functional.scala 96:16]
    _WIRE_8[0].0 <= _T_37.0 @[functional.scala 96:16]
    _WIRE_8[0].1 <= _T_37.1 @[functional.scala 96:16]
    _WIRE_8[1].0 <= _WIRE_7[2].0 @[functional.scala 96:16]
    _WIRE_8[1].1 <= _WIRE_7[2].1 @[functional.scala 96:16]
    node _T_38 = lt(_WIRE_8[0].0, _WIRE_8[1].0) @[functional.scala 96:36]
    node _T_39 = mux(_T_38, _WIRE_8[0], _WIRE_8[1]) @[functional.scala 96:30]
    wire _WIRE_9 : {1 : UInt<8>, 0 : UInt<8>}[1] @[functional.scala 96:16]
    _WIRE_9[0].0 <= _T_39.0 @[functional.scala 96:16]
    _WIRE_9[0].1 <= _T_39.1 @[functional.scala 96:16]
    io.min <= _WIRE_2[0] @[functional.scala 99:10]
    io.resA <= _WIRE_5[0].v @[functional.scala 101:11]
    io.idxA <= _WIRE_5[0].idx @[functional.scala 102:11]
    io.resB <= _T_29 @[functional.scala 104:11]
    io.idxB <= _T_31 @[functional.scala 105:11]
    io.resC <= _WIRE_9[0].0 @[functional.scala 107:11]
    io.idxC <= _WIRE_9[0].1 @[functional.scala 108:11]
    
