# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_prova_finale.srcs/sources_1/new/project_reti_logiche.vhd" \
"../../../../test_prova_finale.srcs/sim_1/new/tb_example2023.vhd" \

# Do not sort compile order
nosort
