;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Bypass__0__MASK EQU 0x04
ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 2
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x04
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 2
ADC_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x04
ADC_IRQ__INTC_NUMBER EQU 2
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* PGA */
PGA_SC__BST EQU CYREG_SC3_BST
PGA_SC__CLK EQU CYREG_SC3_CLK
PGA_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_SC__CMPINV_MASK EQU 0x08
PGA_SC__CPTR EQU CYREG_SC_CPTR
PGA_SC__CPTR_MASK EQU 0x08
PGA_SC__CR0 EQU CYREG_SC3_CR0
PGA_SC__CR1 EQU CYREG_SC3_CR1
PGA_SC__CR2 EQU CYREG_SC3_CR2
PGA_SC__MSK EQU CYREG_SC_MSK
PGA_SC__MSK_MASK EQU 0x08
PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_SC__PM_ACT_MSK EQU 0x08
PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_SC__PM_STBY_MSK EQU 0x08
PGA_SC__SR EQU CYREG_SC_SR
PGA_SC__SR_MASK EQU 0x08
PGA_SC__SW0 EQU CYREG_SC3_SW0
PGA_SC__SW10 EQU CYREG_SC3_SW10
PGA_SC__SW2 EQU CYREG_SC3_SW2
PGA_SC__SW3 EQU CYREG_SC3_SW3
PGA_SC__SW4 EQU CYREG_SC3_SW4
PGA_SC__SW6 EQU CYREG_SC3_SW6
PGA_SC__SW7 EQU CYREG_SC3_SW7
PGA_SC__SW8 EQU CYREG_SC3_SW8
PGA_SC__WRK1 EQU CYREG_SC_WRK1
PGA_SC__WRK1_MASK EQU 0x08

/* Vo2 */
Vo2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Vo2__0__MASK EQU 0x20
Vo2__0__PC EQU CYREG_PRT6_PC5
Vo2__0__PORT EQU 6
Vo2__0__SHIFT EQU 5
Vo2__AG EQU CYREG_PRT6_AG
Vo2__AMUX EQU CYREG_PRT6_AMUX
Vo2__BIE EQU CYREG_PRT6_BIE
Vo2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Vo2__BYP EQU CYREG_PRT6_BYP
Vo2__CTL EQU CYREG_PRT6_CTL
Vo2__DM0 EQU CYREG_PRT6_DM0
Vo2__DM1 EQU CYREG_PRT6_DM1
Vo2__DM2 EQU CYREG_PRT6_DM2
Vo2__DR EQU CYREG_PRT6_DR
Vo2__INP_DIS EQU CYREG_PRT6_INP_DIS
Vo2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Vo2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Vo2__LCD_EN EQU CYREG_PRT6_LCD_EN
Vo2__MASK EQU 0x20
Vo2__PORT EQU 6
Vo2__PRT EQU CYREG_PRT6_PRT
Vo2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Vo2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Vo2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Vo2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Vo2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Vo2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Vo2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Vo2__PS EQU CYREG_PRT6_PS
Vo2__SHIFT EQU 5
Vo2__SLW EQU CYREG_PRT6_SLW

/* VDAC8 */
VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_viDAC8__D EQU CYREG_DAC3_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_1_BUART_sRX_RxSts__1__POS EQU 1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x3A
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x10
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 4
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_2 */
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x00
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x01
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x01
UART_2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_2_RXInternalInterrupt__INTC_MASK EQU 0x40
UART_2_RXInternalInterrupt__INTC_NUMBER EQU 6
UART_2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
UART_2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_2_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_2_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_2_TXInternalInterrupt__INTC_MASK EQU 0x80
UART_2_TXInternalInterrupt__INTC_NUMBER EQU 7
UART_2_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_2_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UART_2_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_2_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DAC_WC1 */
DAC_WC1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DAC_WC1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DAC_WC1__INTC_MASK EQU 0x01
DAC_WC1__INTC_NUMBER EQU 0
DAC_WC1__INTC_PRIOR_NUM EQU 7
DAC_WC1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DAC_WC1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DAC_WC1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DAC_WC2 */
DAC_WC2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DAC_WC2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DAC_WC2__INTC_MASK EQU 0x02
DAC_WC2__INTC_NUMBER EQU 1
DAC_WC2__INTC_PRIOR_NUM EQU 7
DAC_WC2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
DAC_WC2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DAC_WC2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_Char */
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Rx_Debug */
Rx_Debug__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_Debug__0__MASK EQU 0x40
Rx_Debug__0__PC EQU CYREG_PRT1_PC6
Rx_Debug__0__PORT EQU 1
Rx_Debug__0__SHIFT EQU 6
Rx_Debug__AG EQU CYREG_PRT1_AG
Rx_Debug__AMUX EQU CYREG_PRT1_AMUX
Rx_Debug__BIE EQU CYREG_PRT1_BIE
Rx_Debug__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_Debug__BYP EQU CYREG_PRT1_BYP
Rx_Debug__CTL EQU CYREG_PRT1_CTL
Rx_Debug__DM0 EQU CYREG_PRT1_DM0
Rx_Debug__DM1 EQU CYREG_PRT1_DM1
Rx_Debug__DM2 EQU CYREG_PRT1_DM2
Rx_Debug__DR EQU CYREG_PRT1_DR
Rx_Debug__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_Debug__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_Debug__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_Debug__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_Debug__MASK EQU 0x40
Rx_Debug__PORT EQU 1
Rx_Debug__PRT EQU CYREG_PRT1_PRT
Rx_Debug__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_Debug__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_Debug__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_Debug__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_Debug__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_Debug__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_Debug__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_Debug__PS EQU CYREG_PRT1_PS
Rx_Debug__SHIFT EQU 6
Rx_Debug__SLW EQU CYREG_PRT1_SLW

/* Tx_Debug */
Tx_Debug__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_Debug__0__MASK EQU 0x80
Tx_Debug__0__PC EQU CYREG_PRT1_PC7
Tx_Debug__0__PORT EQU 1
Tx_Debug__0__SHIFT EQU 7
Tx_Debug__AG EQU CYREG_PRT1_AG
Tx_Debug__AMUX EQU CYREG_PRT1_AMUX
Tx_Debug__BIE EQU CYREG_PRT1_BIE
Tx_Debug__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_Debug__BYP EQU CYREG_PRT1_BYP
Tx_Debug__CTL EQU CYREG_PRT1_CTL
Tx_Debug__DM0 EQU CYREG_PRT1_DM0
Tx_Debug__DM1 EQU CYREG_PRT1_DM1
Tx_Debug__DM2 EQU CYREG_PRT1_DM2
Tx_Debug__DR EQU CYREG_PRT1_DR
Tx_Debug__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_Debug__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_Debug__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_Debug__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_Debug__MASK EQU 0x80
Tx_Debug__PORT EQU 1
Tx_Debug__PRT EQU CYREG_PRT1_PRT
Tx_Debug__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_Debug__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_Debug__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_Debug__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_Debug__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_Debug__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_Debug__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_Debug__PS EQU CYREG_PRT1_PS
Tx_Debug__SHIFT EQU 7
Tx_Debug__SLW EQU CYREG_PRT1_SLW

/* WaveDAC8 */
WaveDAC8_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
WaveDAC8_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
WaveDAC8_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
WaveDAC8_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_DacClk__INDEX EQU 0x02
WaveDAC8_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_DacClk__PM_ACT_MSK EQU 0x04
WaveDAC8_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_DacClk__PM_STBY_MSK EQU 0x04
WaveDAC8_IDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
WaveDAC8_IDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
WaveDAC8_IDAC8_viDAC8__D EQU CYREG_DAC0_D
WaveDAC8_IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_IDAC8_viDAC8__PM_ACT_MSK EQU 0x01
WaveDAC8_IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_IDAC8_viDAC8__PM_STBY_MSK EQU 0x01
WaveDAC8_IDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
WaveDAC8_IDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
WaveDAC8_IDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
WaveDAC8_IDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
WaveDAC8_IDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
WaveDAC8_IDAC8_viDAC8__TR EQU CYREG_DAC0_TR
WaveDAC8_IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
WaveDAC8_IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
WaveDAC8_IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
WaveDAC8_IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
WaveDAC8_IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
WaveDAC8_IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
WaveDAC8_IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
WaveDAC8_IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
WaveDAC8_IDAC8_viDAC8__TST EQU CYREG_DAC0_TST
WaveDAC8_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT0_EN EQU 1
WaveDAC8_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave2_DMA__TERMOUT0_EN EQU 1
WaveDAC8_Wave2_DMA__TERMOUT0_SEL EQU 1
WaveDAC8_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave2_DMA__TERMOUT1_SEL EQU 0

/* Rx_Screen */
Rx_Screen__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Rx_Screen__0__MASK EQU 0x01
Rx_Screen__0__PC EQU CYREG_PRT5_PC0
Rx_Screen__0__PORT EQU 5
Rx_Screen__0__SHIFT EQU 0
Rx_Screen__AG EQU CYREG_PRT5_AG
Rx_Screen__AMUX EQU CYREG_PRT5_AMUX
Rx_Screen__BIE EQU CYREG_PRT5_BIE
Rx_Screen__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_Screen__BYP EQU CYREG_PRT5_BYP
Rx_Screen__CTL EQU CYREG_PRT5_CTL
Rx_Screen__DM0 EQU CYREG_PRT5_DM0
Rx_Screen__DM1 EQU CYREG_PRT5_DM1
Rx_Screen__DM2 EQU CYREG_PRT5_DM2
Rx_Screen__DR EQU CYREG_PRT5_DR
Rx_Screen__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_Screen__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_Screen__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_Screen__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_Screen__MASK EQU 0x01
Rx_Screen__PORT EQU 5
Rx_Screen__PRT EQU CYREG_PRT5_PRT
Rx_Screen__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_Screen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_Screen__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_Screen__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_Screen__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_Screen__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_Screen__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_Screen__PS EQU CYREG_PRT5_PS
Rx_Screen__SHIFT EQU 0
Rx_Screen__SLW EQU CYREG_PRT5_SLW

/* Timer_CH1 */
Timer_CH1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_CH1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_CH1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_CH1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Timer_CH1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_CH1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_CH1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_CH1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_CH1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_CH1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Timer_CH1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_CH1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_CH1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_CH1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
Timer_CH1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
Timer_CH1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_CH1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
Timer_CH1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
Timer_CH1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_CH1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_CH1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
Timer_CH1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
Timer_CH1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_CH1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_CH1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_CH1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_CH1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB10_A0
Timer_CH1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB10_A1
Timer_CH1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_CH1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB10_D0
Timer_CH1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB10_D1
Timer_CH1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_CH1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_CH1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB10_F0
Timer_CH1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB10_F1

/* Timer_CH2 */
Timer_CH2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_CH2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_CH2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_CH2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_CH2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_CH2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_CH2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_CH2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Timer_CH2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_CH2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Timer_CH2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_CH2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_CH2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_CH2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Timer_CH2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Timer_CH2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_CH2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Timer_CH2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Timer_CH2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_CH2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_CH2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Timer_CH2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Timer_CH2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Timer_CH2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Timer_CH2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Timer_CH2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Timer_CH2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Timer_CH2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Timer_CH2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Timer_CH2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Timer_CH2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_CH2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Timer_CH2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Timer_CH2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1

/* Timer_CH3 */
Timer_CH3_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_CH3_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_CH3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_CH3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Timer_CH3_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_CH3_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_CH3_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_CH3_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_CH3_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_CH3_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Timer_CH3_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_CH3_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_CH3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_CH3_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_CH3_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_CH3_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_CH3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Timer_CH3_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Timer_CH3_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Timer_CH3_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Timer_CH3_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Timer_CH3_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Timer_CH3_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Timer_CH3_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Timer_CH3_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_CH3_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Timer_CH3_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Timer_CH3_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Timer_CH3_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Timer_CH3_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Timer_CH3_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Timer_CH3_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Timer_CH3_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Timer_CH3_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Timer_CH3_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Timer_CH3_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_CH3_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Timer_CH3_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Timer_CH3_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Timer_CH3_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_CH3_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* Tx_Screen */
Tx_Screen__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Tx_Screen__0__MASK EQU 0x02
Tx_Screen__0__PC EQU CYREG_PRT5_PC1
Tx_Screen__0__PORT EQU 5
Tx_Screen__0__SHIFT EQU 1
Tx_Screen__AG EQU CYREG_PRT5_AG
Tx_Screen__AMUX EQU CYREG_PRT5_AMUX
Tx_Screen__BIE EQU CYREG_PRT5_BIE
Tx_Screen__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_Screen__BYP EQU CYREG_PRT5_BYP
Tx_Screen__CTL EQU CYREG_PRT5_CTL
Tx_Screen__DM0 EQU CYREG_PRT5_DM0
Tx_Screen__DM1 EQU CYREG_PRT5_DM1
Tx_Screen__DM2 EQU CYREG_PRT5_DM2
Tx_Screen__DR EQU CYREG_PRT5_DR
Tx_Screen__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_Screen__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_Screen__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_Screen__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_Screen__MASK EQU 0x02
Tx_Screen__PORT EQU 5
Tx_Screen__PRT EQU CYREG_PRT5_PRT
Tx_Screen__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_Screen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_Screen__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_Screen__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_Screen__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_Screen__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_Screen__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_Screen__PS EQU CYREG_PRT5_PS
Tx_Screen__SHIFT EQU 1
Tx_Screen__SLW EQU CYREG_PRT5_SLW

/* Clk_Tmr_CH1 */
Clk_Tmr_CH1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clk_Tmr_CH1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clk_Tmr_CH1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clk_Tmr_CH1__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Tmr_CH1__INDEX EQU 0x05
Clk_Tmr_CH1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Tmr_CH1__PM_ACT_MSK EQU 0x20
Clk_Tmr_CH1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Tmr_CH1__PM_STBY_MSK EQU 0x20

/* Clk_Tmr_CH2 */
Clk_Tmr_CH2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clk_Tmr_CH2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clk_Tmr_CH2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clk_Tmr_CH2__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Tmr_CH2__INDEX EQU 0x04
Clk_Tmr_CH2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Tmr_CH2__PM_ACT_MSK EQU 0x10
Clk_Tmr_CH2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Tmr_CH2__PM_STBY_MSK EQU 0x10

/* Clk_Tmr_CH3 */
Clk_Tmr_CH3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clk_Tmr_CH3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clk_Tmr_CH3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clk_Tmr_CH3__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Tmr_CH3__INDEX EQU 0x03
Clk_Tmr_CH3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Tmr_CH3__PM_ACT_MSK EQU 0x08
Clk_Tmr_CH3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Tmr_CH3__PM_STBY_MSK EQU 0x08

/* Clock_500Hz */
Clock_500Hz__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_500Hz__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_500Hz__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_500Hz__CFG2_SRC_SEL_MASK EQU 0x07
Clock_500Hz__INDEX EQU 0x07
Clock_500Hz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_500Hz__PM_ACT_MSK EQU 0x80
Clock_500Hz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_500Hz__PM_STBY_MSK EQU 0x80

/* Control_Reg */
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* MatrixKbLED */
MatrixKbLED_isr_MKbLED__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MatrixKbLED_isr_MKbLED__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MatrixKbLED_isr_MKbLED__INTC_MASK EQU 0x08
MatrixKbLED_isr_MKbLED__INTC_NUMBER EQU 3
MatrixKbLED_isr_MKbLED__INTC_PRIOR_NUM EQU 7
MatrixKbLED_isr_MKbLED__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
MatrixKbLED_isr_MKbLED__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MatrixKbLED_isr_MKbLED__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Tmr_CH1 */
isr_Tmr_CH1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tmr_CH1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tmr_CH1__INTC_MASK EQU 0x200
isr_Tmr_CH1__INTC_NUMBER EQU 9
isr_Tmr_CH1__INTC_PRIOR_NUM EQU 7
isr_Tmr_CH1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_Tmr_CH1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tmr_CH1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Tmr_CH2 */
isr_Tmr_CH2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tmr_CH2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tmr_CH2__INTC_MASK EQU 0x400
isr_Tmr_CH2__INTC_NUMBER EQU 10
isr_Tmr_CH2__INTC_PRIOR_NUM EQU 7
isr_Tmr_CH2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_Tmr_CH2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tmr_CH2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Tmr_CH3 */
isr_Tmr_CH3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tmr_CH3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tmr_CH3__INTC_MASK EQU 0x800
isr_Tmr_CH3__INTC_NUMBER EQU 11
isr_Tmr_CH3__INTC_PRIOR_NUM EQU 7
isr_Tmr_CH3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_Tmr_CH3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tmr_CH3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_Button */
Timer_Button_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Button_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Button_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Button_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Button_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Button_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Button_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Button_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Timer_Button_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Timer_Button_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Timer_Button_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
Timer_Button_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
Timer_Button_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Timer_Button_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
Timer_Button_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
Timer_Button_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_Button_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Timer_Button_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
Timer_Button_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
Timer_Button_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_Button_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* Clk_Tmr_Button */
Clk_Tmr_Button__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clk_Tmr_Button__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clk_Tmr_Button__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clk_Tmr_Button__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Tmr_Button__INDEX EQU 0x06
Clk_Tmr_Button__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Tmr_Button__PM_ACT_MSK EQU 0x40
Clk_Tmr_Button__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Tmr_Button__PM_STBY_MSK EQU 0x40

/* isr_Tmr_Button */
isr_Tmr_Button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tmr_Button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tmr_Button__INTC_MASK EQU 0x100
isr_Tmr_Button__INTC_NUMBER EQU 8
isr_Tmr_Button__INTC_PRIOR_NUM EQU 7
isr_Tmr_Button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_Tmr_Button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tmr_Button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000FFC
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
