# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model finitesm
.inputs x
.outputs cl y
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=mclk O_EN=$true O_PAD_$out=cl
.cname $iopadmap$finitesm.cl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=x_LUT3_I0_1.XB2 I_EN=$true I_PAD_$inp=x O_EN=$false
.cname $iopadmap$finitesm.x
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$y O_EN=$true O_PAD_$out=y
.cname $iopadmap$finitesm.y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=d1_dff_Q_CLK QD=d1_dff_Q_D QEN=$true QRT=$false QST=$false QZ=d1
.cname d1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=mclk FZ=d1_dff_Q_CLK
.cname d1_dff_Q_CLK_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=d2_dff_Q_CLK QD=d2_dff_Q_D QEN=$true QRT=$false QST=$false QZ=d2
.cname d2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=mclk FZ=d2_dff_Q_CLK
.cname d2_dff_Q_CLK_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1
.cname delay_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL
.cname delay_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
.cname delay_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
.cname delay_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
.cname delay_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2
.cname delay_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2
.cname delay_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
.cname delay_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2
.cname delay_dff_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL
.cname delay_dff_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL
.cname delay_dff_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2
.cname delay_dff_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB
.cname delay_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL
.cname delay_dff_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB
.cname delay_dff_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2
.cname delay_dff_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL
.cname delay_dff_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL
.cname delay_dff_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL
.cname delay_dff_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2
.cname delay_dff_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL
.cname delay_dff_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB
.cname delay_dff_Q_28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL
.cname delay_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2
.cname delay_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL
.cname delay_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname delay_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
.cname delay_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2
.cname delay_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) QEN=$true QRT=$false QST=$false QZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
.cname delay_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=mclk_dffe_Q_D QEN=mclk_dffe_Q_EN QRT=$false QST=$false QZ=mclk
.cname mclk_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=mclk FZ=mclk_dffe_Q_D
.cname mclk_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I1 XZ=mclk_dffe_Q_EN
.cname mclk_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL XZ=mclk_dffe_Q_EN_LUT3_O_I1
.cname mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1 XZ=mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2
.cname mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB BB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 BB2=$false BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1 CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TBS TA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 TA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB TB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 TB2=$false TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2 BB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 BB2=$false BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 TA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 TA2=$false TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2 TB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 TB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TBS TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1 XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O BB1=$false BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O TA1=$false TA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O TB1=$false TB2=$false TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1 TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL BA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL BB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 TA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL TA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL TB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL TB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 BA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 BB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 TA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 TA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 TB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 TB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 BB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 BB2=$false BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1 TA1=$false TA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 TB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 TB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 BA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL BB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 TA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 TA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL TB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 TB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1 XB1=$false XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 BB1=$false BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2 TA1=$false TA2=$false TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 TB1=$false TB2=$false TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB BB1=$false BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O TA1=$false TA2=$false TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB TB1=$false TB2=$false TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL BB1=$false BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS TA1=$false TA2=$false TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL TB1=$false TB2=$false TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL BB1=$false BB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL BSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 CZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 TA1=$false TA2=$false TAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL TB1=$false TB2=$false TBS=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB TSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2 XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 XB2=$false XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1)
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 XA2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB XB1=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 XSL=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2
.cname mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=mclk QD=d1 QEN=$true QRT=$false QST=$false QZ=x_LUT3_I0_1.XAB
.cname q1_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:24.1-27.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=mclk QD=d2 QEN=$true QRT=$false QST=$false QZ=x_LUT3_I0_1.XSL
.cname q2_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:24.1-27.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$false Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap2107\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap2107\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap2107\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap2107\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap2107\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap2107\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap2107\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=clk Sys_Clk0_Rst=$techmap2107\u_qlal4s3b_cell_macro.Sys_Clk0_Rst Sys_Clk1=$techmap2107\u_qlal4s3b_cell_macro.Sys_Clk1 Sys_Clk1_Rst=$techmap2107\u_qlal4s3b_cell_macro.Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap2107\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap2107\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap2107\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap2107\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=$false WB_RST=$techmap2107\u_qlal4s3b_cell_macro.WB_RST WBs_ACK=$false WBs_ADR[0]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[0] WBs_ADR[1]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[1] WBs_ADR[2]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[2] WBs_ADR[3]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[3] WBs_ADR[4]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[4] WBs_ADR[5]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[5] WBs_ADR[6]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[6] WBs_ADR[7]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[7] WBs_ADR[8]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[8] WBs_ADR[9]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[9] WBs_ADR[10]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[10] WBs_ADR[11]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[11] WBs_ADR[12]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[12] WBs_ADR[13]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[13] WBs_ADR[14]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[14] WBs_ADR[15]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[15] WBs_ADR[16]=$techmap2107\u_qlal4s3b_cell_macro.WBs_ADR[16] WBs_BYTE_STB[0]=$techmap2107\u_qlal4s3b_cell_macro.WBs_BYTE_STB[0] WBs_BYTE_STB[1]=$techmap2107\u_qlal4s3b_cell_macro.WBs_BYTE_STB[1] WBs_BYTE_STB[2]=$techmap2107\u_qlal4s3b_cell_macro.WBs_BYTE_STB[2] WBs_BYTE_STB[3]=$techmap2107\u_qlal4s3b_cell_macro.WBs_BYTE_STB[3] WBs_CYC=$techmap2107\u_qlal4s3b_cell_macro.WBs_CYC WBs_RD=$techmap2107\u_qlal4s3b_cell_macro.WBs_RD WBs_RD_DAT[0]=$false WBs_RD_DAT[1]=$false WBs_RD_DAT[2]=$false WBs_RD_DAT[3]=$false WBs_RD_DAT[4]=$false WBs_RD_DAT[5]=$false WBs_RD_DAT[6]=$false WBs_RD_DAT[7]=$false WBs_RD_DAT[8]=$false WBs_RD_DAT[9]=$false WBs_RD_DAT[10]=$false WBs_RD_DAT[11]=$false WBs_RD_DAT[12]=$false WBs_RD_DAT[13]=$false WBs_RD_DAT[14]=$false WBs_RD_DAT[15]=$false WBs_RD_DAT[16]=$false WBs_RD_DAT[17]=$false WBs_RD_DAT[18]=$false WBs_RD_DAT[19]=$false WBs_RD_DAT[20]=$false WBs_RD_DAT[21]=$false WBs_RD_DAT[22]=$false WBs_RD_DAT[23]=$false WBs_RD_DAT[24]=$false WBs_RD_DAT[25]=$false WBs_RD_DAT[26]=$false WBs_RD_DAT[27]=$false WBs_RD_DAT[28]=$false WBs_RD_DAT[29]=$false WBs_RD_DAT[30]=$false WBs_RD_DAT[31]=$false WBs_STB=$techmap2107\u_qlal4s3b_cell_macro.WBs_STB WBs_WE=$techmap2107\u_qlal4s3b_cell_macro.WBs_WE WBs_WR_DAT[0]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[0] WBs_WR_DAT[1]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[1] WBs_WR_DAT[2]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[2] WBs_WR_DAT[3]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[3] WBs_WR_DAT[4]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[4] WBs_WR_DAT[5]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[5] WBs_WR_DAT[6]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[6] WBs_WR_DAT[7]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[7] WBs_WR_DAT[8]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[8] WBs_WR_DAT[9]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[9] WBs_WR_DAT[10]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[10] WBs_WR_DAT[11]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[11] WBs_WR_DAT[12]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[12] WBs_WR_DAT[13]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[13] WBs_WR_DAT[14]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[14] WBs_WR_DAT[15]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[15] WBs_WR_DAT[16]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[16] WBs_WR_DAT[17]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[17] WBs_WR_DAT[18]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[18] WBs_WR_DAT[19]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[19] WBs_WR_DAT[20]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[20] WBs_WR_DAT[21]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[21] WBs_WR_DAT[22]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[22] WBs_WR_DAT[23]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[23] WBs_WR_DAT[24]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[24] WBs_WR_DAT[25]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[25] WBs_WR_DAT[26]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[26] WBs_WR_DAT[27]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[27] WBs_WR_DAT[28]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[28] WBs_WR_DAT[29]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[29] WBs_WR_DAT[30]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[30] WBs_WR_DAT[31]=$techmap2107\u_qlal4s3b_cell_macro.WBs_WR_DAT[31]
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=x_LUT3_I0_1.XB2 XB1=$false XB2=$true XSL=x_LUT3_I0_1.XSL XZ=y_dff_Q_D
.cname x_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=x_LUT3_I0_1.XB2 XAB=x_LUT3_I0_1.XAB XB1=x_LUT3_I0_1.XB2 XB2=x_LUT3_I0_1.XB2 XSL=x_LUT3_I0_1.XSL XZ=d2_dff_Q_D
.cname x_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=x_LUT3_I0_1.XB2 XA2=x_LUT3_I0_1.XB2 XAB=x_LUT3_I0_1.XAB XB1=$false XB2=x_LUT3_I0_1.XB2 XSL=x_LUT3_I0_1.XSL XZ=d1_dff_Q_D
.cname x_LUT3_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=y_dff_Q_CLK QD=y_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$y
.cname y_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=mclk FZ=y_dff_Q_CLK
.cname y_dff_Q_CLK_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.names $false d1_dff_Q_CLK_inv_Q.A
1 1
.names $false d1_dff_Q_CLK_inv_Q.Q
1 1
.names $false d2_dff_Q_CLK_inv_Q.A
1 1
.names $false d2_dff_Q_CLK_inv_Q.Q
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB delay(0)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL delay(1)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL delay(10)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL delay(11)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 delay(12)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 delay(13)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 delay(14)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 delay(15)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL delay(16)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 delay(17)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 delay(18)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL delay(19)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 delay(2)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 delay(20)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB delay(21)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL delay(22)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL delay(23)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 delay(24)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL delay(25)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB delay(26)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL delay(27)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1 delay(28)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL delay(3)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL delay(4)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL delay(5)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 delay(6)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB delay(7)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL delay(8)
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 delay(9)
1 1
.names $false mclk_dffe_Q_D_LUT1_O.I0
1 1
.names $false mclk_dffe_Q_D_LUT1_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB mclk_dffe_Q_EN_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I1 mclk_dffe_Q_EN_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1 mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB mclk_dffe_Q_EN_LUT3_O_I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26)
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TBS mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.O
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XA1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TA2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I3
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TBS
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XAB
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XA2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.O
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XA1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names x_LUT3_I0_1.XAB q1
1 1
.names x_LUT3_I0_1.XSL q2
1 1
.names $false x_LUT2_I1.I0
1 1
.names $false x_LUT2_I1.I1
1 1
.names $false x_LUT2_I1.O
1 1
.names $false x_LUT2_I1.XA1
1 1
.names $false x_LUT2_I1.XA2
1 1
.names x_LUT3_I0_1.XB2 x_LUT2_I1.XAB
1 1
.names $false x_LUT2_I1.XB1
1 1
.names $true x_LUT2_I1.XB2
1 1
.names x_LUT3_I0_1.XSL x_LUT2_I1.XSL
1 1
.names $false x_LUT3_I0.I0
1 1
.names $false x_LUT3_I0.I1
1 1
.names $false x_LUT3_I0.I2
1 1
.names $false x_LUT3_I0.O
1 1
.names $false x_LUT3_I0.XA1
1 1
.names x_LUT3_I0_1.XB2 x_LUT3_I0.XA2
1 1
.names x_LUT3_I0_1.XAB x_LUT3_I0.XAB
1 1
.names x_LUT3_I0_1.XB2 x_LUT3_I0.XB1
1 1
.names x_LUT3_I0_1.XB2 x_LUT3_I0.XB2
1 1
.names x_LUT3_I0_1.XSL x_LUT3_I0.XSL
1 1
.names $false x_LUT3_I0_1.I0
1 1
.names $false x_LUT3_I0_1.I1
1 1
.names $false x_LUT3_I0_1.I2
1 1
.names $false x_LUT3_I0_1.O
1 1
.names x_LUT3_I0_1.XB2 x_LUT3_I0_1.XA1
1 1
.names x_LUT3_I0_1.XB2 x_LUT3_I0_1.XA2
1 1
.names $false x_LUT3_I0_1.XB1
1 1
.names $false y_dff_Q_CLK_inv_Q.A
1 1
.names $false y_dff_Q_CLK_inv_Q.Q
1 1
.end
