

Implementation tool: Xilinx Vivado v.2018.2
Project:             Lab8-DMAFlow
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Mon May 24 11:42:57 +0900 2021

#=== Post-Implementation Resource usage ===
SLICE:           41
LUT:             90
FF:             152
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.359
CP achieved post-implementation:    4.157
Timing met
