#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  5 16:55:16 2021
# Process ID: 23764
# Current directory: C:/Users/94582/Documents/GitHub/CPU/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11116 C:\Users\94582\Documents\GitHub\CPU\Vivado\Lab_04.xpr
# Log file: C:/Users/94582/Documents/GitHub/CPU/Vivado/vivado.log
# Journal file: C:/Users/94582/Documents/GitHub/CPU/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.xpr
update_compile_order -fileset sources_1
reset_run data_ram_synth_1
launch_runs data_ram_synth_1
wait_on_run data_ram_synth_1
generate_target all [get_files C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/ip/inst_ram/inst_ram.xci]
launch_runs inst_ram_synth_1
wait_on_run inst_ram_synth_1
synth_design -rtl -name rtl_1
close [ open C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/branch_predict.v w ]
add_files C:/Users/94582/Documents/GitHub/CPU/Vivado/Lab_04.srcs/sources_1/new/branch_predict.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config {C:/Users/94582/Desktop/Lab_04 _3/testbench_behav.wcfg}
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
