Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:06:51 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file nexys_tcp_vga_top_timing_summary_routed.rpt -pb nexys_tcp_vga_top_timing_summary_routed.pb -rpx nexys_tcp_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_tcp_vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_RMII/n1382/n555_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_RMII/n1392/n523_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.242        0.000                      0                54543        0.014        0.000                      0                54543        3.750        0.000                       0                 22086  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.242        0.000                      0                54543        0.014        0.000                      0                54543        3.750        0.000                       0                 22086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.456ns (4.955%)  route 8.747ns (95.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.698     5.300    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  RESET_reg/Q
                         net (fo=344, routed)         8.747    14.503    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/reset
    SLICE_X82Y61         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.607    15.030    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X82Y61         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.180    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X82Y61         FDRE (Setup_fdre_C_R)       -0.429    14.745    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.456ns (4.955%)  route 8.747ns (95.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.698     5.300    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  RESET_reg/Q
                         net (fo=344, routed)         8.747    14.503    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/reset
    SLICE_X82Y61         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.607    15.030    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X82Y61         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[9]/C
                         clock pessimism              0.180    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X82Y61         FDRE (Setup_fdre_C_R)       -0.429    14.745    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_CS_fsm_reg[9]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 i_VGA/pix_read_addr_reg_rep[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 0.419ns (4.820%)  route 8.273ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.807     5.410    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y49         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  i_VGA/pix_read_addr_reg_rep[1]_rep__0/Q
                         net (fo=30, routed)          8.273    14.102    i_VGA/pix_read_addr_reg_rep[1]_rep__0_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  i_VGA/screen_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.540    14.962    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  i_VGA/screen_reg_1_6/CLKBWRCLK
                         clock pessimism              0.180    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.741    14.366    i_VGA/screen_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_5_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.456ns (5.073%)  route 8.533ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.712     5.315    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X75Y64         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/Q
                         net (fo=135, routed)         8.533    14.304    i_VGA/addr_din[15]
    RAMB36_X0Y24         RAMB36E1                                     r  i_VGA/screen_reg_5_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.535    14.957    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  i_VGA/screen_reg_5_6/CLKARDCLK
                         clock pessimism              0.180    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.587    i_VGA/screen_reg_5_6
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_VGA/pix_read_addr_reg_rep[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_9_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 0.456ns (4.996%)  route 8.672ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.634     5.237    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y52         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y52         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  i_VGA/pix_read_addr_reg_rep[15]_rep/Q
                         net (fo=45, routed)          8.672    14.364    i_VGA/pix_read_addr_reg_rep[15]_rep_n_0
    RAMB36_X2Y28         RAMB36E1                                     r  i_VGA/screen_reg_9_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.620    15.042    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y28         RAMB36E1                                     r  i_VGA/screen_reg_9_3/CLKBWRCLK
                         clock pessimism              0.180    15.222    
                         clock uncertainty           -0.035    15.187    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.672    i_VGA/screen_reg_9_3
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_1_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 0.456ns (5.086%)  route 8.511ns (94.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.712     5.315    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X75Y64         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/Q
                         net (fo=135, routed)         8.511    14.281    i_VGA/addr_din[15]
    RAMB36_X0Y26         RAMB36E1                                     r  i_VGA/screen_reg_1_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.543    14.965    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  i_VGA/screen_reg_1_6/CLKARDCLK
                         clock pessimism              0.180    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.595    i_VGA/screen_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.456ns (5.099%)  route 8.487ns (94.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.712     5.315    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X75Y64         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/Q
                         net (fo=135, routed)         8.487    14.257    i_VGA/addr_din[15]
    RAMB36_X0Y25         RAMB36E1                                     r  i_VGA/screen_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.538    14.960    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  i_VGA/screen_reg_0_6/CLKARDCLK
                         clock pessimism              0.180    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.590    i_VGA/screen_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_4_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 0.456ns (5.101%)  route 8.483ns (94.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.712     5.315    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X75Y64         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/Q
                         net (fo=135, routed)         8.483    14.253    i_VGA/addr_din[15]
    RAMB36_X0Y23         RAMB36E1                                     r  i_VGA/screen_reg_4_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.540    14.962    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  i_VGA/screen_reg_4_6/CLKARDCLK
                         clock pessimism              0.180    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.592    i_VGA/screen_reg_4_6
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 i_VGA/pix_read_addr_reg_rep[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_9_5/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 0.456ns (5.061%)  route 8.555ns (94.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.634     5.237    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y52         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y52         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  i_VGA/pix_read_addr_reg_rep[15]_rep/Q
                         net (fo=45, routed)          8.555    14.247    i_VGA/pix_read_addr_reg_rep[15]_rep_n_0
    RAMB36_X1Y28         RAMB36E1                                     r  i_VGA/screen_reg_9_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.536    14.958    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y28         RAMB36E1                                     r  i_VGA/screen_reg_9_5/CLKBWRCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.588    i_VGA/screen_reg_9_5
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_5_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 0.456ns (5.138%)  route 8.420ns (94.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.712     5.315    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X75Y64         FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y64         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[0]/Q
                         net (fo=90, routed)          8.420    14.190    i_VGA/addr_din[0]
    RAMB36_X0Y11         RAMB36E1                                     r  i_VGA/screen_reg_5_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       1.566    14.988    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  i_VGA/screen_reg_5_7/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.574    i_VGA/screen_reg_5_7
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93/dout_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sum_reg_1564_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.563     1.482    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93/clock
    SLICE_X51Y89         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93/dout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93/dout_r_reg[25]/Q
                         net (fo=1, routed)           0.199     1.823    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93/my_module_ap_fmul_2_max_dsp_32_u/sum_reg_1564_reg[25]
    SLICE_X52Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93/my_module_ap_fmul_2_max_dsp_32_u/sum_reg_1564[25]_i_1/O
                         net (fo=1, routed)           0.000     1.868    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U93_n_14
    SLICE_X52Y89         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sum_reg_1564_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.832     1.997    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X52Y89         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sum_reg_1564_reg[25]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.107     1.853    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sum_reg_1564_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n248_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n121_reg[n4][35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.817%)  route 0.213ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.563     1.482    i_FC_1002_RMII/Clk
    SLICE_X52Y58         FDRE                                         r  i_FC_1002_RMII/n1391/n248_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i_FC_1002_RMII/n1391/n248_reg[35]/Q
                         net (fo=1, routed)           0.213     1.836    i_FC_1002_RMII/n1391/n248[35]
    SLICE_X51Y56         FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n4][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.835     2.000    i_FC_1002_RMII/Clk
    SLICE_X51Y56         FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n4][35]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.066     1.815    i_FC_1002_RMII/n1391/n121_reg[n4][35]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1383/n636_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1383/n631_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.953%)  route 0.205ns (52.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.566     1.485    i_FC_1002_RMII/Clk
    SLICE_X45Y60         FDRE                                         r  i_FC_1002_RMII/n1383/n636_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  i_FC_1002_RMII/n1383/n636_reg[1]/Q
                         net (fo=1, routed)           0.205     1.831    i_FC_1002_RMII/n1383/n636_reg_n_0_[1]
    SLICE_X53Y59         LUT4 (Prop_lut4_I0_O)        0.048     1.879 r  i_FC_1002_RMII/n631[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    i_FC_1002_RMII/n1383/p_0_in__0__0[1]
    SLICE_X53Y59         FDRE                                         r  i_FC_1002_RMII/n1383/n631_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.833     1.998    i_FC_1002_RMII/Clk
    SLICE_X53Y59         FDRE                                         r  i_FC_1002_RMII/n1383/n631_reg[1]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.107     1.854    i_FC_1002_RMII/n1383/n631_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_25_reg_1504_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.948%)  route 0.177ns (58.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.576     1.495    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X13Y98         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_25_reg_1504_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_25_reg_1504_reg[17]/Q
                         net (fo=1, routed)           0.177     1.800    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[31]_0[17]
    SLICE_X12Y101        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.841     2.006    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/clock
    SLICE_X12Y101        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.010     1.770    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/dout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.103%)  route 0.239ns (62.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.563     1.482    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X55Y91         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/Q
                         net (fo=2, routed)           0.239     1.862    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/m_axis_result_tdata[9]
    SLICE_X49Y93         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/dout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.837     2.002    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/clock
    SLICE_X49Y93         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/dout_r_reg[9]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.075     1.826    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U94/dout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_25_reg_1504_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.500%)  route 0.225ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.576     1.495    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X13Y98         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_25_reg_1504_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_25_reg_1504_reg[16]/Q
                         net (fo=1, routed)           0.225     1.862    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[31]_0[16]
    SLICE_X12Y101        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.841     2.006    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/clock
    SLICE_X12Y101        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.063     1.823    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U55/din1_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/din1_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.371%)  route 0.236ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.556     1.475    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/clock
    SLICE_X49Y72         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/din1_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/din1_buf1_reg[8]/Q
                         net (fo=4, routed)           0.236     1.853    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[8]
    SLICE_X55Y71         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.822     1.987    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X55Y71         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.076     1.812    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.279%)  route 0.157ns (38.721%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.552     1.471    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/aclk
    SLICE_X51Y75         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.157     1.770    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/a_exp_del[3]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.815 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[3].mux_lut/O
                         net (fo=1, routed)           0.000     1.815    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/A[3]
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.878 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.878    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]_1[3]
    SLICE_X52Y75         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.818     1.983    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X52Y75         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.105     1.837    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U60/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/dout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/res_reg_1574_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.236%)  route 0.216ns (53.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.569     1.488    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/clock
    SLICE_X64Y99         FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/dout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/dout_r_reg[2]/Q
                         net (fo=1, routed)           0.216     1.846    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/res_reg_1574_reg[2]
    SLICE_X64Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.891 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/res_reg_1574[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95_n_37
    SLICE_X64Y100        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/res_reg_1574_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.835     2.000    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X64Y100        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/res_reg_1574_reg[2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.092     1.846    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/res_reg_1574_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_18_reg_1428_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U48/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.066%)  route 0.328ns (69.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.562     1.481    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X44Y145        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_18_reg_1428_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_18_reg_1428_reg[0]/Q
                         net (fo=1, routed)           0.328     1.950    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U48/din1_buf1_reg[31]_0[0]
    SLICE_X37Y154        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U48/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=22192, routed)       0.921     2.086    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U48/clock
    SLICE_X37Y154        FDRE                                         r  module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U48/din1_buf1_reg[0]/C
                         clock pessimism             -0.250     1.836    
    SLICE_X37Y154        FDRE (Hold_fdre_C_D)         0.070     1.906    module/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U48/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6    module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macibs_U126/ModuleCompute_macibs_DSP48_0_U/p/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y12  i_VGA/screen_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17  i_VGA/screen_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y15  i_VGA/screen_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y23  i_VGA/screen_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y14  i_VGA/screen_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y26  i_VGA/screen_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y25  i_VGA/screen_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y13  i_VGA/screen_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10  i_VGA/screen_reg_0_8/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y66  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y66  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y66  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y66  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y66  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y66  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X74Y65  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK



