#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 10 23:39:38 2023
# Process ID: 29440
# Current directory: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/system_wrapper.vds
# Journal file: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017.4/Vivado/2017.4/data/ip'.
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.375 ; gain = 107.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Vivado2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [D:/Vivado2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'red_block' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/red_block.v:23]
INFO: [Synth 8-256] done synthesizing module 'red_block' (2#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/red_block.v:23]
INFO: [Synth 8-638] synthesizing module 'alinx_ov5640' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:2]
	Parameter BUFFER_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:49]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:50]
INFO: [Synth 8-638] synthesizing module 'cmos_8_16bit' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/cmos_8_16bit.v:1]
WARNING: [Synth 8-6014] Unused sequential element de_i_d0_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/cmos_8_16bit.v:17]
WARNING: [Synth 8-6014] Unused sequential element pdata_i_d1_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/cmos_8_16bit.v:19]
INFO: [Synth 8-256] done synthesizing module 'cmos_8_16bit' (3#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/cmos_8_16bit.v:1]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 26 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 26 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 26 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 26 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 53248 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 53248 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 26 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 26 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 26 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (4#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (5#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (7#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-226] default block is never used [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (8#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (9#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (10#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (10#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (12#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (13#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'alinx_ov5640' (14#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:2]
INFO: [Synth 8-638] synthesizing module 'mnist_256to1pix' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:23]
INFO: [Synth 8-638] synthesizing module 'mnist_image_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/mnist_image_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mnist_image_blkmem' (15#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/mnist_image_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (10) of module 'mnist_image_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:103]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (10) of module 'mnist_image_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:105]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg' and it is trimmed from '6' to '5' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:41]
INFO: [Synth 8-256] done synthesizing module 'mnist_256to1pix' (16#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:23]
INFO: [Synth 8-638] synthesizing module 'mnist_process' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:23]
	Parameter CHANNEL_CONV1 bound to: 5 - type: integer 
	Parameter CHANNEL_CONV2 bound to: 10 - type: integer 
	Parameter SIZE_CONV1 bound to: 28 - type: integer 
	Parameter SIZE_POOL1 bound to: 24 - type: integer 
	Parameter SIZE_CONV2 bound to: 12 - type: integer 
	Parameter SIZE_POOL2 bound to: 8 - type: integer 
	Parameter SIZE_2FCNN bound to: 4 - type: integer 
	Parameter SIZE_FCNN bound to: 160 - type: integer 
	Parameter SIZE_OUT bound to: 10 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOAD_FCNNW bound to: 1 - type: integer 
	Parameter LOAD_FCNNB bound to: 2 - type: integer 
	Parameter LOAD_BN bound to: 3 - type: integer 
	Parameter LOAD_IMG bound to: 4 - type: integer 
	Parameter LOAD_LAYER1 bound to: 5 - type: integer 
	Parameter WAIT_LAYER1 bound to: 6 - type: integer 
	Parameter LOAD_LAYER2 bound to: 7 - type: integer 
	Parameter WAIT_LAYER2 bound to: 8 - type: integer 
	Parameter ADD_CONV2 bound to: 9 - type: integer 
	Parameter LOAD_FCNN bound to: 10 - type: integer 
	Parameter LOAD_FINI bound to: 11 - type: integer 
	Parameter RUN_FCNN bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:81]
INFO: [Synth 8-638] synthesizing module 'conv2_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/conv2_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv2_ram' (17#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/conv2_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fcnnW_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fcnnW_buffer' (18#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fcnnW_buffer_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
WARNING: [Synth 8-689] width (9) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:463]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:534]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:190]
INFO: [Synth 8-638] synthesizing module 'input_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/input_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'input_ram' (19#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/input_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'layer1_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/layer1_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'layer1_ram' (20#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/layer1_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/classify_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'classify_ram' (21#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/classify_ram_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'addra' does not match port width (8) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:453]
INFO: [Synth 8-638] synthesizing module 'W1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/W1_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'W1_blkmem' (22#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/W1_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (7) of module 'W1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-638] synthesizing module 'b1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/b1_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b1_blkmem' (23#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/b1_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'b1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:456]
INFO: [Synth 8-638] synthesizing module 'W2_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/W2_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'W2_blkmem' (24#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/W2_blkmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/b2_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2_blkmem' (25#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/b2_blkmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BN_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/BN_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BN_blkmem' (26#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/BN_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'BN_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:459]
INFO: [Synth 8-638] synthesizing module 'fcnnW_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fcnnW_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fcnnW_blkmem' (27#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fcnnW_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'fcnnW_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:460]
INFO: [Synth 8-638] synthesizing module 'fcnnb_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fcnnb_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fcnnb_blkmem' (28#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fcnnb_blkmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'convlayer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:23]
	Parameter W bound to: 5 - type: integer 
	Parameter H bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/conv_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv_ram' (29#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/conv_ram_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:124]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:125]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:124]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:125]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:124]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:125]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:124]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:125]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:124]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:125]
INFO: [Synth 8-638] synthesizing module 'single_convcore' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:23]
	Parameter W bound to: 5 - type: integer 
	Parameter H bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_convcore' (30#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:23]
INFO: [Synth 8-256] done synthesizing module 'convlayer' (31#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/pooling_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pooling_ram' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/pooling_ram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:84]
INFO: [Synth 8-638] synthesizing module 'pooling_ctrl' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter RAM_LAT bound to: 2 - type: integer 
	Parameter VALID_LAG bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling_ctrl' (33#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:25]
INFO: [Synth 8-638] synthesizing module 'max_pooling_core' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling_core.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max2to1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max2to1.v:23]
INFO: [Synth 8-226] default block is never used [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max2to1.v:37]
INFO: [Synth 8-256] done synthesizing module 'max2to1' (34#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max2to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'max_pooling_core' (35#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling_core.v:23]
INFO: [Synth 8-256] done synthesizing module 'max_pooling' (36#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/max_pooling.v:23]
INFO: [Synth 8-638] synthesizing module 'batch_normalization' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:23]
	Parameter SIZE_FCNN bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:68]
INFO: [Synth 8-638] synthesizing module 'fix_float' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fix_float_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fix_float' (37#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/fix_float_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'float_div' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/float_div_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'float_div' (38#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/float_div_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'float_fix' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/float_fix_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'float_fix' (39#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/float_fix_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'batch_normalization' (40#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:23]
INFO: [Synth 8-638] synthesizing module 'sigmoid' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/sigmoid.v:23]
INFO: [Synth 8-638] synthesizing module 'sigmoid_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/sigmoid_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sigmoid_blkmem' (41#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/sigmoid_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'sigmoid_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/sigmoid.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_reg' and it is trimmed from '32' to '24' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/sigmoid.v:40]
INFO: [Synth 8-256] done synthesizing module 'sigmoid' (42#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/sigmoid.v:23]
INFO: [Synth 8-638] synthesizing module 'out_select' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:23]
	Parameter SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select_cell.v:23]
INFO: [Synth 8-226] default block is never used [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select_cell.v:37]
INFO: [Synth 8-256] done synthesizing module 'out_select_cell' (43#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select_cell.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'upper_number' does not match port width (4) of module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:47]
INFO: [Synth 8-256] done synthesizing module 'out_select' (44#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/out_select.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'input_ram'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:443]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'out_select'. This will prevent further optimization [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:569]
WARNING: [Synth 8-6014] Unused sequential element weight_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:167]
WARNING: [Synth 8-6014] Unused sequential element poolout_data_valid_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:176]
WARNING: [Synth 8-6014] Unused sequential element conv2_inout_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:178]
WARNING: [Synth 8-6014] Unused sequential element poolout_data_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:179]
WARNING: [Synth 8-6014] Unused sequential element sigmoid_data_valid_r3_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigmoid_data_r_reg' and it is trimmed from '32' to '16' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:186]
INFO: [Synth 8-256] done synthesizing module 'mnist_process' (45#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:23]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1567]
INFO: [Synth 8-638] synthesizing module 'system_axi_dynclk_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dynclk_0_0' (46#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2490]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (47#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (48#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1032]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (49#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1032]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1441]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (50#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1441]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (51#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3028]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3045]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3046]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3048]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3049]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 74 connections, but only 72 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2982]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (52#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2490]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (53#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'system_axi_vdma_0_0' requires 41 connections, but only 39 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2040]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_1_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_1_0' (54#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'system_axi_vdma_1_0' requires 44 connections, but only 42 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2080]
INFO: [Synth 8-638] synthesizing module 'system_axis_subset_converter_0_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_subset_converter_0_1' (55#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (56#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (57#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 118 connections, but only 110 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2159]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3057]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WKXF3L' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:372]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WKXF3L' (58#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:372]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ORP4PS' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:497]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ORP4PS' (59#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:497]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VD9O7M' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:629]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VD9O7M' (60#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:629]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PPDLC3' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:775]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PPDLC3' (61#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:775]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18RU2BA' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:900]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18RU2BA' (62#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:900]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1136]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (63#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (64#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1136]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (65#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (15) of module 'system_xbar_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3976]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (15) of module 'system_xbar_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3980]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_0' (66#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:3057]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_100M_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_100M_0' (67#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2408]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_150M_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_150M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_150M_0' (68#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_150M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_150M' of module 'system_rst_processing_system7_0_150M_0' requires 10 connections, but only 7 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2416]
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (69#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 30 connections, but only 25 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2424]
INFO: [Synth 8-638] synthesizing module 'system_v_tc_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_tc_0_0' (70#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'system_v_tc_0_0' requires 32 connections, but only 31 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:2450]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (71#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (72#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (73#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/synth/system.v:1567]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXIS_ov5640_tkeep' does not match port width (3) of module 'system' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:240]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_hdmi' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/rgb2dvi_hdmi_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_hdmi' (74#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/realtime/rgb2dvi_hdmi_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'number_val' should be on the sensitivity list [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:277]
WARNING: [Synth 8-567] referenced signal 'number_s' should be on the sensitivity list [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:277]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (75#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_IK3G2O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_IK3G2O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[31]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[30]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[29]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[28]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[27]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[26]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[25]
WARNING: [Synth 8-3331] design sigmoid has unconnected port sigmoid_in_data[24]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[799]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[798]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[797]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[796]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[767]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[766]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[765]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[764]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[735]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[734]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[733]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[732]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[703]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[702]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[701]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[700]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[671]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[670]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[669]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[668]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[639]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[638]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[637]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[636]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[607]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[606]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[605]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[604]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[575]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[574]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[573]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[572]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[543]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[542]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[541]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[540]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[511]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[510]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[509]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[508]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[479]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[478]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[477]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[476]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[447]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[446]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[445]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[444]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[415]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[414]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[413]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[412]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[383]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[382]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[381]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[380]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[351]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[350]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[349]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[348]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 535.523 ; gain = 188.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 535.523 ; gain = 188.340
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp36/system_axi_dynclk_0_0_in_context.xdc] for cell 'system_i/axi_dynclk_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp36/system_axi_dynclk_0_0_in_context.xdc] for cell 'system_i/axi_dynclk_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp37/system_axi_vdma_0_0_in_context.xdc] for cell 'system_i/axi_vdma_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp37/system_axi_vdma_0_0_in_context.xdc] for cell 'system_i/axi_vdma_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp38/system_axi_vdma_1_0_in_context.xdc] for cell 'system_i/axi_vdma_1'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp38/system_axi_vdma_1_0_in_context.xdc] for cell 'system_i/axi_vdma_1'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp40/system_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp40/system_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp41/system_rst_processing_system7_0_150M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_150M'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp41/system_rst_processing_system7_0_150M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_150M'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp42/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp42/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp43/system_v_tc_0_0_in_context.xdc] for cell 'system_i/v_tc_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp43/system_v_tc_0_0_in_context.xdc] for cell 'system_i/v_tc_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp44/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/xlconcat_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp44/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/xlconcat_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp45/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/cmos_rst'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp45/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/cmos_rst'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp46/system_xbar_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp46/system_xbar_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp47/system_xbar_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp47/system_xbar_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp48/system_axis_subset_converter_0_1_in_context.xdc] for cell 'system_i/axis_subset_converter_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp48/system_axis_subset_converter_0_1_in_context.xdc] for cell 'system_i/axis_subset_converter_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp49/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp49/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp50/system_auto_pc_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp50/system_auto_pc_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp51/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp51/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp52/sigmoid_blkmem_in_context.xdc] for cell 'mnist_process/sigmoid_inst/sigmoid_rom'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp52/sigmoid_blkmem_in_context.xdc] for cell 'mnist_process/sigmoid_inst/sigmoid_rom'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp53/input_ram_in_context.xdc] for cell 'mnist_256to1pix/mnist_image_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp53/input_ram_in_context.xdc] for cell 'mnist_256to1pix/mnist_image_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc] for cell 'rgb2dvi_hdmi'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc] for cell 'rgb2dvi_hdmi'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp55/W1_blkmem_in_context.xdc] for cell 'mnist_process/W1_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp55/W1_blkmem_in_context.xdc] for cell 'mnist_process/W1_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp56/W2_blkmem_in_context.xdc] for cell 'mnist_process/W2_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp56/W2_blkmem_in_context.xdc] for cell 'mnist_process/W2_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp57/fcnnW_blkmem_in_context.xdc] for cell 'mnist_process/fcnnW_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp57/fcnnW_blkmem_in_context.xdc] for cell 'mnist_process/fcnnW_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp58/b1_blkmem_in_context.xdc] for cell 'mnist_process/b1_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp58/b1_blkmem_in_context.xdc] for cell 'mnist_process/b1_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp59/b2_blkmem_in_context.xdc] for cell 'mnist_process/b2_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp59/b2_blkmem_in_context.xdc] for cell 'mnist_process/b2_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp60/BN_blkmem_in_context.xdc] for cell 'mnist_process/BN_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp60/BN_blkmem_in_context.xdc] for cell 'mnist_process/BN_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp61/conv_ram_in_context.xdc] for cell 'mnist_process/convlayer/h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp62/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling/row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp63/classify_ram_in_context.xdc] for cell 'mnist_process/classify_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp63/classify_ram_in_context.xdc] for cell 'mnist_process/classify_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[0].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[0].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[1].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[1].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[2].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[2].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[3].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[3].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[4].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[4].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[5].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[5].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[6].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[6].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[7].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[7].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[8].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[8].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[9].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp64/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk2[9].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp65/input_ram_in_context.xdc] for cell 'mnist_process/input_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp65/input_ram_in_context.xdc] for cell 'mnist_process/input_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp66/layer1_ram_in_context.xdc] for cell 'mnist_process/layer1_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp66/layer1_ram_in_context.xdc] for cell 'mnist_process/layer1_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[0].conv2_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[0].conv2_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[1].conv2_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[1].conv2_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[2].conv2_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[2].conv2_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[3].conv2_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[3].conv2_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[4].conv2_ram'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp67/conv2_ram_in_context.xdc] for cell 'mnist_process/genblk1[4].conv2_ram'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp68/fcnnb_blkmem_in_context.xdc] for cell 'mnist_process/fcnnb_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp68/fcnnb_blkmem_in_context.xdc] for cell 'mnist_process/fcnnb_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp69/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_bndata'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp69/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_bndata'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp69/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_o2'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp69/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_o2'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp70/float_div_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_div'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp70/float_div_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_div'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp71/float_fix_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_fix'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp71/float_fix_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_fix'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/an5642.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/an5642.xdc:39]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/an5642.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/an5642.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/constrs_1/new/an5642.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 907.777 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_vdma_1' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/axi_mem_intercon/m00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 907.777 ; gain = 560.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 907.777 ; gain = 560.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp39/system_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/.Xil/Vivado-29440-DESKTOP-C3MDEKS/dcp54/rgb2dvi_hdmi_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_256to1pix/mnist_image_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/BN_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/W1_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/W2_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/b1_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/b2_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/fix_float_bndata. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/fix_float_o2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/float_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/float_fix. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/classify_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/convlayer/\h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/convlayer/\h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/convlayer/\h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/convlayer/\h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/convlayer/\h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/fcnnW_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/fcnnb_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[0].conv2_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[1].conv2_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[2].conv2_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[3].conv2_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[4].conv2_ram . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[0].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[1].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[2].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[3].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[4].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[5].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[6].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[7].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[8].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[9].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/input_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/layer1_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling/\row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/sigmoid_inst/sigmoid_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi_hdmi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/cmos_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_processing_system7_0_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 907.777 ; gain = 560.594
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "load_start" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/red_block.v:57]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/red_block.v:56]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/cmos_8_16bit.v:25]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:818]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element reset_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:60]
WARNING: [Synth 8-6014] Unused sequential element fifo_ready_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/src/alinx_ov5640.v:75]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnist_o_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:79]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:79]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:79]
WARNING: [Synth 8-6014] Unused sequential element line[0].sum_reg[0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[1].sum_reg[1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[2].sum_reg[2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[3].sum_reg[3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[4].sum_reg[4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[5].sum_reg[5] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[6].sum_reg[6] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[7].sum_reg[7] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[8].sum_reg[8] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[9].sum_reg[9] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[10].sum_reg[10] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[11].sum_reg[11] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[12].sum_reg[12] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[13].sum_reg[13] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[14].sum_reg[14] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[15].sum_reg[15] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[16].sum_reg[16] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[17].sum_reg[17] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[18].sum_reg[18] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[19].sum_reg[19] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[20].sum_reg[20] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[21].sum_reg[21] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[22].sum_reg[22] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[23].sum_reg[23] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[24].sum_reg[24] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[25].sum_reg[25] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[26].sum_reg[26] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[27].sum_reg[27] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:62]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[0].w[0].data1_mul_reg[0][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[0].w[1].data1_mul_reg[0][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[0].w[2].data1_mul_reg[0][2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[0].w[3].data1_mul_reg[0][3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[0].w[4].data1_mul_reg[0][4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[1].w[0].data1_mul_reg[1][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[1].w[1].data1_mul_reg[1][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[1].w[2].data1_mul_reg[1][2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[1].w[3].data1_mul_reg[1][3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[1].w[4].data1_mul_reg[1][4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[2].w[0].data1_mul_reg[2][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[2].w[1].data1_mul_reg[2][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[2].w[2].data1_mul_reg[2][2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[2].w[3].data1_mul_reg[2][3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[2].w[4].data1_mul_reg[2][4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[3].w[0].data1_mul_reg[3][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[3].w[1].data1_mul_reg[3][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[3].w[2].data1_mul_reg[3][2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[3].w[3].data1_mul_reg[3][3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[3].w[4].data1_mul_reg[3][4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[4].w[0].data1_mul_reg[4][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[4].w[1].data1_mul_reg[4][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[4].w[2].data1_mul_reg[4][2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[4].w[3].data1_mul_reg[4][3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-6014] Unused sequential element h[4].w[4].data1_mul_reg[4][4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:116]
WARNING: [Synth 8-6014] Unused sequential element align_line_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:61]
WARNING: [Synth 8-6014] Unused sequential element align_row_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:62]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:52]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:52]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:132]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:132]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:132]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:52]
WARNING: [Synth 8-6014] Unused sequential element cnt_wr_addr_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:67]
WARNING: [Synth 8-6014] Unused sequential element cnt_line_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[0].ADDR_COL[0].addr_s_reg[0][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[0].ADDR_COL[1].addr_s_reg[0][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[1].ADDR_COL[0].addr_s_reg[1][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[1].ADDR_COL[1].addr_s_reg[1][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[2].ADDR_COL[0].addr_s_reg[2][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[2].ADDR_COL[1].addr_s_reg[2][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:147]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:128]
INFO: [Synth 8-5544] ROM "u_add" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:152]
WARNING: [Synth 8-6014] Unused sequential element o2_add_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/batch_normalization.v:128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:188]
INFO: [Synth 8-5546] ROM "img_out_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ci_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "co_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_load_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv2_out_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BN_step_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element conv_cnt_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:166]
WARNING: [Synth 8-6014] Unused sequential element bn_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:168]
WARNING: [Synth 8-6014] Unused sequential element fcnnb_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:171]
WARNING: [Synth 8-6014] Unused sequential element genblk3[0].fcnn_temp_reg[0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:548]
WARNING: [Synth 8-6014] Unused sequential element genblk3[1].fcnn_temp_reg[1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:548]
WARNING: [Synth 8-6014] Unused sequential element genblk3[2].fcnn_temp_reg[2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:548]
WARNING: [Synth 8-6014] Unused sequential element genblk3[3].fcnn_temp_reg[3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:548]
WARNING: [Synth 8-6014] Unused sequential element genblk3[4].fcnn_temp_reg[4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:548]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'number_reg' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:279]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 907.777 ; gain = 560.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convlayer__GB0      |           1|     19582|
|2     |convlayer__GB1      |           1|     19192|
|3     |mnist_process__GCB0 |           1|     26250|
|4     |mnist_process__GCB1 |           1|     13550|
|5     |system_wrapper__GC0 |           1|      7585|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 7     
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 25    
	   3 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 8     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	              800 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	              160 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 101   
	               32 Bit    Registers := 63    
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 82    
+---Multipliers : 
	                 8x32  Multipliers := 10    
+---RAMs : 
	              52K Bit         RAMs := 1     
+---Muxes : 
	  14 Input    800 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 16    
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	  14 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  14 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 11    
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 27    
	  14 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 50    
	  14 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module single_convcore 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 6     
	   2 Input     28 Bit       Adders := 25    
+---Registers : 
	               48 Bit    Registers := 100   
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module convlayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module pooling_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module max2to1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max2to1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max2to1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max2to1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max2to1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max2to1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max2to1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module max_pooling 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
Module batch_normalization 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sigmoid 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module out_select_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mnist_process 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              800 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                 8x32  Multipliers := 10    
+---Muxes : 
	  14 Input    800 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	  14 Input     11 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  14 Input      8 Bit        Muxes := 8     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
Module red_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cmos_8_16bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module alinx_ov5640 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mnist_256to1pix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[1].data1_mul_reg[1][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[1].data1_mul_reg[1][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[1].data1_mul_reg[1][1]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[2].data1_mul_reg[1][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[2].data1_mul_reg[1][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[2].data1_mul_reg[1][2]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[3].data1_mul_reg[1][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[3].data1_mul_reg[1][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[3].data1_mul_reg[1][3]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[4].data1_mul_reg[1][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[4].data1_mul_reg[1][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[4].data1_mul_reg[1][4]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[0].data1_mul_reg[1][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[0].data1_mul_reg[1][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].w[0].data1_mul_reg[1][0]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[1].data1_mul_reg[2][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[1].data1_mul_reg[2][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[1].data1_mul_reg[2][1]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[2].data1_mul_reg[2][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[2].data1_mul_reg[2][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[2].data1_mul_reg[2][2]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[3].data1_mul_reg[2][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[3].data1_mul_reg[2][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[3].data1_mul_reg[2][3]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[4].data1_mul_reg[2][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[4].data1_mul_reg[2][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[4].data1_mul_reg[2][4]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[0].data1_mul_reg[2][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[0].data1_mul_reg[2][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].w[0].data1_mul_reg[2][0]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[1].data1_mul_reg[3][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[1].data1_mul_reg[3][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[1].data1_mul_reg[3][1]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[2].data1_mul_reg[3][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[2].data1_mul_reg[3][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[2].data1_mul_reg[3][2]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[3].data1_mul_reg[3][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[3].data1_mul_reg[3][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[3].data1_mul_reg[3][3]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[4].data1_mul_reg[3][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[4].data1_mul_reg[3][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[4].data1_mul_reg[3][4]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[0].data1_mul_reg[3][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[0].data1_mul_reg[3][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[3].w[0].data1_mul_reg[3][0]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[1].data1_mul_reg[4][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[1].data1_mul_reg[4][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[1].data1_mul_reg[4][1]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[2].data1_mul_reg[4][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[2].data1_mul_reg[4][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[2].data1_mul_reg[4][2]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[3].data1_mul_reg[4][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[3].data1_mul_reg[4][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[3].data1_mul_reg[4][3]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[4].data1_mul_reg[4][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[4].data1_mul_reg[4][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[4].data1_mul_reg[4][4]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[0].data1_mul_reg[4][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[0].data1_mul_reg[4][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].w[0].data1_mul_reg[4][0]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[1].data1_mul_reg[0][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[1].data1_mul_reg[0][1]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[1].data1_mul_reg[0][1]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[2].data1_mul_reg[0][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[2].data1_mul_reg[0][2]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[2].data1_mul_reg[0][2]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[3].data1_mul_reg[0][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[3].data1_mul_reg[0][3]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[3].data1_mul_reg[0][3]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[4].data1_mul_reg[0][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[4].data1_mul_reg[0][4]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[4].data1_mul_reg[0][4]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[0].data1_mul_reg[0][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[0].data1_mul_reg[0][0]' and it is trimmed from '48' to '11' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].w[0].data1_mul_reg[0][0]' and it is trimmed from '48' to '17' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/single_convcore.v:50]
DSP Report: Generating DSP h[1].w[1].data1_mul_reg[1][1], operation Mode is: (A*B)'.
DSP Report: register h[1].w[1].data1_mul_reg[1][1] is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[1].data1_mul_reg[1][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[1].w[1].data1_mul_reg[1][1] is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: Generating DSP h[1].w[2].data1_mul_reg[1][2], operation Mode is: (A*B)'.
DSP Report: register h[1].w[2].data1_mul_reg[1][2] is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[2].data1_mul_reg[1][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[1].w[2].data1_mul_reg[1][2] is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: Generating DSP h[1].w[3].data1_mul_reg[1][3], operation Mode is: (A*B)'.
DSP Report: register h[1].w[3].data1_mul_reg[1][3] is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[3].data1_mul_reg[1][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[1].w[3].data1_mul_reg[1][3] is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: Generating DSP h[1].w[4].data1_mul_reg[1][4], operation Mode is: (A*B)'.
DSP Report: register h[1].w[4].data1_mul_reg[1][4] is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[4].data1_mul_reg[1][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[1].w[4].data1_mul_reg[1][4] is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: Generating DSP h[1].w[0].data1_mul_reg[1][0], operation Mode is: (A*B)'.
DSP Report: register h[1].w[0].data1_mul_reg[1][0] is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[0].data1_mul_reg[1][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[1].w[0].data1_mul_reg[1][0] is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: Generating DSP h[2].w[1].data1_mul_reg[2][1], operation Mode is: (A*B)'.
DSP Report: register h[2].w[1].data1_mul_reg[2][1] is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[1].data1_mul_reg[2][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[2].w[1].data1_mul_reg[2][1] is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: Generating DSP h[2].w[2].data1_mul_reg[2][2], operation Mode is: (A*B)'.
DSP Report: register h[2].w[2].data1_mul_reg[2][2] is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[2].data1_mul_reg[2][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[2].w[2].data1_mul_reg[2][2] is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: Generating DSP h[2].w[3].data1_mul_reg[2][3], operation Mode is: (A*B)'.
DSP Report: register h[2].w[3].data1_mul_reg[2][3] is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[3].data1_mul_reg[2][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[2].w[3].data1_mul_reg[2][3] is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: Generating DSP h[2].w[4].data1_mul_reg[2][4], operation Mode is: (A*B)'.
DSP Report: register h[2].w[4].data1_mul_reg[2][4] is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[4].data1_mul_reg[2][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[2].w[4].data1_mul_reg[2][4] is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: Generating DSP h[2].w[0].data1_mul_reg[2][0], operation Mode is: (A*B)'.
DSP Report: register h[2].w[0].data1_mul_reg[2][0] is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[0].data1_mul_reg[2][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[2].w[0].data1_mul_reg[2][0] is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: Generating DSP h[3].w[1].data1_mul_reg[3][1], operation Mode is: (A*B)'.
DSP Report: register h[3].w[1].data1_mul_reg[3][1] is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[1].data1_mul_reg[3][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[3].w[1].data1_mul_reg[3][1] is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: Generating DSP h[3].w[2].data1_mul_reg[3][2], operation Mode is: (A*B)'.
DSP Report: register h[3].w[2].data1_mul_reg[3][2] is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[2].data1_mul_reg[3][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[3].w[2].data1_mul_reg[3][2] is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: Generating DSP h[3].w[3].data1_mul_reg[3][3], operation Mode is: (A*B)'.
DSP Report: register h[3].w[3].data1_mul_reg[3][3] is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[3].data1_mul_reg[3][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[3].w[3].data1_mul_reg[3][3] is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: Generating DSP h[3].w[4].data1_mul_reg[3][4], operation Mode is: (A*B)'.
DSP Report: register h[3].w[4].data1_mul_reg[3][4] is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[4].data1_mul_reg[3][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[3].w[4].data1_mul_reg[3][4] is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: Generating DSP h[3].w[0].data1_mul_reg[3][0], operation Mode is: (A*B)'.
DSP Report: register h[3].w[0].data1_mul_reg[3][0] is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[0].data1_mul_reg[3][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[3].w[0].data1_mul_reg[3][0] is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: Generating DSP h[4].w[1].data1_mul_reg[4][1], operation Mode is: (A*B)'.
DSP Report: register h[4].w[1].data1_mul_reg[4][1] is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[1].data1_mul_reg[4][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[4].w[1].data1_mul_reg[4][1] is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: Generating DSP h[4].w[2].data1_mul_reg[4][2], operation Mode is: (A*B)'.
DSP Report: register h[4].w[2].data1_mul_reg[4][2] is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[2].data1_mul_reg[4][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[4].w[2].data1_mul_reg[4][2] is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: Generating DSP h[4].w[3].data1_mul_reg[4][3], operation Mode is: (A*B)'.
DSP Report: register h[4].w[3].data1_mul_reg[4][3] is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[3].data1_mul_reg[4][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[4].w[3].data1_mul_reg[4][3] is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: Generating DSP h[4].w[4].data1_mul_reg[4][4], operation Mode is: (A*B)'.
DSP Report: register h[4].w[4].data1_mul_reg[4][4] is absorbed into DSP h[4].w[4].data1_mul_reg[4][4].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[4].data1_mul_reg[4][4].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[4].data1_mul_reg[4][4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[4].data1_mul_reg[4][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[4].w[4].data1_mul_reg[4][4] is absorbed into DSP h[4].w[4].data1_mul_reg[4][4].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[4].data1_mul_reg[4][4].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[4].data1_mul_reg[4][4].
DSP Report: Generating DSP h[4].w[0].data1_mul_reg[4][0], operation Mode is: (A*B)'.
DSP Report: register h[4].w[0].data1_mul_reg[4][0] is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[0].data1_mul_reg[4][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[4].w[0].data1_mul_reg[4][0] is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: Generating DSP h[0].w[1].data1_mul_reg[0][1], operation Mode is: (A*B)'.
DSP Report: register h[0].w[1].data1_mul_reg[0][1] is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[1].data1_mul_reg[0][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[0].w[1].data1_mul_reg[0][1] is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: Generating DSP h[0].w[2].data1_mul_reg[0][2], operation Mode is: (A*B)'.
DSP Report: register h[0].w[2].data1_mul_reg[0][2] is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[2].data1_mul_reg[0][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[0].w[2].data1_mul_reg[0][2] is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: Generating DSP h[0].w[3].data1_mul_reg[0][3], operation Mode is: (A*B)'.
DSP Report: register h[0].w[3].data1_mul_reg[0][3] is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[3].data1_mul_reg[0][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[0].w[3].data1_mul_reg[0][3] is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: Generating DSP h[0].w[4].data1_mul_reg[0][4], operation Mode is: (A*B)'.
DSP Report: register h[0].w[4].data1_mul_reg[0][4] is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[4].data1_mul_reg[0][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[0].w[4].data1_mul_reg[0][4] is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: Generating DSP h[0].w[0].data1_mul_reg[0][0], operation Mode is: (A*B)'.
DSP Report: register h[0].w[0].data1_mul_reg[0][0] is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[0].data1_mul_reg[0][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register h[0].w[0].data1_mul_reg[0][0] is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/new/convlayer.v:116]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/imports/pooling/pooling_ctrl.v:52]
DSP Report: Generating DSP gamma_xhat, operation Mode is: A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
INFO: [Synth 8-4471] merging register 'fcnnW_load_addr_reg[7:0]' into 'fcnnW_load_addr_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:169]
INFO: [Synth 8-4471] merging register 'ci_cnt_reg[7:0]' into 'ci_cnt_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:199]
INFO: [Synth 8-4471] merging register 'pooling1_out_ccnt_reg[7:0]' into 'pooling1_out_ccnt_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:208]
INFO: [Synth 8-4471] merging register 'co_cnt_reg[7:0]' into 'co_cnt_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:200]
INFO: [Synth 8-4471] merging register 'fcnnW_buffer_addr_reg[7:0]' into 'fcnnW_buffer_addr_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:170]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigmoid_inst/addr_reg' and it is trimmed from '24' to '21' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/sigmoid.v:40]
INFO: [Synth 8-5546] ROM "img_out_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_load_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_process.v:554]
DSP Report: Generating DSP sigmoid_inst/addr_reg, operation Mode is: (C:0x100000)+A*(B:0x19a).
DSP Report: register sigmoid_inst/addr_reg is absorbed into DSP sigmoid_inst/addr_reg.
DSP Report: operator sigmoid_inst/addr0 is absorbed into DSP sigmoid_inst/addr_reg.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[0].fcnn_mul_reg[0], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: register A is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: register genblk3[0].fcnn_mul_reg[0] is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: operator p_27_out is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[1].fcnn_mul_reg[1], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: register A is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: register genblk3[1].fcnn_mul_reg[1] is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: operator p_25_out is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[2].fcnn_mul_reg[2], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: register A is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: register genblk3[2].fcnn_mul_reg[2] is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: operator p_22_out is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[3].fcnn_mul_reg[3], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: register A is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: register genblk3[3].fcnn_mul_reg[3] is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: operator p_19_out is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[4].fcnn_mul_reg[4], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: register A is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: register genblk3[4].fcnn_mul_reg[4] is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: operator p_16_out is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[5].fcnn_mul_reg[5], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: register A is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: register genblk3[5].fcnn_mul_reg[5] is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: operator p_13_out is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[6].fcnn_mul_reg[6], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: register A is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: register genblk3[6].fcnn_mul_reg[6] is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: operator p_10_out is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[7].fcnn_mul_reg[7], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: register A is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: register genblk3[7].fcnn_mul_reg[7] is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: operator p_7_out is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[8].fcnn_mul_reg[8], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: register A is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: register genblk3[8].fcnn_mul_reg[8] is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: operator p_4_out is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[9].fcnn_mul_reg[9], operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
DSP Report: register A is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
DSP Report: register genblk3[9].fcnn_mul_reg[9] is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
DSP Report: operator p_1_out is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
WARNING: [Synth 8-3936] Found unconnected internal register 'mnist_256to1pix/mnist_addr_i_reg' and it is trimmed from '11' to '10' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/new/mnist_256to1pix.v:79]
INFO: [Synth 8-5546] ROM "mnist_256to1pix/mnist_o_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnist_256to1pix/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][22]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][22]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][23]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][23]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][24]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][24]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][25]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][25]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][26]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][26]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][27]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][27]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][28]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][28]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][29]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][29]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][30]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[2].data2_row_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][30]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[1].data2_row_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][22]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][22]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][22]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][23]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][23]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][23]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][23]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][24]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][24]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][24]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][25]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][25]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][25]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][25]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][26]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][26]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][26]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][27]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][27]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][27]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][27]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][28]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][28]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][28]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][29]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][29]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][29]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][30]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][30]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[0].data2_row_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][30]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[3].data2_row_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][30]' (FD) to 'mnist_process/convlayeri_0/single_convcore/h[4].data2_row_reg[4][31]'
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[1].data1_mul_reg[1][1][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[2].data1_mul_reg[1][2][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[3].data1_mul_reg[1][3][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[4].data1_mul_reg[1][4][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[1].w[0].data1_mul_reg[1][0][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[1].data1_mul_reg[2][1][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[2].data1_mul_reg[2][2][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[3].data1_mul_reg[2][3][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[4].data1_mul_reg[2][4][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[2].w[0].data1_mul_reg[2][0][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[1].data1_mul_reg[3][1][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][4]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][3]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][2]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][1]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[2].data1_mul_reg[3][2][0]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[3].data1_mul_reg[3][3][7]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[3].data1_mul_reg[3][3][6]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[3].data1_mul_reg[3][3][5]) is unused and will be removed from module single_convcore.
WARNING: [Synth 8-3332] Sequential element (h[3].w[3].data1_mul_reg[3][3][4]) is unused and will be removed from module single_convcore.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/convlayeri_1/\conv_out_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/SIZE_POOL_reg[0]' (FDE) to 'mnist_process/i_2/SIZE_POOL_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/SIZE_POOL_reg[1]' (FDE) to 'mnist_process/i_2/SIZE_POOL_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/SIZE_POOL_reg[2]' (FDE) to 'mnist_process/i_2/SIZE_POOL_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mnist_process/i_2/\SIZE_POOL_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/SIZE_POOL_reg[5]' (FDE) to 'mnist_process/i_2/SIZE_POOL_reg[6]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/SIZE_POOL_reg[6]' (FDE) to 'mnist_process/i_2/SIZE_POOL_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/\SIZE_POOL_reg[7] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[0].out_select_cellx/number_o_reg[1]' (FD) to 'mnist_process/i_2/out_select/genblk1[0].out_select_cellx/number_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[0].out_select_cellx/number_o_reg[2]' (FD) to 'mnist_process/i_2/out_select/genblk1[0].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[0].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[0].out_select_cellx/number_o_reg[3]' (FD) to 'mnist_process/i_2/out_select/genblk1[1].out_select_cellx/number_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[1].out_select_cellx/number_o_reg[2]' (FD) to 'mnist_process/i_2/out_select/genblk1[1].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[1].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[1].out_select_cellx/number_o_reg[3]' (FD) to 'mnist_process/i_2/out_select/genblk1[2].out_select_cellx/number_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[2].out_select_cellx/number_o_reg[2]' (FD) to 'mnist_process/i_2/out_select/genblk1[2].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[2].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[2].out_select_cellx/number_o_reg[3]' (FD) to 'mnist_process/i_2/out_select/genblk1[3].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[3].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[3].out_select_cellx/number_o_reg[3]' (FD) to 'mnist_process/i_2/out_select/genblk1[4].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[4].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[4].out_select_cellx/number_o_reg[3]' (FD) to 'mnist_process/i_2/out_select/genblk1[5].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[5].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_2/out_select/genblk1[5].out_select_cellx/number_o_reg[3]' (FD) to 'mnist_process/i_2/out_select/genblk1[6].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_2/out_select/\genblk1[6].out_select_cellx/number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_3/SIZE_CONV_reg[0]' (FDE) to 'mnist_process/i_3/SIZE_CONV_reg[7]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_3/SIZE_CONV_reg[1]' (FDE) to 'mnist_process/i_3/SIZE_CONV_reg[7]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_3/SIZE_CONV_reg[2]' (FDE) to 'mnist_process/i_3/SIZE_CONV_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mnist_process/i_3/\SIZE_CONV_reg[3] )
INFO: [Synth 8-3886] merging instance 'mnist_process/i_3/SIZE_CONV_reg[5]' (FDE) to 'mnist_process/i_3/SIZE_CONV_reg[7]'
INFO: [Synth 8-3886] merging instance 'mnist_process/i_3/SIZE_CONV_reg[6]' (FDE) to 'mnist_process/i_3/SIZE_CONV_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mnist_process/i_3/\SIZE_CONV_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[11]' (FDR) to 'i_0/A[3]__5'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[12]' (FDR) to 'i_0/A[4]__1'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[13]' (FDR) to 'i_0/A[5]__1'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[14]' (FDR) to 'i_0/A[6]__1'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[15]' (FDR) to 'i_0/A[7]__1'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[5]' (FDR) to 'i_0/A[2]__3'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[6]' (FDR) to 'i_0/A[3]__2'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[7]' (FDR) to 'i_0/A[4]__3'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[8]' (FDR) to 'i_0/A[5]__3'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[9]' (FDR) to 'i_0/A[6]__3'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[10]' (FDR) to 'i_0/A[7]__3'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[0]' (FDR) to 'i_0/A[3]'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[1]' (FDR) to 'i_0/A[4]'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[2]' (FDR) to 'i_0/A[5]'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[3]' (FDR) to 'i_0/A[6]'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d0_reg[4]' (FDR) to 'i_0/A[7]'
INFO: [Synth 8-3886] merging instance 'i_0/A[0]__3' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/A[1]__3' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/A[0]__1' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/A[1]__1' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/A[2]__1' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/A[0]' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/A[1]' (FDR) to 'i_0/A[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\A[2] )
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[11]' (FDR) to 'i_0/A[3]__1'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[12]' (FDR) to 'i_0/A[4]__2'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[13]' (FDR) to 'i_0/A[5]__2'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[14]' (FDR) to 'i_0/A[6]__2'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[15]' (FDR) to 'i_0/A[7]__2'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[5]' (FDR) to 'i_0/A[2]__4'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[6]' (FDR) to 'i_0/A[3]__3'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[7]' (FDR) to 'i_0/A[4]__4'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[8]' (FDR) to 'i_0/A[5]__4'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[9]' (FDR) to 'i_0/A[6]__4'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[10]' (FDR) to 'i_0/A[7]__4'
INFO: [Synth 8-3886] merging instance 'i_0/alinx_ov5640/cmos_d_16bit_d1_reg[0]' (FDR) to 'i_0/A[3]__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\A[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 907.777 ; gain = 560.594
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 109, Available = 80. Use report_utilization command for details.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[1].data1_mul_reg[1][1], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[1].w[1].data1_mul_reg[1][1] is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[1].data1_mul_reg[1][1].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[2].data1_mul_reg[1][2], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[1].w[2].data1_mul_reg[1][2] is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[2].data1_mul_reg[1][2].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[3].data1_mul_reg[1][3], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[1].w[3].data1_mul_reg[1][3] is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[3].data1_mul_reg[1][3].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[4].data1_mul_reg[1][4], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[1].w[4].data1_mul_reg[1][4] is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[4].data1_mul_reg[1][4].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[1].w[0].data1_mul_reg[1][0], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[1].w[0].data1_mul_reg[1][0] is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: operator p_1_out is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP h[1].w[0].data1_mul_reg[1][0].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[1].data1_mul_reg[2][1], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[2].w[1].data1_mul_reg[2][1] is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[1].data1_mul_reg[2][1].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[2].data1_mul_reg[2][2], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[2].w[2].data1_mul_reg[2][2] is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[2].data1_mul_reg[2][2].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[3].data1_mul_reg[2][3], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[2].w[3].data1_mul_reg[2][3] is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[3].data1_mul_reg[2][3].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[4].data1_mul_reg[2][4], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[2].w[4].data1_mul_reg[2][4] is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[4].data1_mul_reg[2][4].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[2].w[0].data1_mul_reg[2][0], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[2].w[0].data1_mul_reg[2][0] is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: operator p_1_out is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP h[2].w[0].data1_mul_reg[2][0].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[1].data1_mul_reg[3][1], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[3].w[1].data1_mul_reg[3][1] is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[1].data1_mul_reg[3][1].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[2].data1_mul_reg[3][2], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[3].w[2].data1_mul_reg[3][2] is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[2].data1_mul_reg[3][2].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[3].data1_mul_reg[3][3], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[3].w[3].data1_mul_reg[3][3] is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[3].data1_mul_reg[3][3].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[4].data1_mul_reg[3][4], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[3].w[4].data1_mul_reg[3][4] is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[4].data1_mul_reg[3][4].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[3].w[0].data1_mul_reg[3][0], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[3].w[0].data1_mul_reg[3][0] is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: operator p_1_out is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP h[3].w[0].data1_mul_reg[3][0].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[1].data1_mul_reg[4][1], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[4].w[1].data1_mul_reg[4][1] is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[1].data1_mul_reg[4][1].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[2].data1_mul_reg[4][2], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[4].w[2].data1_mul_reg[4][2] is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[2].data1_mul_reg[4][2].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[3].data1_mul_reg[4][3], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[4].w[3].data1_mul_reg[4][3] is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[3].data1_mul_reg[4][3].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[4].w[0].data1_mul_reg[4][0], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[4].w[0].data1_mul_reg[4][0] is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: operator p_1_out is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP h[4].w[0].data1_mul_reg[4][0].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[1].data1_mul_reg[0][1], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[0].w[1].data1_mul_reg[0][1] is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[1].data1_mul_reg[0][1].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[2].data1_mul_reg[0][2], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[0].w[2].data1_mul_reg[0][2] is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[2].data1_mul_reg[0][2].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[3].data1_mul_reg[0][3], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[0].w[3].data1_mul_reg[0][3] is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[3].data1_mul_reg[0][3].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[4].data1_mul_reg[0][4], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[0].w[4].data1_mul_reg[0][4] is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[4].data1_mul_reg[0][4].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP h[0].w[0].data1_mul_reg[0][0], operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register h[0].w[0].data1_mul_reg[0][0] is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: operator p_1_out is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP h[0].w[0].data1_mul_reg[0][0].
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[0].fcnn_mul_reg[0], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: register A is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: register genblk3[0].fcnn_mul_reg[0] is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: operator p_27_out is absorbed into DSP genblk3[0].fcnn_mul_reg[0].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[1].fcnn_mul_reg[1], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: register A is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: register genblk3[1].fcnn_mul_reg[1] is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: operator p_25_out is absorbed into DSP genblk3[1].fcnn_mul_reg[1].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[2].fcnn_mul_reg[2], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: register A is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: register genblk3[2].fcnn_mul_reg[2] is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: operator p_22_out is absorbed into DSP genblk3[2].fcnn_mul_reg[2].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[3].fcnn_mul_reg[3], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: register A is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: register genblk3[3].fcnn_mul_reg[3] is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: operator p_19_out is absorbed into DSP genblk3[3].fcnn_mul_reg[3].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[4].fcnn_mul_reg[4], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: register A is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: register genblk3[4].fcnn_mul_reg[4] is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: operator p_16_out is absorbed into DSP genblk3[4].fcnn_mul_reg[4].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[5].fcnn_mul_reg[5], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: register A is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: register genblk3[5].fcnn_mul_reg[5] is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: operator p_13_out is absorbed into DSP genblk3[5].fcnn_mul_reg[5].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[6].fcnn_mul_reg[6], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: register A is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: register genblk3[6].fcnn_mul_reg[6] is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: operator p_10_out is absorbed into DSP genblk3[6].fcnn_mul_reg[6].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[7].fcnn_mul_reg[7], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: register A is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: register genblk3[7].fcnn_mul_reg[7] is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: operator p_7_out is absorbed into DSP genblk3[7].fcnn_mul_reg[7].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[8].fcnn_mul_reg[8], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: register A is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: register genblk3[8].fcnn_mul_reg[8] is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: operator p_4_out is absorbed into DSP genblk3[8].fcnn_mul_reg[8].
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[9].fcnn_mul_reg[9], operation Mode is (post resource management): (P+A2:B2)'.
DSP Report: register B is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
DSP Report: register A is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
DSP Report: register genblk3[9].fcnn_mul_reg[9] is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
DSP Report: operator p_1_out is absorbed into DSP genblk3[9].fcnn_mul_reg[9].
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 26(NO_CHANGE)    | W |   | 2 K x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|single_convcore     | (A*B)'                   | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|single_convcore     | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore     | (PCIN>>17)+A*B           | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|batch_normalization | A*B                      | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization | (PCIN>>17)+A*B           | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sigmoid             | (C:0x100000)+A*(B:0x19a) | 21     | 9      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mnist_process       | A*B2                     | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (PCIN>>17)+A*B2          | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mnist_process       | (P+A2:B2)'               | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convlayer__GB0      |           1|     27768|
|2     |convlayer__GB1      |           1|      1620|
|3     |mnist_process__GCB0 |           1|     20935|
|4     |mnist_process__GCB1 |           1|      3529|
|5     |system_wrapper__GC0 |           1|      5107|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/processing_system7_0/FCLK_CLK0' to pin 'system_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/processing_system7_0/FCLK_CLK1' to pin 'system_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rgb2dvi_hdmi/SerialClk' to pin 'system_i/axi_dynclk_0/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'rgb2dvi_hdmi/PixelClk' to 'system_i/axi_dynclk_0/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1013.176 ; gain = 665.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1061.617 ; gain = 714.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 26(NO_CHANGE)    | W |   | 2 K x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convlayer__GB0      |           1|     27768|
|2     |convlayer__GB1      |           1|      1620|
|3     |mnist_process__GCB0 |           1|     20935|
|4     |mnist_process__GCB1 |           1|      3529|
|5     |system_wrapper__GC0 |           1|      5107|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/hdl/system_wrapper.v:279]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mnist_process  | convlayer/align_row_cnt_r3_reg[5]                                                 | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mnist_process  | convlayer/rd_ram_addr_r2_reg[5]                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mnist_process  | convlayer/conv_out_data_valid_reg                                                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mnist_process  | sigmoid_inst/sigmoid_out_data_valid_reg                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mnist_process  | max_pooling/pooling_ctrl_inst/genblk4[3].valid_reg_reg[4]                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xpm_fifo_base  | xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/d_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | alinx_ov5640/mnist_en_r4_reg                                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |input_ram                              |         1|
|2     |layer1_ram                             |         1|
|3     |classify_ram                           |         1|
|4     |b1_blkmem                              |         1|
|5     |b2_blkmem                              |         1|
|6     |BN_blkmem                              |         1|
|7     |fcnnW_blkmem                           |         1|
|8     |fcnnb_blkmem                           |         1|
|9     |conv2_ram                              |         5|
|10    |fcnnW_buffer                           |        10|
|11    |W2_blkmem                              |         1|
|12    |W1_blkmem                              |         1|
|13    |fix_float                              |         2|
|14    |float_div                              |         1|
|15    |float_fix                              |         1|
|16    |conv_ram                               |         5|
|17    |pooling_ram                            |         8|
|18    |sigmoid_blkmem                         |         1|
|19    |system_xbar_0                          |         1|
|20    |system_auto_pc_0                       |         1|
|21    |system_xbar_1                          |         1|
|22    |system_auto_pc_1                       |         1|
|23    |system_axi_dynclk_0_0                  |         1|
|24    |system_axi_vdma_0_0                    |         1|
|25    |system_axi_vdma_1_0                    |         1|
|26    |system_axis_subset_converter_0_1       |         1|
|27    |system_axi_gpio_0_0                    |         1|
|28    |system_processing_system7_0_0          |         1|
|29    |system_rst_processing_system7_0_100M_0 |         1|
|30    |system_rst_processing_system7_0_150M_0 |         1|
|31    |system_v_axi4s_vid_out_0_0             |         1|
|32    |system_v_tc_0_0                        |         1|
|33    |system_xlconcat_0_0                    |         1|
|34    |system_xlconstant_0_0                  |         1|
|35    |rgb2dvi_hdmi                           |         1|
|36    |mnist_image_blkmem                     |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |BN_blkmem                              |     1|
|2     |W1_blkmem                              |     1|
|3     |W2_blkmem                              |     1|
|4     |b1_blkmem                              |     1|
|5     |b2_blkmem                              |     1|
|6     |classify_ram                           |     1|
|7     |conv2_ram                              |     1|
|8     |conv2_ram__1                           |     1|
|9     |conv2_ram__2                           |     1|
|10    |conv2_ram__3                           |     1|
|11    |conv2_ram__4                           |     1|
|12    |conv_ram                               |     1|
|13    |conv_ram__1                            |     1|
|14    |conv_ram__2                            |     1|
|15    |conv_ram__3                            |     1|
|16    |conv_ram__4                            |     1|
|17    |fcnnW_blkmem                           |     1|
|18    |fcnnW_buffer                           |     1|
|19    |fcnnW_buffer__1                        |     1|
|20    |fcnnW_buffer__2                        |     1|
|21    |fcnnW_buffer__3                        |     1|
|22    |fcnnW_buffer__4                        |     1|
|23    |fcnnW_buffer__5                        |     1|
|24    |fcnnW_buffer__6                        |     1|
|25    |fcnnW_buffer__7                        |     1|
|26    |fcnnW_buffer__8                        |     1|
|27    |fcnnW_buffer__9                        |     1|
|28    |fcnnb_blkmem                           |     1|
|29    |fix_float                              |     1|
|30    |fix_float__1                           |     1|
|31    |float_div                              |     1|
|32    |float_fix                              |     1|
|33    |input_ram                              |     1|
|34    |layer1_ram                             |     1|
|35    |mnist_image_blkmem                     |     1|
|36    |pooling_ram                            |     1|
|37    |pooling_ram__1                         |     1|
|38    |pooling_ram__2                         |     1|
|39    |pooling_ram__3                         |     1|
|40    |pooling_ram__4                         |     1|
|41    |pooling_ram__5                         |     1|
|42    |pooling_ram__6                         |     1|
|43    |pooling_ram__7                         |     1|
|44    |rgb2dvi_hdmi                           |     1|
|45    |sigmoid_blkmem                         |     1|
|46    |system_auto_pc_0                       |     1|
|47    |system_auto_pc_1                       |     1|
|48    |system_axi_dynclk_0_0                  |     1|
|49    |system_axi_gpio_0_0                    |     1|
|50    |system_axi_vdma_0_0                    |     1|
|51    |system_axi_vdma_1_0                    |     1|
|52    |system_axis_subset_converter_0_1       |     1|
|53    |system_processing_system7_0_0          |     1|
|54    |system_rst_processing_system7_0_100M_0 |     1|
|55    |system_rst_processing_system7_0_150M_0 |     1|
|56    |system_v_axi4s_vid_out_0_0             |     1|
|57    |system_v_tc_0_0                        |     1|
|58    |system_xbar_0                          |     1|
|59    |system_xbar_1                          |     1|
|60    |system_xlconcat_0_0                    |     1|
|61    |system_xlconstant_0_0                  |     1|
|62    |BUFG                                   |     1|
|63    |CARRY4                                 |  1637|
|64    |DSP48E1_2                              |    20|
|65    |DSP48E1_3                              |    10|
|66    |DSP48E1_4                              |    24|
|67    |DSP48E1_5                              |    24|
|68    |DSP48E1_6                              |     2|
|69    |LUT1                                   |   220|
|70    |LUT2                                   |  2866|
|71    |LUT3                                   |  1773|
|72    |LUT4                                   |  2021|
|73    |LUT5                                   |  1224|
|74    |LUT6                                   |  3322|
|75    |MUXF7                                  |    22|
|76    |MUXF8                                  |     8|
|77    |RAMB18E1                               |     1|
|78    |RAMB36E1                               |     1|
|79    |SRL16E                                 |    10|
|80    |FDCE                                   |    19|
|81    |FDRE                                   |  4858|
|82    |FDSE                                   |    15|
|83    |LD                                     |     4|
|84    |IBUF                                   |    11|
|85    |IOBUF                                  |     2|
|86    |OBUF                                   |     6|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------+------+
|      |Instance                                     |Module                                   |Cells |
+------+---------------------------------------------+-----------------------------------------+------+
|1     |top                                          |                                         | 21661|
|2     |  mnist_process                              |mnist_process                            | 17273|
|3     |    out_select                               |out_select                               |   869|
|4     |      \genblk1[0].out_select_cellx           |out_select_cell                          |   151|
|5     |      \genblk1[1].out_select_cellx           |out_select_cell_14                       |    95|
|6     |      \genblk1[2].out_select_cellx           |out_select_cell_15                       |    96|
|7     |      \genblk1[3].out_select_cellx           |out_select_cell_16                       |    97|
|8     |      \genblk1[4].out_select_cellx           |out_select_cell_17                       |    97|
|9     |      \genblk1[5].out_select_cellx           |out_select_cell_18                       |    97|
|10    |      \genblk1[6].out_select_cellx           |out_select_cell_19                       |    98|
|11    |      \genblk1[7].out_select_cellx           |out_select_cell_20                       |    99|
|12    |      \genblk1[8].out_select_cellx           |out_select_cell_21                       |    39|
|13    |    batch_normalization_inst                 |batch_normalization                      |  4089|
|14    |    convlayer                                |convlayer                                |  6489|
|15    |      single_convcore                        |single_convcore                          |  5424|
|16    |    max_pooling                              |max_pooling                              |  2165|
|17    |      max_pooling_core_inst                  |max_pooling_core                         |   638|
|18    |        maxd1_0                              |max2to1                                  |    91|
|19    |        maxd1_1                              |max2to1_8                                |   147|
|20    |        maxd1_2                              |max2to1_9                                |    91|
|21    |        maxd1_3                              |max2to1_10                               |   147|
|22    |        maxd2_0                              |max2to1_11                               |    35|
|23    |        maxd2_1                              |max2to1_12                               |    91|
|24    |        maxd3_1                              |max2to1_13                               |    36|
|25    |      pooling_ctrl_inst                      |pooling_ctrl                             |  1014|
|26    |    sigmoid_inst                             |sigmoid                                  |   121|
|27    |  system_i                                   |system                                   |  2246|
|28    |    axi_mem_intercon                         |system_axi_mem_intercon_0                |   612|
|29    |      m00_couplers                           |m00_couplers_imp_1TEAG88                 |   260|
|30    |    processing_system7_0_axi_periph          |system_processing_system7_0_axi_periph_0 |   773|
|31    |      s00_couplers                           |s00_couplers_imp_IK3G2O                  |   177|
|32    |  alinx_ov5640                               |alinx_ov5640                             |  1185|
|33    |    cmos_8_16bit_m0                          |cmos_8_16bit                             |    47|
|34    |    xpm_fifo_async_inst                      |xpm_fifo_async                           |   635|
|35    |      \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                            |   612|
|36    |        \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base                          |    28|
|37    |        \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__1                          |    56|
|38    |        \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0             |    86|
|39    |        \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                             |    56|
|40    |        \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1             |    62|
|41    |        \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                         |    23|
|42    |        \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0         |    12|
|43    |        \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_0                       |    25|
|44    |        \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_1       |    24|
|45    |        \gen_fwft.rdpp1_inst                 |xpm_counter_updn                         |     8|
|46    |        rdp_inst                             |xpm_counter_updn__parameterized0         |    53|
|47    |        rdpp1_inst                           |xpm_counter_updn__parameterized1         |    15|
|48    |        rst_d1_inst                          |xpm_fifo_reg_bit                         |     2|
|49    |        wrp_inst                             |xpm_counter_updn__parameterized0_2       |    30|
|50    |        wrpp1_inst                           |xpm_counter_updn__parameterized1_3       |    28|
|51    |        wrpp2_inst                           |xpm_counter_updn__parameterized2         |    14|
|52    |        xpm_fifo_rst_inst                    |xpm_fifo_rst                             |    27|
|53    |          \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__1                      |     2|
|54    |          \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                         |     2|
|55    |          \gen_rst_ic.rrst_rd_inst           |xpm_reg_pipe_bit__parameterized0         |     5|
|56    |            \gen_pipe_bit[1].pipe_bit_inst   |xpm_fifo_reg_bit_6                       |     1|
|57    |            \gen_pipe_bit[2].pipe_bit_inst   |xpm_fifo_reg_bit_7                       |     4|
|58    |          \gen_rst_ic.wrst_wr_inst           |xpm_reg_pipe_bit                         |     3|
|59    |            \gen_pipe_bit[0].pipe_bit_inst   |xpm_fifo_reg_bit_4                       |     1|
|60    |            \gen_pipe_bit[1].pipe_bit_inst   |xpm_fifo_reg_bit_5                       |     2|
|61    |  mnist_256to1pix                            |mnist_256to1pix                          |   751|
|62    |  red_block                                  |red_block                                |   123|
+------+---------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.340 ; gain = 810.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 625 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1157.340 ; gain = 437.902
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.340 ; gain = 810.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
417 Infos, 457 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 1157.340 ; gain = 822.059
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1157.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 23:41:28 2023...
