
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.79

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.50 source latency rd_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.49 target latency mem[4][1]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.28    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net34 (net)
                  0.28    0.01    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.25    0.24    0.23    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.01    1.47 ^ rd_ptr[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.93    0.35    0.29    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02    0.32 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.17    0.50 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.50 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.50   clock reconvergence pessimism
                          0.25    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)


Startpoint: wr_data[2] (input port clocked by core_clock)
Endpoint: mem[6][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v wr_data[2] (in)
                                         wr_data[2] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.18    0.10    0.14    0.34 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net5 (net)
                  0.14    0.03    0.37 v _478_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _102_ (net)
                  0.07    0.00    0.58 v mem[6][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.93    0.35    0.29    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.01    0.32 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.11    0.07    0.18    0.50 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.50 ^ mem[6][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.50   clock reconvergence pessimism
                          0.08    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.28    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net34 (net)
                  0.28    0.01    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.25    0.24    0.23    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.02    1.48 ^ rd_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.93    0.35    0.29   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02   10.32 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.18   10.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.50 ^ rd_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.50   clock reconvergence pessimism
                          0.09   10.59   library recovery time
                                 10.59   data required time
-----------------------------------------------------------------------------
                                 10.59   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  9.11   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.93    0.35    0.29    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02    0.32 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.10    0.07    0.17    0.50 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.50 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.23    0.54    1.04 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.23    0.00    1.04 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.16    1.20 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.18    0.00    1.20 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.22    1.42 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    1.42 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.50 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.09    0.00    1.50 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.83 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.83 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    2.03 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.09    0.00    2.03 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    2.14 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.16    0.00    2.14 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.28    0.47    2.61 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.28    0.00    2.61 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.20    0.21    0.16    2.77 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.78 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.28    0.22    2.99 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.28    0.00    2.99 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    3.21 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    3.21 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.08    0.11    0.08    3.30 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.11    0.01    3.30 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    4.01 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    4.01 v full (out)
                                  4.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.01   data arrival time
-----------------------------------------------------------------------------
                                  5.79   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.28    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net34 (net)
                  0.28    0.01    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.25    0.24    0.23    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.02    1.48 ^ rd_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.93    0.35    0.29   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02   10.32 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.11    0.07    0.18   10.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.50 ^ rd_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.50   clock reconvergence pessimism
                          0.09   10.59   library recovery time
                                 10.59   data required time
-----------------------------------------------------------------------------
                                 10.59   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  9.11   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.93    0.35    0.29    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02    0.32 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.10    0.07    0.17    0.50 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.50 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.23    0.54    1.04 ^ wr_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         wr_ptr[0] (net)
                  0.23    0.00    1.04 ^ _337_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.16    1.20 v _337_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.18    0.00    1.20 v _624_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.11    0.22    1.42 v _624_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _307_ (net)
                  0.11    0.00    1.42 v _335_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.50 ^ _335_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _288_ (net)
                  0.09    0.00    1.50 ^ _615_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     2    0.02    0.11    0.33    1.83 ^ _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _289_ (net)
                  0.11    0.00    1.83 ^ _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.19    2.03 ^ _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _150_ (net)
                  0.09    0.00    2.03 ^ _310_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    2.14 v _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _151_ (net)
                  0.16    0.00    2.14 v _312_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.07    0.28    0.47    2.61 ^ _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _153_ (net)
                  0.28    0.00    2.61 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.20    0.21    0.16    2.77 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         net20 (net)
                  0.21    0.00    2.78 v _324_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.28    0.22    2.99 ^ _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _161_ (net)
                  0.28    0.00    2.99 ^ _325_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.14    0.15    0.22    3.21 ^ _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _162_ (net)
                  0.15    0.00    3.21 ^ _326_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.08    0.11    0.08    3.30 v _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net15 (net)
                  0.11    0.01    3.30 v output14/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.70    4.01 v output14/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    4.01 v full (out)
                                  4.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.01   data arrival time
-----------------------------------------------------------------------------
                                  5.79   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.1142497062683105

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7551

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.27831363677978516

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9535

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 4

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[0][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.50 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.50 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.71    1.20 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.22    1.42 v _334_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.42    1.84 v _615_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.21    2.05 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.21    2.26 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.41    2.67 v _312_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.15    2.82 ^ _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.15    2.97 v _324_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.22    3.19 v _325_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.45 v _344_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.20    3.65 v _345_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    3.90 ^ _348_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.90 ^ mem[0][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.90   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.31   10.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.50 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.50 ^ mem[0][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.50   clock reconvergence pessimism
  -0.11   10.39   library setup time
          10.39   data required time
---------------------------------------------------------
          10.39   data required time
          -3.90   data arrival time
---------------------------------------------------------
           6.48   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[10][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.50 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.85 ^ mem[10][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.00 ^ _365_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.00 ^ mem[10][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.00   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.31    0.31 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.50 ^ mem[10][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.50   clock reconvergence pessimism
   0.02    0.52   library hold time
           0.52   data required time
---------------------------------------------------------
           0.52   data required time
          -1.00   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5025

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5026

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.0063

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.7937

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
144.614732

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.64e-02   4.21e-03   8.68e-08   3.06e-02  26.1%
Combinational          4.11e-02   1.81e-02   1.09e-07   5.91e-02  50.3%
Clock                  2.02e-02   7.63e-03   2.68e-06   2.78e-02  23.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.76e-02   2.99e-02   2.87e-06   1.18e-01 100.0%
                          74.6%      25.4%       0.0%
