
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035222                       # Number of seconds simulated
sim_ticks                                 35221551801                       # Number of ticks simulated
final_tick                               563270012472                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140402                       # Simulator instruction rate (inst/s)
host_op_rate                                   177077                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2243685                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891376                       # Number of bytes of host memory used
host_seconds                                 15698.08                       # Real time elapsed on the host
sim_insts                                  2204035459                       # Number of instructions simulated
sim_ops                                    2779775145                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       659968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       553856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1217664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       805632                       # Number of bytes written to this memory
system.physmem.bytes_written::total            805632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4327                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9513                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6294                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6294                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18737618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15724918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34571560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22873268                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22873268                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22873268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18737618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15724918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               57444828                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84464154                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31096646                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25350896                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075840                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13101163                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154308                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3349398                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91949                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31113893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170884273                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31096646                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15503706                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37959817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11037792                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5183905                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15355069                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1002228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83194008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.545415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45234191     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511548      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4707630      5.66%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4659901      5.60%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908251      3.50%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2300978      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1446009      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361153      1.64%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18064347     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83194008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368164                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.023157                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32440512                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5125577                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467592                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224217                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8936102                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262074                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205031152                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8936102                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34793295                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         992520                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       903417                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34293712                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3274954                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197730434                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1363746                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277607567                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922516489                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922516489                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105902998                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35174                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9109664                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18292003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350205                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116278                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3424487                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186382556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148456435                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291416                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63018978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192848269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83194008                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28365816     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18079819     21.73%     55.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12072450     14.51%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7839155      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8246416      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996649      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3143909      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       716464      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733330      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83194008                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924324     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176237     13.83%     86.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173695     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124185702     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994768      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362754      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7896305      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148456435                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757626                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274256                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381672550                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249435677                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145055468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149730691                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       461963                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7098568                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2009                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2259163                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8936102                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         508761                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88361                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186416373                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18292003                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350205                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1298833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2451798                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146480824                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13700644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1975611                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21413398                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20770698                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7712754                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734237                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145096936                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145055468                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92454798                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265343678                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.717361                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63287522                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100957                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74257906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.149653                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28050535     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20854765     28.08%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8659732     11.66%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323166      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4318499      5.82%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1748358      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1757537      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937831      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3607483      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74257906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3607483                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257067361                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381775784                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31767                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1270146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844642                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844642                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183934                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183934                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658021996                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201501815                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188331489                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84464154                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31747833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25902802                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2115137                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13303617                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12516418                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3280981                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93331                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32868801                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172444201                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31747833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15797399                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37388986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11045555                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5011754                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16000106                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84182507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46793521     55.59%     55.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3054067      3.63%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4603568      5.47%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3184410      3.78%     68.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2239272      2.66%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2183665      2.59%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1309860      1.56%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2813726      3.34%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18000418     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84182507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375873                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041626                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33813091                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5238299                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35697624                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520797                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8912694                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5347584                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          600                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206505834                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8912694                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35691920                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         493650                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2020407                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34301458                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2762371                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200374159                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1158903                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       938666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280978326                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932725839                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932725839                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173092610                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107885654                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36068                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17259                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8196667                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18379966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9411557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111249                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2858091                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186790252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149225634                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296836                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62268824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190488270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84182507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917047                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30163598     35.83%     35.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16806416     19.96%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12178796     14.47%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8066965      9.58%     79.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8126164      9.65%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3924937      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3469312      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       655034      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       791285      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84182507                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         813842     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162875     14.21%     85.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169304     14.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124828373     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1884903      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17196      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14653479      9.82%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7841683      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149225634                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766733                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1146021                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384076631                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249093894                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145110161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150371655                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468624                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7132269                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          367                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2258906                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8912694                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         254911                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48889                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186824712                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       639763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18379966                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9411557                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17258                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          367                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1283110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2440574                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146491442                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13701696                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2734191                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21352311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20829634                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7650615                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734362                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145172144                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145110161                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94017622                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267121652                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718009                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100641582                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124055395                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62769506                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132187                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75269813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648143                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28841851     38.32%     38.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21535288     28.61%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8134274     10.81%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4557645      6.06%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3855938      5.12%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1723040      2.29%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1654055      2.20%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1126434      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3841288      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75269813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100641582                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124055395                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18400344                       # Number of memory references committed
system.switch_cpus1.commit.loads             11247693                       # Number of loads committed
system.switch_cpus1.commit.membars              17196                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17999218                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111681768                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2565863                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3841288                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258253426                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          382568230                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 281647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100641582                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124055395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100641582                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839257                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839257                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191530                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191530                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657909150                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201812992                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189842261                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34392                       # number of misc regfile writes
system.l20.replacements                          5171                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          358621                       # Total number of references to valid blocks.
system.l20.sampled_refs                         13363                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.836863                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          268.040079                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.983372                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2492.597306                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5419.379243                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032720                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001463                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.304272                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.661545                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        33703                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  33703                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10277                       # number of Writeback hits
system.l20.Writeback_hits::total                10277                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        33703                       # number of demand (read+write) hits
system.l20.demand_hits::total                   33703                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        33703                       # number of overall hits
system.l20.overall_hits::total                  33703                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5156                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5170                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5156                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5170                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5156                       # number of overall misses
system.l20.overall_misses::total                 5170                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1209865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    507874559                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      509084424                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1209865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    507874559                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       509084424                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1209865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    507874559                       # number of overall miss cycles
system.l20.overall_miss_latency::total      509084424                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38859                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10277                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10277                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38859                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38859                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.132685                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.132997                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.132685                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.132997                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.132685                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.132997                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86418.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98501.660008                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98468.940812                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86418.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98501.660008                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98468.940812                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86418.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98501.660008                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98468.940812                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3423                       # number of writebacks
system.l20.writebacks::total                     3423                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5156                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5170                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5156                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5170                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5156                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5170                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1104235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    469391865                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    470496100                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1104235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    469391865                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    470496100                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1104235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    469391865                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    470496100                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.132685                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.132997                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.132685                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.132997                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.132685                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.132997                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78873.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91037.987781                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91005.048356                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 78873.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91037.987781                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91005.048356                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 78873.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91037.987781                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91005.048356                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4343                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          315269                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12535                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.151097                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          383.871299                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.767843                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2100.753760                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5692.607098                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046859                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001803                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.256440                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.694898                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28938                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28938                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9446                       # number of Writeback hits
system.l21.Writeback_hits::total                 9446                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28938                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28938                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28938                       # number of overall hits
system.l21.overall_hits::total                  28938                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4327                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4343                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4327                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4343                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4327                       # number of overall misses
system.l21.overall_misses::total                 4343                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1693281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    414111132                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      415804413                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1693281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    414111132                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       415804413                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1693281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    414111132                       # number of overall miss cycles
system.l21.overall_miss_latency::total      415804413                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33265                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33281                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9446                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9446                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33265                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33281                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33265                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33281                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.130077                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.130495                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.130077                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.130495                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.130077                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.130495                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 105830.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95703.982436                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95741.287819                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 105830.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95703.982436                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95741.287819                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 105830.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95703.982436                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95741.287819                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2871                       # number of writebacks
system.l21.writebacks::total                     2871                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4327                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4343                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4327                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4343                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4327                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4343                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1571484                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    380673872                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    382245356                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1571484                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    380673872                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    382245356                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1571484                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    380673872                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    382245356                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130077                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.130495                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.130077                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.130495                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.130077                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.130495                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98217.750000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87976.397504                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88014.127562                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 98217.750000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87976.397504                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88014.127562                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 98217.750000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87976.397504                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88014.127562                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996380                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015362702                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193007.995680                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996380                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15355053                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15355053                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15355053                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15355053                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15355053                       # number of overall hits
system.cpu0.icache.overall_hits::total       15355053                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1461701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1461701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1461701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1461701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1461701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1461701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15355069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15355069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15355069                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15355069                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15355069                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15355069                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 91356.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 91356.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 91356.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 91356.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 91356.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 91356.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1223865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1223865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1223865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1223865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1223865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1223865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87418.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87418.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87418.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38859                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169196929                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39115                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.627739                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10455053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10455053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17512830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17512830                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17512830                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17512830                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100433                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100433                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100433                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100433                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100433                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100433                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4046592570                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4046592570                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4046592570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4046592570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4046592570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4046592570                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10555486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555486                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17613263                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17613263                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17613263                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17613263                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009515                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005702                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005702                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40291.463662                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40291.463662                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40291.463662                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40291.463662                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40291.463662                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40291.463662                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10277                       # number of writebacks
system.cpu0.dcache.writebacks::total            10277                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61574                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61574                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61574                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61574                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61574                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61574                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38859                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38859                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38859                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38859                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38859                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38859                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    730074268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    730074268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    730074268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    730074268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    730074268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    730074268                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18787.778069                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18787.778069                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18787.778069                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18787.778069                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18787.778069                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18787.778069                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996037                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019401612                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206496.995671                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996037                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16000086                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16000086                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16000086                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16000086                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16000086                       # number of overall hits
system.cpu1.icache.overall_hits::total       16000086                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2053483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2053483                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2053483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2053483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2053483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2053483                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16000106                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16000106                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16000106                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16000106                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16000106                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16000106                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102674.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102674.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102674.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102674.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102674.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102674.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1716083                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1716083                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1716083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1716083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1716083                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1716083                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107255.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107255.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107255.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33265                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164271023                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33521                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4900.540646                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.712323                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.287677                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901220                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098780                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10427874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10427874                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7118258                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7118258                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17223                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17223                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17546132                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17546132                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17546132                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17546132                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67030                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67030                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67030                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67030                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67030                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2057022058                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2057022058                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2057022058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2057022058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2057022058                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2057022058                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10494904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10494904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7118258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7118258                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17613162                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17613162                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17613162                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17613162                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006387                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003806                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003806                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30688.080829                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30688.080829                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30688.080829                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30688.080829                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30688.080829                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30688.080829                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9446                       # number of writebacks
system.cpu1.dcache.writebacks::total             9446                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33765                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33765                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33765                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33765                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33265                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33265                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33265                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    641772235                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    641772235                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    641772235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    641772235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    641772235                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    641772235                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19292.717120                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19292.717120                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19292.717120                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19292.717120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19292.717120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19292.717120                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
