$date
	Sun Feb  2 15:35:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module multiplexer_sim $end
$var wire 1 ! s $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 2 % f [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 2 & f [1:0] $end
$var wire 1 ! s $end
$scope function mux $end
$var reg 1 ' d0 $end
$var reg 1 ( d1 $end
$var reg 1 ) d2 $end
$var reg 2 * s1 [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
1)
0(
0'
b0 &
b0 %
1$
0#
0"
0!
$end
#200
1!
b10 *
b10 %
b10 &
#300
0!
b1 *
b1 %
b1 &
#400
x!
b11 *
b11 %
b11 &
#500
