# Reading pref.tcl
# do traffic_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ASUS/Documents/quartus/Traffic-Lights-Controller/src/timers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:15 on Jun 15,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/Documents/quartus/Traffic-Lights-Controller/src/timers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity t_1sec
# -- Compiling architecture Behavioral of t_1sec
# -- Compiling entity t_5sec
# -- Compiling architecture Behavioral of t_5sec
# End time: 01:20:15 on Jun 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/Documents/quartus/Traffic-Lights-Controller/src/traffic_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:15 on Jun 15,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/Documents/quartus/Traffic-Lights-Controller/src/traffic_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TRAFFIC_CONTROLLER
# -- Compiling architecture behavioural of TRAFFIC_CONTROLLER
# End time: 01:20:16 on Jun 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ASUS/Documents/quartus/Traffic-Lights-Controller/src/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:16 on Jun 15,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/Documents/quartus/Traffic-Lights-Controller/src/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity Testbench
# -- Compiling architecture test of Testbench
# End time: 01:20:16 on Jun 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 01:20:16 on Jun 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading ieee.numeric_std(body)
# Loading work.traffic_controller(behavioural)
# Loading work.t_1sec(behavioral)
# Loading work.t_5sec(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
# Break key hit
# Simulation stop requested.
# End time: 01:26:01 on Jun 15,2024, Elapsed time: 0:05:45
# Errors: 0, Warnings: 0
