[{"DBLP title": "A 50 GHz SiGe BiCMOS active bandpass filter.", "DBLP authors": ["Saurabh Chaturvedi", "Mladen Bozanic", "Saurabh Sinha"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934566", "OA papers": [{"PaperId": "https://openalex.org/W2618953762", "PaperTitle": "A 50 GHz SiGe BiCMOS active bandpass filter", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Johannesburg": 3.0}, "Authors": ["Saurabh Chaturvedi", "Mladen Bo\u017eani\u0107", "Saurabh Sinha"]}]}, {"DBLP title": "An efficient physical design of fully-testable BDD-based circuits.", "DBLP authors": ["Andreas Rauchenecker", "Robert Wille"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934560", "OA papers": [{"PaperId": "https://openalex.org/W2619511468", "PaperTitle": "An efficient physical design of fully-testable BDD-based circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Johannes Kepler University of Linz": 2.0}, "Authors": ["Andreas Rauchenecker", "Robert Wille"]}]}, {"DBLP title": "Improving combinational circuit resilience against soft errors via selective resource allocation.", "DBLP authors": ["Tohid Taghizad Gogjeh Yaran", "Suleyman Tosun"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934576", "OA papers": [{"PaperId": "https://openalex.org/W2617897664", "PaperTitle": "Improving combinational circuit resilience against soft errors via selective resource allocation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hacettepe University": 2.0}, "Authors": ["Tian Yaran", "Suleyman Tosun"]}]}, {"DBLP title": "Mapping abstract and concrete hardware models for design understanding.", "DBLP authors": ["Tino Flenker", "G\u00f6rschwin Fey"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934569", "OA papers": [{"PaperId": "https://openalex.org/W2520385932", "PaperTitle": "Mapping abstract and concrete hardware models for design understanding", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Tino Flenker", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Mealy-to-moore transformation.", "DBLP authors": ["Mustafa Ozgul", "Florian Deeg", "Sebastian M. Sattler"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934561", "OA papers": [{"PaperId": "https://openalex.org/W2617701985", "PaperTitle": "Mealy-to-moore transformation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Metin Ozgul", "Florian Deeg", "Sebastian Sattler"]}]}, {"DBLP title": "Towards approximation during test of Integrated Circuits.", "DBLP authors": ["Imran Wali", "Marcello Traiola", "Arnaud Virazel", "Patrick Girard", "Mario Barbareschi", "Alberto Bosio"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934574", "OA papers": [{"PaperId": "https://openalex.org/W2617310483", "PaperTitle": "Towards approximation during test of Integrated Circuits", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.3333333333333333, "University of Rennes": 0.3333333333333333, "French Institute for Research in Computer Science and Automation": 0.3333333333333333, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0, "University of Naples Federico II": 1.0}, "Authors": ["Imran Wali", "Marcello Traiola", "Arnaud Virazel", "Patrick Girard", "Mario Barbareschi", "Alberto Bosio"]}]}, {"DBLP title": "Design-for-FAST: Supporting X-tolerant compaction during Faster-than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Sybille Hellebrand"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934564", "OA papers": [{"PaperId": "https://openalex.org/W2618513099", "PaperTitle": "Design-for-FAST: Supporting X-tolerant compaction during Faster-than-at-Speed Test", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Matthias Kampmann", "Sybille Hellebrand"]}]}, {"DBLP title": "Fault detection and self repair in Hsiao-code FEC circuits.", "DBLP authors": ["Davide Dicorato", "Petr Pfeifer", "Heinrich Theodor Vierhaus"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934588", "OA papers": [{"PaperId": "https://openalex.org/W2619855683", "PaperTitle": "Fault detection and self repair in Hsiao-code FEC circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"BTU Cottbus-Senftenberg, Computer Engineering Group, Germany": 3.0}, "Authors": ["Davide Dicorato", "Petr Pfeifer", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "From online fault detection to fault management in Network-on-Chips: A ground-up approach.", "DBLP authors": ["Siavoosh Payandeh Azad", "Behrad Niazmand", "Karl Janson", "Nevin George", "Stephen Adeboye Oyeniran", "Tsotne Putkaradze", "Apneet Kaur", "Jaan Raik", "Gert Jervan", "Raimund Ubar", "Thomas Hollstein"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934565", "OA papers": [{"PaperId": "https://openalex.org/W2618365494", "PaperTitle": "From online fault detection to fault management in Network-on-Chips: A ground-up approach", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Tallinn University of Technology": 11.0}, "Authors": ["Siavoosh Payandeh Azad", "Behrad Niazmand", "Karl Janson", "Nevin George", "Adeboye Stephen Oyeniran", "Tariel Putkaradze", "Apneet Kaur", "Jaan Raik", "Gert Jervan", "Raimund Ubar", "Thomas Hollstein"]}]}, {"DBLP title": "Logic testing with test-per-clock pattern loading and improved diagnostic abilities.", "DBLP authors": ["Ondrej Nov\u00e1k", "Zdenek Pl\u00edva"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934586", "OA papers": [{"PaperId": "https://openalex.org/W2618722644", "PaperTitle": "Logic testing with test-per-clock pattern loading and improved diagnostic abilities", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Liberec": 2.0}, "Authors": ["Ond\u0159ej Nov\u00e1k", "Zdenek Pliva"]}]}, {"DBLP title": "An analysis of the operation and SET robustness of a CMOS pulse stretching circuit.", "DBLP authors": ["Marko S. Andjelkovic", "Milos Krstic", "Rolf Kraemer"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934590", "OA papers": [{"PaperId": "https://openalex.org/W2617045173", "PaperTitle": "An analysis of the operation and SET robustness of a CMOS pulse stretching circuit", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 3.0}, "Authors": ["Marko Andjelkovic", "Milos Krstic", "Rolf Kraemer"]}]}, {"DBLP title": "Analog front-end for precise human body temperature measurement.", "DBLP authors": ["Pawel Narczyk", "Krzysztof Siwiec", "Witold A. Pleskacz"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934570", "OA papers": [{"PaperId": "https://openalex.org/W2619610945", "PaperTitle": "Analog front-end for precise human body temperature measurement", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Microelectronics & Optoelectronics, Warsaw University of Technology, ul. Koszykowa 75, 00-662, POLAND": 3.0}, "Authors": ["Pawel Narczyk", "Krzysztof Siwiec", "Witold A. Pleskacz"]}]}, {"DBLP title": "Body biasing for analog design: Practical experiences in 22 nm FD-SOI.", "DBLP authors": ["Sunil Satish Rao", "Benjamin Prautsch", "Ashish Shrivastava", "Torsten Reich"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934580", "OA papers": [{"PaperId": "https://openalex.org/W2620246147", "PaperTitle": "Body biasing for analog design: Practical experiences in 22 nm FD-SOI", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 4.0}, "Authors": ["Sunil V. Rao", "Benjamin Prautsch", "Ashish Shrivastava", "Torsten Reich"]}]}, {"DBLP title": "A low power input amplifier for bio-signal acquisition in 28 nm FDSOI technology.", "DBLP authors": ["Michal Wolodzko", "Wieslaw Kuzmicz"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934562", "OA papers": [{"PaperId": "https://openalex.org/W2618953279", "PaperTitle": "A low power input amplifier for bio-signal acquisition in 28 nm FDSOI technology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["M Wolodzko", "Wieslaw Kuzmicz"]}]}, {"DBLP title": "Energy-aware application-specific topology generation for 3D Network-on-Chips.", "DBLP authors": ["Arash Barzinmehr", "Suleyman Tosun"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934575", "OA papers": [{"PaperId": "https://openalex.org/W2617542514", "PaperTitle": "Energy-aware application-specific topology generation for 3D Network-on-Chips", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hacettepe University": 2.0}, "Authors": ["Arash Barzinmehr", "Suleyman Tosun"]}]}, {"DBLP title": "Firmware Update Manager: A remote firmware reprogramming tool for low-power devices.", "DBLP authors": ["Ondrej Kachman", "Marcel Bal\u00e1z"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934581", "OA papers": [{"PaperId": "https://openalex.org/W2619027744", "PaperTitle": "Firmware Update Manager: A remote firmware reprogramming tool for low-power devices", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Institute of Informatics": 1.0}, "Authors": ["Ondrej Kachman", "Marcel Balaz"]}]}, {"DBLP title": "Hierarchical temporal memory implementation on FPGA using LFSR based spatial pooler address space generator.", "DBLP authors": ["Madis Kerner", "Kalle Tammem\u00e4e"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934577", "OA papers": [{"PaperId": "https://openalex.org/W2620359275", "PaperTitle": "Hierarchical temporal memory implementation on FPGA using LFSR based spatial pooler address space generator", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tallinn University of Technology": 2.0}, "Authors": ["Madis Kerner", "Kalle Tammem\u00e4e"]}]}, {"DBLP title": "Novel metrics for Analog Mixed-Signal coverage.", "DBLP authors": ["Andreas Furtig", "Georg Glaeser", "Christoph Grimm", "Lars Hedrich", "Stefan Heinen", "Hyun-Sek Lukas Lee", "Gregor Nitsche", "Markus Olbrich", "Carna Radojicic", "Fabian Speicher"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934589", "OA papers": [{"PaperId": "https://openalex.org/W2616960458", "PaperTitle": "Novel metrics for Analog Mixed-Signal coverage", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Goethe University Frankfurt": 2.0, "Institut f\u00fcr Mikroelektronik- und Mechatronik-Systeme": 1.0, "University of Kaiserslautern": 2.0, "RWTH Aachen University": 2.0, "Leibniz University Hannover": 2.0, "Oldenburger Institut f\u00fcr Informatik": 1.0}, "Authors": ["Andreas Furtig", "Georg Glaser", "Christoph Grimm", "Lars Hedrich", "Stefan Heinen", "Hyun-Sek Lukas Lee", "Gregor Nitsche", "Markus Olbrich", "Carna Radojicic", "Fabian Speicher"]}]}, {"DBLP title": "Cycle-accurate software modeling for RTL verification of embedded systems.", "DBLP authors": ["Michael Schwarz", "Carlos Villarraga", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934571", "OA papers": [{"PaperId": "https://openalex.org/W2618741328", "PaperTitle": "Cycle-accurate software modeling for RTL verification of embedded systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Kaiserslautern": 4.0}, "Authors": ["Michael P. Schwarz", "Carlos Villarraga", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Structure-preserving modeling of safety-critical combinational circuits.", "DBLP authors": ["Feim Ridvan Rasim", "Canan Kocar", "Sebastian M. Sattler"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934554", "OA papers": [{"PaperId": "https://openalex.org/W2616907246", "PaperTitle": "Structure-preserving modeling of safety-critical combinational circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Feim Ridvan Rasim", "Canan Kocar", "Sebastian Sattler"]}]}, {"DBLP title": "Measuring metastability using a time-to-digital converter.", "DBLP authors": ["Thomas Polzer", "Florian Huemer", "Andreas Steininger"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934582", "OA papers": [{"PaperId": "https://openalex.org/W2617659396", "PaperTitle": "Measuring metastability using a time-to-digital converter", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Thomas Polzer", "Florian Huemer", "Andreas Steininger"]}]}, {"DBLP title": "Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins.", "DBLP authors": ["Oliver Schrape", "Manuel Herrmann", "Frank Winkler", "Milos Krstic"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934555", "OA papers": [{"PaperId": "https://openalex.org/W2620260349", "PaperTitle": "Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 2.0, "Humboldt-Universit\u00e4t zu Berlin": 2.0}, "Authors": ["Oliver Schrape", "Manuel Herrmann", "Frank Winkler", "Milos Krstic"]}]}, {"DBLP title": "Ultra-low-voltage driver for large load capacitance in 130nm CMOS technology.", "DBLP authors": ["Michal Sovcik", "Martin Kov\u00e1c", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934567", "OA papers": [{"PaperId": "https://openalex.org/W2619961715", "PaperTitle": "Ultra-low-voltage driver for large load capacitance in 130nm CMOS technology", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Michal Sovcik", "Martin Kovac", "Daniel Arbet", "Viera Stopjakova"]}]}, {"DBLP title": "Are XORs in logic synthesis really necessary?", "DBLP authors": ["Ivo H\u00e1lecek", "Petr Fiser", "Jan Schmidt"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934583", "OA papers": [{"PaperId": "https://openalex.org/W2617185248", "PaperTitle": "Are XORs in logic synthesis really necessary?", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Ivo Halecek", "Petr Fiser", "Jan Schmidt"]}]}, {"DBLP title": "PMS2UPF: An automated transition from ESL to RTL power-intent specification.", "DBLP authors": ["Miroslav Siro", "Dominik Macko", "Katar\u00edna Jelemensk\u00e1"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934558", "OA papers": [{"PaperId": "https://openalex.org/W2620080668", "PaperTitle": "PMS2UPF: An automated transition from ESL to RTL power-intent specification", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Miroslav Siro", "Dominik Macko", "Katarina Jelemenska"]}]}, {"DBLP title": "Formal Design Space Exploration for memristor-based crossbar architecture.", "DBLP authors": ["Marcello Traiola", "Mario Barbareschi", "Alberto Bosio"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934557", "OA papers": [{"PaperId": "https://openalex.org/W2616998739", "PaperTitle": "Formal Design Space Exploration for memristor-based crossbar architecture", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of Montpellier": 1.0, "University of Naples Federico II": 1.0}, "Authors": ["Marcello Traiola", "Mario Barbareschi", "Alberto Bosio"]}]}, {"DBLP title": "A scalable technique to identify true critical paths in sequential circuits.", "DBLP authors": ["Raimund Ubar", "Sergei Kostin", "Maksim Jenihhin", "Jaan Raik"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934568", "OA papers": [{"PaperId": "https://openalex.org/W2617418626", "PaperTitle": "A scalable technique to identify true critical paths in sequential circuits", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tallinn University of Technology": 4.0}, "Authors": ["Raimund Ubar", "Sergei Kostin", "Maksim Jenihhin", "Jaan Raik"]}]}, {"DBLP title": "On the robustness of memristor based logic gates.", "DBLP authors": ["Lei Xie", "Hoang Anh Du Nguyen", "Jintao Yu", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934559", "OA papers": [{"PaperId": "https://openalex.org/W2617650924", "PaperTitle": "On the robustness of memristor based logic gates", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["Lei Xie", "Hoang Anh Du Nguyen", "Jin-Tao Yu", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "A fast and flexible HW/SW co-processing framework for Time-of-Flight 3D imaging.", "DBLP authors": ["Norbert Druml", "Christoph Ehrenh\u00f6fer", "Walter Bell", "Christian Gailer", "Hannes Plank", "Thomas Herndl", "Gerald Holweg"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934585", "OA papers": [{"PaperId": "https://openalex.org/W2619342318", "PaperTitle": "A fast and flexible HW/SW co-processing framework for Time-of-Flight 3D imaging", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Infineon Technologies (Austria)": 7.0}, "Authors": ["Norbert Druml", "Christoph Ehrenhoefer", "Walter Bell", "Christian Gailer", "Hannes Plank", "Thomas Herndl", "Gerald Holweg"]}]}, {"DBLP title": "A novel architecture for LZSS compression of configuration bitstreams within FPGA.", "DBLP authors": ["Radek Isa", "Jir\u00ed Matousek"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934587", "OA papers": [{"PaperId": "https://openalex.org/W2618235347", "PaperTitle": "A novel architecture for LZSS compression of configuration bitstreams within FPGA", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Czech Education and Scientific Network": 2.0}, "Authors": ["Radek Isa", "Jir\u00ed Matousek"]}]}, {"DBLP title": "HLS design of a hardware accelerator for Homomorphic Encryption.", "DBLP authors": ["Asma Mkhinini", "Paolo Maistri", "R\u00e9gis Leveugle", "Rached Tourki"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934578", "OA papers": [{"PaperId": "https://openalex.org/W2618829853", "PaperTitle": "HLS design of a hardware accelerator for Homomorphic Encryption", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Grenoble Institute of Technology": 3.0, "University of Monastir": 1.0}, "Authors": ["A. Mkhinini", "Paolo Maistri", "Regis Leveugle", "Rached Tourki"]}]}, {"DBLP title": "Optimization of Pearson correlation coefficient calculation for DPA and comparison of different approaches.", "DBLP authors": ["Petr Socha", "Vojtech Miskovsk\u00fd", "Hana Kub\u00e1tov\u00e1", "Martin Novotn\u00fd"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934563", "OA papers": [{"PaperId": "https://openalex.org/W2617576506", "PaperTitle": "Optimization of Pearson correlation coefficient calculation for DPA and comparison of different approaches", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Czech Technical University in Prague": 4.0}, "Authors": ["Petr Socha", "Vojtech Miskovsky", "Hana Kubatova", "Martin Novotny"]}]}, {"DBLP title": "Design for three-dimensional sound processor using high-level synthesis.", "DBLP authors": ["Saya Ohira", "Tetsuya Matsumura"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934556", "OA papers": [{"PaperId": "https://openalex.org/W2620306320", "PaperTitle": "Design for three-dimensional sound processor using high-level synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nihon University": 2.0}, "Authors": ["Saya Ohira", "Tesuya Matsumura"]}]}, {"DBLP title": "Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC.", "DBLP authors": ["Patrick Russell", "Jens D\u00f6ge", "Christoph Hoppe", "Thomas B. Preu\u00dfer", "Peter Reichel", "Peter Schneider"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934579", "OA papers": [{"PaperId": "https://openalex.org/W2618398667", "PaperTitle": "Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 5.0, "Technische Universit\u00e4t Dresden, Institute of Computer Engineering, Germany": 1.0}, "Authors": ["Patrick Russell", "Jens Doge", "Christoph Hoppe", "Thomas B. Preusser", "Peter Reichel", "Peter Schneider"]}]}, {"DBLP title": "On hardware-based fault-handling in dynamically scheduled processors.", "DBLP authors": ["Felix M\u00fchlbauer", "Lukas Schr\u00f6der", "Mario Sch\u00f6lzel"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934572", "OA papers": [{"PaperId": "https://openalex.org/W2617197358", "PaperTitle": "On hardware-based fault-handling in dynamically scheduled processors", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Potsdam": 3.0}, "Authors": ["Felix Muhlbauer", "Lukas Schroder", "Mario Scholzel"]}]}, {"DBLP title": "Rocket Queue: New data sorting architecture for real-time systems.", "DBLP authors": ["Luk\u00e1s Koh\u00fatka", "Viera Stopjakov\u00e1"], "year": 2017, "doi": "https://doi.org/10.1109/DDECS.2017.7934573", "OA papers": [{"PaperId": "https://openalex.org/W2617603098", "PaperTitle": "Rocket Queue: New data sorting architecture for real-time systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Lukas Kohutka", "Viera Stopjakova"]}]}]