#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 14:34:43 2023
# Process ID: 30956
# Current directory: F:/cc/BIT-PIPELINE-CPU/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23192 F:\cc\BIT-PIPELINE-CPU\single_cycle\single_cycle.xpr
# Log file: F:/cc/BIT-PIPELINE-CPU/single_cycle/vivado.log
# Journal file: F:/cc/BIT-PIPELINE-CPU/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {F:/cc/BIT-PIPELINE-CPU/single_cycle/led_test.hex.coe}] [get_ips inst_rom]
generate_target all [get_files  F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 4 inst_rom_synth_1
export_simulation -of_objects [get_files F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config F:/cc/BIT-PIPELINE-CPU/single_cycle/testbench_behav.wcfg
source testbench.tcl
save_wave_config {F:/cc/BIT-PIPELINE-CPU/single_cycle/testbench_behav.wcfg}
close_sim
