library ieee;
use ieee.std_logic_1164.all;


entity full_adder_4bit is 
port (
	BUS0_b3,BUS1_b3, BUS0_b2,BUS1_b2, BUS0_b1,BUS1_b1, BUS0_b0,BUS1_b0 	   : in std_logic_vector(1 downto 0);
	CARRY_IN								    													: in std_logic_vector(1 downto 0);
	CARRY_OUT3																					: out std_logic_vector(1 downto 0);
	SUM																							: out std_logic_vector(3 downto 0)
);

end full_adder_4bit;

architecture logic of full_adder_4bit is

	component full_adder_1bit port (
		INPUT_B,INPUT_A 						   : in std_logic_vector(1 downto 0);
		CARRY_IN								    	: in std_logic_vector(1 downto 0);
		FULL_ADDER_CARRY_OUTPUT					: out std_logic_vector(1 downto 0);
		FULL_ADDER_SUM_OUTPUT					: out std_logic_vector(1 downto 0)
	);
	end component;


	signal CARRY_OUT0, CARRY_OUT1, CARRY_OUT2			: std_logic_vector(1 downto 0);


begin

	CARRY_IN <= '0';

	INST1: full_adder_1bit port map(BUS0_b0, BUS1_b0, CARRY_IN, CARRY_OUT0, SUM(0));
	INST2: full_adder_1bit port map(BUS0_b1, BUS1_b1, CARRY_OUT0, CARRY_OUT1, SUM(1));
	INST3: full_adder_1bit port map(BUS0_b2, BUS1_b2, CARRY_OUT1, CARRY_OUT2, SUM(2));
	INST4: full_adder_1bit port map(BUS0_b3, BUS1_b3, CARRY_OUT2, CARRY_OUT3, SUM(3));
				  
end logic;
	