{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206270361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206270362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:09 2015 " "Processing started: Mon Sep 14 00:51:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206270362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1442206270362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1442206270362 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1442206270468 ""}
{ "Info" "0" "" "Project  = Lab2Problem2" {  } {  } 0 0 "Project  = Lab2Problem2" 0 0 "Fitter" 0 0 1442206270469 ""}
{ "Info" "0" "" "Revision = Lab2Problem2" {  } {  } 0 0 "Revision = Lab2Problem2" 0 0 "Fitter" 0 0 1442206270469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:40 2015 " "Processing started: Mon Sep 14 00:51:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1442206301675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:41 2015 " "Processing ended: Mon Sep 14 00:51:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1442206301908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:40 2015 " "Processing started: Mon Sep 14 00:51:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1442206301675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:41 2015 " "Processing ended: Mon Sep 14 00:51:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1442206301908 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1442206302568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1442206303584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:43 2015 " "Processing started: Mon Sep 14 00:51:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2Problem2 -c Lab2Problem2 " "Command: quartus_sta Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1442206303673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206304434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1442206305433 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1442206305439 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206305443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206305468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206306428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306525 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206306534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206307422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206307515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307812 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:48 2015 " "Processing ended: Mon Sep 14 00:51:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:40 2015 " "Processing started: Mon Sep 14 00:51:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1442206301675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:41 2015 " "Processing ended: Mon Sep 14 00:51:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1442206301908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206303584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:43 2015 " "Processing started: Mon Sep 14 00:51:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2Problem2 -c Lab2Problem2 " "Command: quartus_sta Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1442206303673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206304434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1442206305433 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1442206305439 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206305443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206305468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206306428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306525 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206306534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206307422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206307515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307812 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:48 2015 " "Processing ended: Mon Sep 14 00:51:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206310437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:50 2015 " "Processing started: Mon Sep 14 00:51:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:40 2015 " "Processing started: Mon Sep 14 00:51:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1442206301675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:41 2015 " "Processing ended: Mon Sep 14 00:51:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1442206301908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206303584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:43 2015 " "Processing started: Mon Sep 14 00:51:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2Problem2 -c Lab2Problem2 " "Command: quartus_sta Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1442206303673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206304434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1442206305433 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1442206305439 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206305443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206305468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206306428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306525 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206306534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206307422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206307515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307812 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:48 2015 " "Processing ended: Mon Sep 14 00:51:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1442206311400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206311454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:51 2015 " "Processing ended: Mon Sep 14 00:51:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:06 2015 " "Processing started: Mon Sep 14 00:51:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206267086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206267087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206267444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(41) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(41): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CarryoutOne Lab2Problem2.v(85) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(85): created implicit net for \"CarryoutOne\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 fulladder.v(5) " "Verilog HDL Implicit Net warning at fulladder.v(5): created implicit net for \"n1\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 fulladder.v(6) " "Verilog HDL Implicit Net warning at fulladder.v(6): created implicit net for \"n2\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 fulladder.v(7) " "Verilog HDL Implicit Net warning at fulladder.v(7): created implicit net for \"n3\"" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206267495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442206267522 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(134) " "Verilog HDL warning at Lab2Problem2.v(134): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 134 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(135) " "Verilog HDL warning at Lab2Problem2.v(135): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 135 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(136) " "Verilog HDL warning at Lab2Problem2.v(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267524 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(137) " "Verilog HDL warning at Lab2Problem2.v(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(141) " "Verilog HDL warning at Lab2Problem2.v(141): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 141 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(142) " "Verilog HDL warning at Lab2Problem2.v(142): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 142 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(143) " "Verilog HDL warning at Lab2Problem2.v(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.v(144) " "Verilog HDL warning at Lab2Problem2.v(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1442206267525 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumABC 0 Lab2Problem2.v(64) " "Net \"sumABC\" at Lab2Problem2.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect0 0 Lab2Problem2.v(39) " "Net \"nSelect0\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect1 0 Lab2Problem2.v(39) " "Net \"nSelect1\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSelect2 0 Lab2Problem2.v(39) " "Net \"nSelect2\" at Lab2Problem2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select2 0 Lab2Problem2.v(40) " "Net \"Select2\" at Lab2Problem2.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Select1 0 Lab2Problem2.v(41) " "Net \"Select1\" at Lab2Problem2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carryABC 0 Lab2Problem2.v(65) " "Net \"carryABC\" at Lab2Problem2.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1442206267526 "|Lab2Problem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carryout GND " "Pin \"Carryout\" is stuck at GND" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442206268068 "|Lab2Problem2|Carryout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442206268068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442206268185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442206268485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[1\] " "No output dependent on input pin \"Select\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[2\] " "No output dependent on input pin \"Select\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|Select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442206268538 "|Lab2Problem2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442206268538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442206268539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442206268539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442206268539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:08 2015 " "Processing ended: Mon Sep 14 00:51:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206268595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1442206270646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2Problem2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Lab2Problem2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442206270652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442206270731 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1442206270993 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442206271012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1442206271068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1442206271777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[0\] " "Pin Select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[1\] " "Pin Select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Select\[2\] " "Pin Select\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Select[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[2\] " "Pin C\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[3\] " "Pin C\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { C[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[0\] " "Pin RegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[1\] " "Pin RegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[2\] " "Pin RegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegOut\[3\] " "Pin RegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegOut[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carryout " "Pin Carryout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carryout } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carryout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1442206272301 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1442206272301 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1442206277317 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277666 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA4 UFBGA 672 " "Dummy RLC values generated in IBIS model files for device 5CSEMA4 with package UFBGA and pin count 672" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1442206277691 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206277692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442206278224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1442206278225 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1442206278226 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442206278227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442206278230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442206278231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442206278232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442206278232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206278265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442206285764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206285844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442206285854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442206286266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206286267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442206287467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/CODE/Embedded Systems/Lab2Problem2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442206293073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442206293073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1442206293202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442206293202 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442206295080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206295603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1442206295689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442206296073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442206298267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg " "Generated suppressed messages file C:/CODE/Embedded Systems/Lab2Problem2/output_files/Lab2Problem2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442206298757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1292 " "Peak virtual memory: 1292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:39 2015 " "Processing ended: Mon Sep 14 00:51:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206299225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442206299225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:40 2015 " "Processing started: Mon Sep 14 00:51:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206300846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1442206300846 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA4U23C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA4U23C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1442206301675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:41 2015 " "Processing ended: Mon Sep 14 00:51:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206301908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1442206301908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206303584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:43 2015 " "Processing started: Mon Sep 14 00:51:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2Problem2 -c Lab2Problem2 " "Command: quartus_sta Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206303585 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1442206303673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442206304434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442206304490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab2Problem2.sdc " "Synopsys Design Constraints File file not found: 'Lab2Problem2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206305431 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206305432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1442206305433 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1442206305439 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206305443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206305457 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206305468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206305519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206306428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206306497 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206306525 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1442206306534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA4U23C6 " "Timing characteristics of device 5CSEMA4U23C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1442206306676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1442206307422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307500 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1442206307515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442206307812 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1442206307813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442206307854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442206308745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:48 2015 " "Processing ended: Mon Sep 14 00:51:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206308814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442206310437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 00:51:50 2015 " "Processing started: Mon Sep 14 00:51:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442206310437 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1442206311400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442206311454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 00:51:51 2015 " "Processing ended: Mon Sep 14 00:51:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206311454 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442206312171 ""}
