#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x143ba40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x143bbd0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x143c4b0 .functor NOT 1, L_0x1477e00, C4<0>, C4<0>, C4<0>;
L_0x1477b10 .functor XOR 1, L_0x1477940, L_0x1477a70, C4<0>, C4<0>;
L_0x1477cf0 .functor XOR 1, L_0x1477b10, L_0x1477c20, C4<0>, C4<0>;
v0x1466560_0 .net *"_ivl_10", 0 0, L_0x1477c20;  1 drivers
v0x1466660_0 .net *"_ivl_12", 0 0, L_0x1477cf0;  1 drivers
v0x1466740_0 .net *"_ivl_2", 0 0, L_0x14778a0;  1 drivers
v0x1466800_0 .net *"_ivl_4", 0 0, L_0x1477940;  1 drivers
v0x14668e0_0 .net *"_ivl_6", 0 0, L_0x1477a70;  1 drivers
v0x1466a10_0 .net *"_ivl_8", 0 0, L_0x1477b10;  1 drivers
v0x1466af0_0 .var "clk", 0 0;
v0x1466b90_0 .net "reset", 0 0, v0x14653d0_0;  1 drivers
v0x1466c30_0 .var/2u "stats1", 159 0;
v0x1466da0_0 .var/2u "strobe", 0 0;
v0x1466e60_0 .net "tb_match", 0 0, L_0x1477e00;  1 drivers
v0x1466f20_0 .net "tb_mismatch", 0 0, L_0x143c4b0;  1 drivers
v0x1466fe0_0 .net "w", 0 0, v0x14654a0_0;  1 drivers
v0x1467080_0 .net "z_dut", 0 0, v0x14661c0_0;  1 drivers
v0x1467120_0 .net "z_ref", 0 0, L_0x142e820;  1 drivers
L_0x14778a0 .concat [ 1 0 0 0], L_0x142e820;
L_0x1477940 .concat [ 1 0 0 0], L_0x142e820;
L_0x1477a70 .concat [ 1 0 0 0], v0x14661c0_0;
L_0x1477c20 .concat [ 1 0 0 0], L_0x142e820;
L_0x1477e00 .cmp/eeq 1, L_0x14778a0, L_0x1477cf0;
S_0x143bd60 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x143bbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1408a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1408a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1408ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1408b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1408b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1408b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x142e820 .functor OR 1, L_0x1477360, L_0x1477610, C4<0>, C4<0>;
v0x142ea20_0 .net *"_ivl_0", 31 0, L_0x14671f0;  1 drivers
L_0x7ffaefcfe0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142eac0_0 .net *"_ivl_11", 28 0, L_0x7ffaefcfe0a8;  1 drivers
L_0x7ffaefcfe0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x14645f0_0 .net/2u *"_ivl_12", 31 0, L_0x7ffaefcfe0f0;  1 drivers
v0x14646e0_0 .net *"_ivl_14", 0 0, L_0x1477610;  1 drivers
L_0x7ffaefcfe018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14647a0_0 .net *"_ivl_3", 28 0, L_0x7ffaefcfe018;  1 drivers
L_0x7ffaefcfe060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14648d0_0 .net/2u *"_ivl_4", 31 0, L_0x7ffaefcfe060;  1 drivers
v0x14649b0_0 .net *"_ivl_6", 0 0, L_0x1477360;  1 drivers
v0x1464a70_0 .net *"_ivl_8", 31 0, L_0x14774d0;  1 drivers
v0x1464b50_0 .net "clk", 0 0, v0x1466af0_0;  1 drivers
v0x1464ca0_0 .var "next", 2 0;
v0x1464d80_0 .net "reset", 0 0, v0x14653d0_0;  alias, 1 drivers
v0x1464e40_0 .var "state", 2 0;
v0x1464f20_0 .net "w", 0 0, v0x14654a0_0;  alias, 1 drivers
v0x1464fe0_0 .net "z", 0 0, L_0x142e820;  alias, 1 drivers
E_0x1436dc0 .event anyedge, v0x1464e40_0, v0x1464f20_0;
E_0x1435ee0 .event posedge, v0x1464b50_0;
L_0x14671f0 .concat [ 3 29 0 0], v0x1464e40_0, L_0x7ffaefcfe018;
L_0x1477360 .cmp/eq 32, L_0x14671f0, L_0x7ffaefcfe060;
L_0x14774d0 .concat [ 3 29 0 0], v0x1464e40_0, L_0x7ffaefcfe0a8;
L_0x1477610 .cmp/eq 32, L_0x14774d0, L_0x7ffaefcfe0f0;
S_0x1465120 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x143bbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x1465310_0 .net "clk", 0 0, v0x1466af0_0;  alias, 1 drivers
v0x14653d0_0 .var "reset", 0 0;
v0x14654a0_0 .var "w", 0 0;
E_0x1436140/0 .event negedge, v0x1464b50_0;
E_0x1436140/1 .event posedge, v0x1464b50_0;
E_0x1436140 .event/or E_0x1436140/0, E_0x1436140/1;
S_0x14655a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x143bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x14657b0 .param/l "STATE_A" 1 4 9, C4<000>;
P_0x14657f0 .param/l "STATE_B" 1 4 10, C4<001>;
P_0x1465830 .param/l "STATE_C" 1 4 11, C4<010>;
P_0x1465870 .param/l "STATE_D" 1 4 12, C4<011>;
P_0x14658b0 .param/l "STATE_E" 1 4 13, C4<100>;
P_0x14658f0 .param/l "STATE_F" 1 4 14, C4<101>;
v0x1465ce0_0 .net "clk", 0 0, v0x1466af0_0;  alias, 1 drivers
v0x1465df0_0 .var "current_state", 2 0;
v0x1465ed0_0 .var "next_state", 2 0;
v0x1465f90_0 .net "reset", 0 0, v0x14653d0_0;  alias, 1 drivers
v0x1466080_0 .net "w", 0 0, v0x14654a0_0;  alias, 1 drivers
v0x14661c0_0 .var "z", 0 0;
E_0x141d9f0 .event anyedge, v0x1465df0_0;
E_0x1445e80 .event posedge, v0x1464d80_0, v0x1464b50_0;
E_0x1446170 .event anyedge, v0x1465df0_0, v0x1464f20_0;
S_0x1466300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x143bbd0;
 .timescale -12 -12;
E_0x14664e0 .event anyedge, v0x1466da0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1466da0_0;
    %nor/r;
    %assign/vec4 v0x1466da0_0, 0;
    %wait E_0x14664e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1465120;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1436140;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14654a0_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x14653d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x143bd60;
T_2 ;
    %wait E_0x1435ee0;
    %load/vec4 v0x1464d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1464e40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1464ca0_0;
    %assign/vec4 v0x1464e40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x143bd60;
T_3 ;
Ewait_0 .event/or E_0x1436dc0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1464e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1464f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1464f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1464f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1464f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1464f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1464f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x1464ca0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14655a0;
T_4 ;
    %wait E_0x1446170;
    %load/vec4 v0x1465df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x1466080_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x1466080_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x1466080_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x1466080_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x1466080_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x1466080_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x1465ed0_0, 0, 3;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14655a0;
T_5 ;
    %wait E_0x1445e80;
    %load/vec4 v0x1465f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1465df0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1465ed0_0;
    %assign/vec4 v0x1465df0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14655a0;
T_6 ;
    %wait E_0x141d9f0;
    %load/vec4 v0x1465df0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14661c0_0, 0, 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14661c0_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14661c0_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x143bbd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466da0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x143bbd0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1466af0_0;
    %inv;
    %store/vec4 v0x1466af0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x143bbd0;
T_9 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1465310_0, v0x1466f20_0, v0x1466af0_0, v0x1466b90_0, v0x1466fe0_0, v0x1467120_0, v0x1467080_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x143bbd0;
T_10 ;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x143bbd0;
T_11 ;
    %wait E_0x1436140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1466c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466c30_0, 4, 32;
    %load/vec4 v0x1466e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466c30_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1466c30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466c30_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1467120_0;
    %load/vec4 v0x1467120_0;
    %load/vec4 v0x1467080_0;
    %xor;
    %load/vec4 v0x1467120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466c30_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1466c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1466c30_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth1/human/m2014_q6/iter1/response0/top_module.sv";
