Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 15 16:03:10 2023
| Host         : stavros running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ButtonRotate_timing_summary_routed.rpt -pb ButtonRotate_timing_summary_routed.pb -rpx ButtonRotate_timing_summary_routed.rpx -warn_on_violation
| Design       : ButtonRotate
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.759        0.000                      0                   12        0.191        0.000                      0                   12        3.000        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  CLKFBIN  {0.000 5.000}        10.000          100.000         
  clk_out  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  clk_out         197.759        0.000                      0                   12        0.191        0.000                      0                   12       13.360        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack      197.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.759ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.580ns (28.689%)  route 1.442ns (71.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  count_reg[2]/Q
                         net (fo=12, routed)          1.062     7.857    count_reg__0[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.981 r  count[2]_i_1/O
                         net (fo=1, routed)           0.379     8.360    count[2]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[2]/C
                         clock pessimism              0.352   206.339    
                         clock uncertainty           -0.138   206.201    
    SLICE_X0Y85          FDSE (Setup_fdse_C_D)       -0.081   206.120    count_reg[2]
  -------------------------------------------------------------------
                         required time                        206.120    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                197.759    

Slack (MET) :             197.768ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.580ns (28.943%)  route 1.424ns (71.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.718     6.337    clk_out_BUFG
    SLICE_X1Y84          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDSE (Prop_fdse_C_Q)         0.456     6.793 r  count_reg[0]/Q
                         net (fo=16, routed)          1.039     7.832    count_reg__0[0]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.124     7.956 r  count[1]_i_1/O
                         net (fo=1, routed)           0.385     8.341    count[1]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[1]/C
                         clock pessimism              0.327   206.314    
                         clock uncertainty           -0.138   206.176    
    SLICE_X0Y85          FDSE (Setup_fdse_C_D)       -0.067   206.109    count_reg[1]
  -------------------------------------------------------------------
                         required time                        206.109    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                197.768    

Slack (MET) :             197.983ns  (required time - arrival time)
  Source:                 second_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.355%)  route 1.108ns (65.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X3Y85          FDRE                                         r  second_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     6.795 f  second_counter_reg/Q
                         net (fo=1, routed)           0.493     7.288    second_counter
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124     7.412 r  pointer[3]_i_1/O
                         net (fo=4, routed)           0.615     8.027    pointer[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
                         clock pessimism              0.330   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169   206.010    pointer_reg[0]
  -------------------------------------------------------------------
                         required time                        206.010    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                197.983    

Slack (MET) :             197.983ns  (required time - arrival time)
  Source:                 second_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.355%)  route 1.108ns (65.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X3Y85          FDRE                                         r  second_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     6.795 f  second_counter_reg/Q
                         net (fo=1, routed)           0.493     7.288    second_counter
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124     7.412 r  pointer[3]_i_1/O
                         net (fo=4, routed)           0.615     8.027    pointer[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/C
                         clock pessimism              0.330   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169   206.010    pointer_reg[1]
  -------------------------------------------------------------------
                         required time                        206.010    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                197.983    

Slack (MET) :             197.983ns  (required time - arrival time)
  Source:                 second_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.355%)  route 1.108ns (65.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X3Y85          FDRE                                         r  second_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     6.795 f  second_counter_reg/Q
                         net (fo=1, routed)           0.493     7.288    second_counter
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124     7.412 r  pointer[3]_i_1/O
                         net (fo=4, routed)           0.615     8.027    pointer[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/C
                         clock pessimism              0.330   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169   206.010    pointer_reg[2]
  -------------------------------------------------------------------
                         required time                        206.010    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                197.983    

Slack (MET) :             197.983ns  (required time - arrival time)
  Source:                 second_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.580ns (34.355%)  route 1.108ns (65.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X3Y85          FDRE                                         r  second_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     6.795 f  second_counter_reg/Q
                         net (fo=1, routed)           0.493     7.288    second_counter
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124     7.412 r  pointer[3]_i_1/O
                         net (fo=4, routed)           0.615     8.027    pointer[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[3]/C
                         clock pessimism              0.330   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.169   206.010    pointer_reg[3]
  -------------------------------------------------------------------
                         required time                        206.010    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                197.983    

Slack (MET) :             198.144ns  (required time - arrival time)
  Source:                 pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.642ns (35.722%)  route 1.155ns (64.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     6.857 r  pointer_reg[2]/Q
                         net (fo=8, routed)           1.155     8.012    pointer_reg__0[2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.136 r  pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     8.136    p_0_in[2]
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/C
                         clock pessimism              0.352   206.339    
                         clock uncertainty           -0.138   206.201    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.079   206.280    pointer_reg[2]
  -------------------------------------------------------------------
                         required time                        206.280    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                198.144    

Slack (MET) :             198.151ns  (required time - arrival time)
  Source:                 pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.674ns (36.847%)  route 1.155ns (63.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     6.857 r  pointer_reg[2]/Q
                         net (fo=8, routed)           1.155     8.012    pointer_reg__0[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.156     8.168 r  pointer[3]_i_2/O
                         net (fo=1, routed)           0.000     8.168    p_0_in[3]
    SLICE_X2Y85          FDRE                                         r  pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[3]/C
                         clock pessimism              0.352   206.339    
                         clock uncertainty           -0.138   206.201    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.118   206.319    pointer_reg[3]
  -------------------------------------------------------------------
                         required time                        206.319    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                198.151    

Slack (MET) :             198.162ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.608ns (35.332%)  route 1.113ns (64.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 205.986 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  count_reg[2]/Q
                         net (fo=12, routed)          1.113     7.908    count_reg__0[2]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.152     8.060 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.060    count[3]_i_1_n_0
    SLICE_X0Y84          FDSE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.599   205.986    clk_out_BUFG
    SLICE_X0Y84          FDSE                                         r  count_reg[3]/C
                         clock pessimism              0.327   206.313    
                         clock uncertainty           -0.138   206.175    
    SLICE_X0Y84          FDSE (Setup_fdse_C_D)        0.047   206.222    count_reg[3]
  -------------------------------------------------------------------
                         required time                        206.222    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                198.162    

Slack (MET) :             198.429ns  (required time - arrival time)
  Source:                 pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.803ns (51.753%)  route 0.749ns (48.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 205.987 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.720     6.339    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.478     6.817 r  pointer_reg[1]/Q
                         net (fo=10, routed)          0.749     7.565    pointer_reg__0[1]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.325     7.890 r  pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     7.890    pointer[1]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           1.600   205.987    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/C
                         clock pessimism              0.352   206.339    
                         clock uncertainty           -0.138   206.201    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.118   206.319    pointer_reg[1]
  -------------------------------------------------------------------
                         required time                        206.319    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                198.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X1Y84          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  count_reg[0]/Q
                         net (fo=16, routed)          0.120     2.125    count_reg__0[0]
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.048     2.173 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.173    count[3]_i_1_n_0
    SLICE_X0Y84          FDSE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.414    clk_out_BUFG
    SLICE_X0Y84          FDSE                                         r  count_reg[3]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X0Y84          FDSE (Hold_fdse_C_D)         0.105     1.982    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X1Y84          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 f  count_reg[0]/Q
                         net (fo=16, routed)          0.179     2.185    count_reg__0[0]
    SLICE_X1Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.230 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.230    count0[0]
    SLICE_X1Y84          FDSE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.871     2.414    clk_out_BUFG
    SLICE_X1Y84          FDSE                                         r  count_reg[0]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X1Y84          FDSE (Hold_fdse_C_D)         0.091     1.955    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.210ns (48.360%)  route 0.224ns (51.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.028 r  pointer_reg[0]/Q
                         net (fo=12, routed)          0.224     2.253    pointer_reg__0[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.046     2.299 r  pointer[3]_i_2/O
                         net (fo=1, routed)           0.000     2.299    p_0_in[3]
    SLICE_X2Y85          FDRE                                         r  pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[3]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.995    pointer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.241%)  route 0.224ns (51.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.028 r  pointer_reg[0]/Q
                         net (fo=12, routed)          0.224     2.253    pointer_reg__0[0]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.045     2.298 r  pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.298    p_0_in[2]
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[2]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.985    pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.028 r  pointer_reg[0]/Q
                         net (fo=12, routed)          0.255     2.284    pointer_reg__0[0]
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.045     2.329 r  pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.329    pointer[1]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.995    pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.028 f  pointer_reg[0]/Q
                         net (fo=12, routed)          0.255     2.284    pointer_reg__0[0]
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.045     2.329 r  pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.329    pointer[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.985    pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.621%)  route 0.336ns (64.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X1Y84          FDSE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  count_reg[0]/Q
                         net (fo=16, routed)          0.220     2.225    count_reg__0[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     2.270 r  count[2]_i_1/O
                         net (fo=1, routed)           0.116     2.386    count[2]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[2]/C
                         clock pessimism             -0.535     1.879    
    SLICE_X0Y85          FDSE (Hold_fdse_C_D)         0.066     1.945    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.559%)  route 0.352ns (65.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  count_reg[1]/Q
                         net (fo=15, routed)          0.230     2.236    count_reg__0[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.045     2.281 r  count[1]_i_1/O
                         net (fo=1, routed)           0.122     2.403    count[1]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X0Y85          FDSE                                         r  count_reg[1]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X0Y85          FDSE (Hold_fdse_C_D)         0.070     1.934    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 second_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.675%)  route 0.383ns (67.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X3Y85          FDRE                                         r  second_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     2.005 f  second_counter_reg/Q
                         net (fo=1, routed)           0.156     2.161    second_counter
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.045     2.206 r  pointer[3]_i_1/O
                         net (fo=4, routed)           0.227     2.434    pointer[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[0]/C
                         clock pessimism             -0.537     1.877    
    SLICE_X2Y85          FDRE (Hold_fdre_C_CE)       -0.016     1.861    pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 second_counter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.675%)  route 0.383ns (67.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.600     1.864    clk_out_BUFG
    SLICE_X3Y85          FDRE                                         r  second_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     2.005 f  second_counter_reg/Q
                         net (fo=1, routed)           0.156     2.161    second_counter
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.045     2.206 r  pointer[3]_i_1/O
                         net (fo=4, routed)           0.227     2.434    pointer[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.415    clk_out_BUFG
    SLICE_X2Y85          FDRE                                         r  pointer_reg[1]/C
                         clock pessimism             -0.537     1.877    
    SLICE_X2Y85          FDRE (Hold_fdre_C_CE)       -0.016     1.861    pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.572    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_out_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X1Y84      count_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      count_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      count_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y85      pointer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y85      pointer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y85      pointer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y85      pointer_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      count_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y85      second_counter_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      count_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      count_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      count_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X1Y84      count_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      count_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      count_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      pointer_reg[3]/C



