\hypertarget{struct_n_r_f___w_d_t___type}{}\section{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type Struct Reference}
\label{struct_n_r_f___w_d_t___type}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}


Watchdog Timer. (W\+D\+T)  




{\ttfamily \#include $<$nrf51.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a0eaed603e78d2e13b969b90cec26459c}{T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T}
\item 
\hypertarget{struct_n_r_f___w_d_t___type_aa9eda7d2ab9816509ef254ef16e5e191}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}63\mbox{]}\label{struct_n_r_f___w_d_t___type_aa9eda7d2ab9816509ef254ef16e5e191}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a11b2abf3299b38692c9561ff66aef941}{E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T}
\item 
\hypertarget{struct_n_r_f___w_d_t___type_a5aee435635381b02ed6fae3b85ccbe80}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}128\mbox{]}\label{struct_n_r_f___w_d_t___type_a5aee435635381b02ed6fae3b85ccbe80}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a8c6d29b2a4a37dda33dc5fac9b86059b}{I\+N\+T\+E\+N\+S\+E\+T}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a6b21b43f75dc96136792240de4e0eb43}{I\+N\+T\+E\+N\+C\+L\+R}
\item 
\hypertarget{struct_n_r_f___w_d_t___type_a64d3044fd6a70d0aa4b306c61f7a3322}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}61\mbox{]}\label{struct_n_r_f___w_d_t___type_a64d3044fd6a70d0aa4b306c61f7a3322}

\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a2a8c0b6c975fb19e151bc285e770a310}{R\+U\+N\+S\+T\+A\+T\+U\+S}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_ae59d8df18f971c32c98930a75793d7a1}{R\+E\+Q\+S\+T\+A\+T\+U\+S}
\item 
\hypertarget{struct_n_r_f___w_d_t___type_af73f352ad4448e90c402ea6fecad7ef1}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}63\mbox{]}\label{struct_n_r_f___w_d_t___type_af73f352ad4448e90c402ea6fecad7ef1}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a7c10e34d5cbb958ddde18be79ea00e67}{C\+R\+V}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a83ed2d3f3e28bdf63741bf896f2be3c3}{R\+R\+E\+N}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a6bd107c91d65a40173d89fa9c36b3b49}{C\+O\+N\+F\+I\+G}
\item 
\hypertarget{struct_n_r_f___w_d_t___type_a909dc3a742b9078bab520737aa0a02f7}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}60\mbox{]}\label{struct_n_r_f___w_d_t___type_a909dc3a742b9078bab520737aa0a02f7}

\item 
\+\_\+\+\_\+\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a0d565e6ecd319bf5f2f10f12cba329d2}{R\+R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_r_f___w_d_t___type_addcf8e329bfbed5a2086c8b278206567}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}631\mbox{]}\label{struct_n_r_f___w_d_t___type_addcf8e329bfbed5a2086c8b278206567}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___w_d_t___type_a47df9029a71b38c0678fa609ba1c22aa}{P\+O\+W\+E\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Watchdog Timer. (W\+D\+T) 

\subsection{Member Data Documentation}
\hypertarget{struct_n_r_f___w_d_t___type_a6bd107c91d65a40173d89fa9c36b3b49}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!C\+O\+N\+F\+I\+G@{C\+O\+N\+F\+I\+G}}
\index{C\+O\+N\+F\+I\+G@{C\+O\+N\+F\+I\+G}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{C\+O\+N\+F\+I\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+C\+O\+N\+F\+I\+G}\label{struct_n_r_f___w_d_t___type_a6bd107c91d65a40173d89fa9c36b3b49}
Configuration register. \hypertarget{struct_n_r_f___w_d_t___type_a7c10e34d5cbb958ddde18be79ea00e67}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!C\+R\+V@{C\+R\+V}}
\index{C\+R\+V@{C\+R\+V}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{C\+R\+V}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+C\+R\+V}\label{struct_n_r_f___w_d_t___type_a7c10e34d5cbb958ddde18be79ea00e67}
Counter reload value in number of 32ki\+Hz clock cycles. \hypertarget{struct_n_r_f___w_d_t___type_a11b2abf3299b38692c9561ff66aef941}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T@{E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T}}
\index{E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T@{E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+E\+V\+E\+N\+T\+S\+\_\+\+T\+I\+M\+E\+O\+U\+T}\label{struct_n_r_f___w_d_t___type_a11b2abf3299b38692c9561ff66aef941}
Watchdog timeout. \hypertarget{struct_n_r_f___w_d_t___type_a6b21b43f75dc96136792240de4e0eb43}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!I\+N\+T\+E\+N\+C\+L\+R@{I\+N\+T\+E\+N\+C\+L\+R}}
\index{I\+N\+T\+E\+N\+C\+L\+R@{I\+N\+T\+E\+N\+C\+L\+R}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{I\+N\+T\+E\+N\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+I\+N\+T\+E\+N\+C\+L\+R}\label{struct_n_r_f___w_d_t___type_a6b21b43f75dc96136792240de4e0eb43}
Interrupt enable clear register. \hypertarget{struct_n_r_f___w_d_t___type_a8c6d29b2a4a37dda33dc5fac9b86059b}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!I\+N\+T\+E\+N\+S\+E\+T@{I\+N\+T\+E\+N\+S\+E\+T}}
\index{I\+N\+T\+E\+N\+S\+E\+T@{I\+N\+T\+E\+N\+S\+E\+T}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{I\+N\+T\+E\+N\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+I\+N\+T\+E\+N\+S\+E\+T}\label{struct_n_r_f___w_d_t___type_a8c6d29b2a4a37dda33dc5fac9b86059b}
Interrupt enable set register. \hypertarget{struct_n_r_f___w_d_t___type_a47df9029a71b38c0678fa609ba1c22aa}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!P\+O\+W\+E\+R@{P\+O\+W\+E\+R}}
\index{P\+O\+W\+E\+R@{P\+O\+W\+E\+R}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{P\+O\+W\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+P\+O\+W\+E\+R}\label{struct_n_r_f___w_d_t___type_a47df9029a71b38c0678fa609ba1c22aa}
Peripheral power control. \hypertarget{struct_n_r_f___w_d_t___type_ae59d8df18f971c32c98930a75793d7a1}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!R\+E\+Q\+S\+T\+A\+T\+U\+S@{R\+E\+Q\+S\+T\+A\+T\+U\+S}}
\index{R\+E\+Q\+S\+T\+A\+T\+U\+S@{R\+E\+Q\+S\+T\+A\+T\+U\+S}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{R\+E\+Q\+S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+R\+E\+Q\+S\+T\+A\+T\+U\+S}\label{struct_n_r_f___w_d_t___type_ae59d8df18f971c32c98930a75793d7a1}
Request status. \hypertarget{struct_n_r_f___w_d_t___type_a0d565e6ecd319bf5f2f10f12cba329d2}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!R\+R@{R\+R}}
\index{R\+R@{R\+R}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{R\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+R\+R\mbox{[}8\mbox{]}}\label{struct_n_r_f___w_d_t___type_a0d565e6ecd319bf5f2f10f12cba329d2}
Reload requests registers. \hypertarget{struct_n_r_f___w_d_t___type_a83ed2d3f3e28bdf63741bf896f2be3c3}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!R\+R\+E\+N@{R\+R\+E\+N}}
\index{R\+R\+E\+N@{R\+R\+E\+N}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{R\+R\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+R\+R\+E\+N}\label{struct_n_r_f___w_d_t___type_a83ed2d3f3e28bdf63741bf896f2be3c3}
Reload request enable. \hypertarget{struct_n_r_f___w_d_t___type_a2a8c0b6c975fb19e151bc285e770a310}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!R\+U\+N\+S\+T\+A\+T\+U\+S@{R\+U\+N\+S\+T\+A\+T\+U\+S}}
\index{R\+U\+N\+S\+T\+A\+T\+U\+S@{R\+U\+N\+S\+T\+A\+T\+U\+S}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{R\+U\+N\+S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+R\+U\+N\+S\+T\+A\+T\+U\+S}\label{struct_n_r_f___w_d_t___type_a2a8c0b6c975fb19e151bc285e770a310}
Watchdog running status. \hypertarget{struct_n_r_f___w_d_t___type_a0eaed603e78d2e13b969b90cec26459c}{}\index{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}!T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T@{T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T}}
\index{T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T@{T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T}!N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type@{N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type}}
\subsubsection[{T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+O uint32\+\_\+t N\+R\+F\+\_\+\+W\+D\+T\+\_\+\+Type\+::\+T\+A\+S\+K\+S\+\_\+\+S\+T\+A\+R\+T}\label{struct_n_r_f___w_d_t___type_a0eaed603e78d2e13b969b90cec26459c}
$<$ W\+D\+T Structure Start the watchdog. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Eclipse\+\_\+workspace/hardware/\hyperlink{nrf51_8h}{nrf51.\+h}\end{DoxyCompactItemize}
