$date
	Tue Nov 12 19:17:01 2019
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 6 ! test_opcode [5:0] $end
$var wire 1 " test_z $end
$var reg 1 # test_clk $end
$var reg 3 $ test_op [2:0] $end
$var reg 1 % test_reset $end
$var reg 1 & test_s_abs $end
$var reg 1 ' test_s_inc $end
$var reg 1 ( test_s_inm $end
$var reg 1 ) test_we3 $end
$var reg 1 * test_wez $end
$scope module micro $end
$var wire 8 + alu_mux [7:0] $end
$var wire 1 , clk $end
$var wire 10 - dir [9:0] $end
$var wire 3 . op [2:0] $end
$var wire 6 / opcode [5:0] $end
$var wire 16 0 rd [15:0] $end
$var wire 8 1 rd1 [7:0] $end
$var wire 8 2 rd2 [7:0] $end
$var wire 1 3 reset $end
$var wire 1 4 s_abs $end
$var wire 1 5 s_inc $end
$var wire 1 6 s_inm $end
$var wire 10 7 s_sum [9:0] $end
$var wire 10 8 salida_mux [9:0] $end
$var wire 10 9 salida_mux2 [9:0] $end
$var wire 8 : wd3 [7:0] $end
$var wire 1 ; we3 $end
$var wire 1 < wez $end
$var wire 1 " z $end
$var wire 1 = zalu $end
$scope module muxdcha $end
$var wire 8 > d0 [7:0] $end
$var wire 8 ? d1 [7:0] $end
$var wire 1 6 s $end
$var wire 8 @ y [7:0] $end
$upscope $end
$scope module mialu $end
$var wire 8 A a [7:0] $end
$var wire 8 B b [7:0] $end
$var wire 3 C op [2:0] $end
$var wire 8 D y [7:0] $end
$var wire 1 = zero $end
$var reg 8 E s [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 < carga $end
$var wire 1 , clk $end
$var wire 1 = d $end
$var wire 1 3 reset $end
$var reg 1 F q $end
$upscope $end
$scope module bancoreg $end
$var wire 1 , clk $end
$var wire 4 G ra1 [3:0] $end
$var wire 4 H ra2 [3:0] $end
$var wire 8 I rd1 [7:0] $end
$var wire 8 J rd2 [7:0] $end
$var wire 4 K wa3 [3:0] $end
$var wire 8 L wd3 [7:0] $end
$var wire 1 ; we3 $end
$upscope $end
$scope module miprograma $end
$var wire 10 M a [9:0] $end
$var wire 1 , clk $end
$var wire 16 N rd [15:0] $end
$upscope $end
$scope module muxizq2 $end
$var wire 10 O d0 [9:0] $end
$var wire 10 P d1 [9:0] $end
$var wire 1 4 s $end
$var wire 10 Q y [9:0] $end
$upscope $end
$scope module misumador $end
$var wire 10 R a [9:0] $end
$var wire 10 S b [9:0] $end
$var wire 10 T y [9:0] $end
$upscope $end
$scope module muxizq $end
$var wire 10 U d0 [9:0] $end
$var wire 10 V d1 [9:0] $end
$var wire 1 5 s $end
$var wire 10 W y [9:0] $end
$upscope $end
$scope module pc $end
$var wire 1 , clk $end
$var wire 10 X d [9:0] $end
$var wire 1 3 reset $end
$var reg 10 Y q [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 Y
bx X
b0x01 W
b1 V
b101 U
bx T
b0 S
b0x01 R
bx Q
b101 P
bx O
b1000000000101 N
b0 M
b0 L
b101 K
b0 J
b0 I
b0 H
b0 G
0F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
1=
x<
x;
b0 :
bx 9
b0x01 8
bx 7
x6
x5
x4
13
b0 2
b0 1
b1000000000101 0
b100 /
b0 .
b0 -
1,
b0 +
x*
x)
x(
x'
x&
1%
b0 $
1#
0"
b100 !
$end
#500
0%
03
#1000
b1 9
b1 Q
b1 X
b1 7
b1 O
b1 T
b1 8
b1 R
b1 W
0*
0<
1)
1;
1(
16
0&
04
1'
15
0#
0,
#2000
b1 :
b1 @
b1 L
b10 9
b10 Q
b10 X
b10100 U
b10100 P
b100 K
b1 H
b1 ?
b1 Y
b10 7
b10 O
b10 T
b1000000010100 0
b1000000010100 N
b1 -
b1 M
b1 S
1#
1,
#3000
0#
0,
#4000
b11 9
b11 Q
b11 X
b10011 U
b10011 P
b11 K
b10 Y
b11 7
b11 O
b11 T
b1000000010011 0
b1000000010011 N
b10 -
b10 M
b10 S
1#
1,
#5000
0#
0,
#6000
0=
b1 E
b1 +
b1 >
b1 D
b1 1
b1 A
b1 I
b1000000 :
b1000000 @
b1000000 L
b100 9
b100 Q
b100 X
b1 !
b1 /
b10 U
b10 P
b10 K
b0 H
b100 G
b1000000 ?
b11 Y
b100 7
b100 O
b100 T
b10000000010 0
b10000000010 N
b11 -
b11 M
b11 S
1#
1,
#7000
b101 9
b101 Q
b101 X
b1 :
b1 @
b1 L
b101 7
b101 O
b101 T
b10 8
b10 R
b10 W
0#
0,
0)
0;
0(
06
0'
05
#8000
1=
b0 :
b0 @
b0 L
b0 E
b0 +
b0 >
b0 D
b100110000 8
b100110000 R
b100110000 W
b1 2
b1 B
b1 J
b0 1
b0 A
b0 I
b100110101 9
b100110101 Q
b100110101 X
b10001 !
b10001 /
b100110000 U
b100110000 P
b0 K
b11 H
b101 G
b1010011 ?
b101 Y
b100110101 7
b100110101 O
b100110101 T
b100010100110000 0
b100010100110000 N
b101 -
b101 M
b101 S
1#
1,
#9000
b110 9
b110 Q
b110 X
0=
b11111111 :
b11111111 @
b11111111 L
b110 7
b110 O
b110 T
b1 8
b1 R
b1 W
b11111111 E
b11111111 +
b11111111 >
b11111111 D
0#
0,
1*
1<
1)
1;
1'
15
b11 $
b11 .
b11 C
#10000
1=
b0 :
b0 @
b0 L
b0 E
b0 +
b0 >
b0 D
b0 2
b0 B
b0 J
b111 9
b111 Q
b111 X
b10 !
b10 /
b100 U
b100 P
b100 K
b0 H
b1000 G
b10000000 ?
b110 Y
b111 7
b111 O
b111 T
b100000000100 0
b100000000100 N
b110 -
b110 M
b110 S
1#
1,
#11000
b100 9
b100 Q
b100 X
0#
0,
0*
0<
0)
0;
1&
14
b0 $
b0 .
b0 C
#12000
b101000101 9
b101000101 Q
b101000101 X
b1 2
b1 B
b1 J
b1101 !
b1101 /
b101000101 U
b101000101 P
b101 K
b100 H
b101 G
b1010100 ?
b100 Y
b101 7
b101 O
b101 T
b11010101000101 0
b11010101000101 N
b100 -
b100 M
b100 S
1#
1,
#13000
0=
b1 :
b1 @
b1 L
b1 E
b1 +
b1 >
b1 D
0#
0,
1*
1<
1)
1;
b10 $
b10 .
b10 C
#14000
1=
b0 :
b0 @
b0 L
b0 9
b0 Q
b0 X
b0 2
b0 B
b0 J
b0 E
b0 +
b0 >
b0 D
b0 !
b0 /
b0 U
b0 P
b0 K
b0 H
b0 G
b0 ?
b0 1
b0 A
b0 I
b101000101 Y
b101000110 7
b101000110 O
b101000110 T
b0 0
b0 N
b101000101 -
b101000101 M
b101000101 S
1#
1,
#15000
0#
0,
b11 $
b11 .
b11 C
#16000
b101 9
b101 Q
b101 X
b100 !
b100 /
b101 U
b101 P
b101 K
1F
1"
b0 Y
b1 7
b1 O
b1 T
b1000000000101 0
b1000000000101 N
b0 -
b0 M
b0 S
1#
1,
#17000
b1 9
b1 Q
b1 X
0#
0,
0*
0<
0)
0;
0&
04
b0 $
b0 .
b0 C
#18000
b10 9
b10 Q
b10 X
b10100 U
b10100 P
b100 K
b1 H
b1 ?
b1 Y
b10 7
b10 O
b10 T
b1000000010100 0
b1000000010100 N
b1 -
b1 M
b1 S
1#
1,
#19000
b10100 9
b10100 Q
b10100 X
b10101 7
b10101 O
b10101 T
b10100 8
b10100 R
b10100 W
0#
0,
1&
14
0'
05
#20000
b0 8
b0 R
b0 W
b0 9
b0 Q
b0 X
b0 !
b0 /
b0 U
b0 P
b0 K
b0 H
b0 ?
b10100 Y
b10100 7
b10100 O
b10100 T
b0 0
b0 N
b10100 -
b10100 M
b10100 S
1#
1,
#21000
0#
0,
#22000
b101 8
b101 R
b101 W
b101 9
b101 Q
b101 X
b100 !
b100 /
b101 U
b101 P
b101 K
b0 Y
b101 7
b101 O
b101 T
b1000000000101 0
b1000000000101 N
b0 -
b0 M
b0 S
1#
1,
#23000
0#
0,
