<?xml version="1.0"?>

<Chip name="Hi3712">
	<IndentificationList>
		<Indentification address="0x101e0ee8" value="0x12"/>
		<Indentification address="0x101e0eec" value="0x37"/>
		<Indentification address="0x101e0ee0" value="0x0"/>
		<Indentification address="0x101e0ee4" value="0x01"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F5000"/>
			<RegisterGroup name="PERI_CRG0" description="PERI_CRG0 is a CPU clock gating and soft reset control register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="freq_sel_cpu" description="CPU clock select.&lt;br&gt;00: 24 MHz XTAL clock&lt;br&gt;01: PLL clock&lt;br&gt;10: doze clock&lt;br&gt;11: PLL clock" range="17:16" value="0x0" property="RW"/>
				<Member name="cpuclk_skipcfg" description="Skip configuration of the CPU clock.&lt;br&gt;N: N-beat clocks are skipped every 32-beat CPU clocks." range="15:11" value="0x00" property="RW"/>
				<Member name="cpuclk_loaden" description="Skip configuration enable for the CPU clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the skip configuration, perform the following steps:&lt;br&gt;1. Write a new skip configuration value.&lt;br&gt;2. Write 0 to loaden.&lt;br&gt;3. Write 1 to loaden." range="10" value="0x0" property="RW"/>
				<Member name="cpu_source_sel" description="CPU clock source select.&lt;br&gt;000: 500 MHz&lt;br&gt;001: 396 MHz&lt;br&gt;010: 300 MHz&lt;br&gt;011: reserved&lt;br&gt;100: DDR2X&lt;br&gt;1XX: DDR2X" range="9:7" value="0x0" property="RW"/>
				<Member name="cs_srst_req" description="CS soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="cluster_scu_srst_req" description="SCU soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="cluster_peri_srst_req" description="PERI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="cpu_clkoff_sys_" description="CPU0 clock enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" value="0x0" property="RW"/>
				<Member name="sc_wd_srst_req_" description="WD0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="cluster_dbg_srst_req" description="DBG0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="arm0_srst_req" description="A9 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG1" description="PERI_CRG1 is a VOU clock and soft reset control register." value="0x00007F00" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RW"/>
				<Member name="vou_bus_clk_sel" description="VO bus clock select.&lt;br&gt;0: AHB clock&lt;br&gt;1: 148.5 MHz" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:26" value="0x0" property="RW"/>
				<Member name="vo_hd_div" description="Ratio of the VO HD clock frequency to the VOHD_DATE clock frequency.&lt;br&gt;00: 1/2&lt;br&gt;01: 1/4&lt;br&gt;1x: 1/1" range="25:24" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VOHD mode select.&lt;br&gt;0: HD mode&lt;br&gt;1: SD mode" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22" value="0x0" property="RW"/>
				<Member name="vo_hddac_sel" description="VO HD DAC clock select.&lt;br&gt;0: HD clock&lt;br&gt;1: 54 MHz" range="21" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="20" value="0x0" property="RW"/>
				<Member name="vo_sddac_sel" description="VO SD DAC clock select.&lt;br&gt;0: 54 MHz&lt;br&gt;1: HD clock" range="19" value="0x0" property="RW"/>
				<Member name="lcd_mode" description="LCD mode select.&lt;br&gt;0: non-LCD mode&lt;br&gt;1: LCD mode" range="18" value="0x0" property="RW"/>
				<Member name="vo_sc_div" description="VO clock frequency divider select.&lt;br&gt;0: 2&lt;br&gt;1: 4" range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="16:15" value="0x0" property="RW"/>
				<Member name="vo_hdac_cken" description="VO HD DAC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x1" property="RW"/>
				<Member name="vo_hdate_cken" description="VO HD DATE clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="vo_sdac_cken" description="VO SD DAC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="vo_sdate_cken" description="VO SD DATE clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="vo_hcken" description="VO bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="vo_srst_req" description="VO soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG2" description="PERI_CRG2 is an HDMI clock and soft reset control register." value="0x00000301" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RW"/>
				<Member name="hdmi_cec_clk_sel" description="HDMI CEC clock select.&lt;br&gt;0: 24 MHz crystal clock divided by 11&lt;br&gt;1: 148.5 MHz clock divided by 72" range="19" value="0x0" property="RW"/>
				<Member name="hdmi_test_sel" description="HDMI test clock select.&lt;br&gt;0: HDMI ASCLK&lt;br&gt;1: HDMI CEC CLK" range="18" value="0x0" property="RW"/>
				<Member name="hdmi_asclk_sel" description="HDMI ASCLK select.&lt;br&gt;0: HDMI PHY clock&lt;br&gt;1: PLL clock" range="17" value="0x0" property="RW"/>
				<Member name="hdmi_osclk_sel" description="HDMI OSCLK select.&lt;br&gt;0: HDMI PHY clock&lt;br&gt;1: PLL clock" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="RW"/>
				<Member name="hdmi_idcken" description="HDMI pixel clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="hdmi_hcken" description="HDMI bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="hdmi_srst_req" description="HDMI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x1" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG3" description="PERI_CRG3 is a BPD clock and soft reset control register." value="0x00000100" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="bpd_cken" description="BPD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="bpd_srst_req" description="BPD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG5" description="PERI_CRG5 is a TDE clock and soft reset control register." value="0x00000100" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="RW"/>
				<Member name="tde_clk_sel" description="TDE clock select.&lt;br&gt;0: 396 MHz&lt;br&gt;1: 300 MHz" range="9" value="0x0" property="RW"/>
				<Member name="tde_cken" description="TDE clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG7" description="PERI_CRG7 is an SCD clock and soft reset control register." value="0x00000100" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="scd_cken" description="SCD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="scd_srst_req" description="SCD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG8" description="PERI_CRG8 is a VDH0 clock and soft reset control register." value="0x00000102" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:17" value="0x0000" property="RW"/>
				<Member name="vdh0clk_skipcfg" description="Skip configuration of the VDH0 clock.&lt;br&gt;N: N-beat clocks are skipped every 32-beat TDE clocks." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="vdh0clk_loaden" description="Skip configuration enable for the VDH0 clock.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;To change the skip configuration, perform the following steps:&lt;br&gt;1. Write a new skip configuration value.&lt;br&gt;2. Write 0 to loaden.&lt;br&gt;3. Write 1 to loaden." range="9" value="0x0" property="RW"/>
				<Member name="vdh0_cken" description="VDH0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" value="0x00" property="RW"/>
				<Member name="vhd0_clk_sel" description="VDH0 clock source select.&lt;br&gt;00: 148.5 MHz&lt;br&gt;01: 118.8 MHz&lt;br&gt;10: 198 MHz&lt;br&gt;11: 214.2 MHz" range="2:1" value="0x1" property="RW"/>
				<Member name="vdh0_srst_req" description="VDH0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG9" description="PERI_CRG9 is a BTL clock and soft reset control register." value="0x00000100" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="btl_cken" description="BTL clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="btl_srst_req" description="BTL soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG10" description="PERI_CRG10 is a JPGD clock and soft reset control register." value="0x00000100" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="jpgd_clk_sel" description="JPGD clock source select.&lt;br&gt;0: 187.5 MHz&lt;br&gt;1: 148.5 MHz" range="11" value="0x0" property="RW"/>
				<Member name="jpgd_clk_scale" description="JPGD clock frequency divider select.&lt;br&gt;00: no division&lt;br&gt;01: 187.5 x 15/16 MHz&lt;br&gt;10: 187.5 x 7/8 MHz&lt;br&gt;11: 187.5 x 3/4 MHz" range="10:9" value="0x0" property="RW"/>
				<Member name="jpgd_cken" description="JPGD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG11" description="PERI_CRG11 is a doze clock register." value="0x00000017" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RW"/>
				<Member name="doze_clk_scale" description="Doze clock frequency divider select.&lt;br&gt;00000: 24/2 MHz&lt;br&gt;00010: 24/6 MHz&lt;br&gt;01011: 24/24 MHz&lt;br&gt;10111: 24/48 MHz&lt;br&gt;Other values: reserved" range="4:0" value="0x17" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG12" description="PERI_CRG12 is an AO0 clock frequency divider configuration register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ao_ckcfg0" description="Clock frequency divider of AO MCLK0. The configured value is calculated as follows: (MCLK0/Frequency of the AO0 clock source) x 2^27." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG13" description="PERI_CRG13 is an AO0 clock select configuration register." value="0x00000100" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="RW"/>
				<Member name="ao0_bclkout_pctrl" description="AO0 BCLKOUT polarity.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="25" value="0x0" property="RW"/>
				<Member name="spdif_clk_sel" description="SPDIF clock select.&lt;br&gt;0: MCLK0&lt;br&gt;1: MCLK1" range="24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" value="0x0" property="RW"/>
				<Member name="fsclk_div0" description="Frequency division relationship between the bit clock BCLK and the sampling clock FS.&lt;br&gt;000: The FS is obtained by dividing the BCLK by 16.&lt;br&gt;001: The FS is obtained by dividing the BCLK by 32.&lt;br&gt;010: The FS is obtained by dividing the BCLK by 48.&lt;br&gt;011: The FS is obtained by dividing the BCLK by 64.&lt;br&gt;100: The FS is obtained by dividing the BCLK by 128.&lt;br&gt;101: The FS is obtained by dividing the BCLK by 256.&lt;br&gt;Other values: The FS is obtained by dividing the BCLK by 8." range="22:20" value="0x0" property="RW"/>
				<Member name="bclk_div0" description="Frequency division relationship between the main clock MCLK and the bit clock BCLK.&lt;br&gt;0000: The BCLK is obtained by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is obtained by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is obtained by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is obtained by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is obtained by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is obtained by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is obtained by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is obtained by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is obtained by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is obtained by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is obtained by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is obtained by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is obtained by dividing the MCLK by 8." range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="RW"/>
				<Member name="ao0_cken" description="AO0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG14" description="PERI_CRG14 is an AO1 clock select configuration register." value="0x80000000" startoffset="0x0078">
				<Member name="ao1_cken" description="AO1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x1" property="RW"/>
				<Member name="bclk_div1" description="Frequency division relationship between the main clock MCLK and the bit clock BCLK.&lt;br&gt;0000: The BCLK is obtained by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is obtained by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is obtained by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is obtained by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is obtained by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is obtained by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is obtained by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is obtained by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is obtained by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is obtained by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is obtained by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is obtained by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is obtained by dividing the MCLK by 8." range="30:27" value="0x0" property="RW"/>
				<Member name="ao_ckcfg1" description="Clock frequency divider of AO MCLK1. The configured value is calculated as follows: (MCLK1/Frequency of the AO1 clock source) x 2^27." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG15" description="PERI_CRG15 is an ADAC reset configuration register." value="0x00000000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="RW"/>
				<Member name="adac_mclk_sel" description="ADAC clock frequency select.&lt;br&gt;00: MCLK&lt;br&gt;01: MCLK/2&lt;br&gt;10: MCLK/4&lt;br&gt;11: MCLK/4" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" value="0x00" property="RW"/>
				<Member name="adac_srst_req" description="ADAC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" value="0x0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG16" description="PERI_CRG16 is an AO2 clock select configuration register." value="0x80000000" startoffset="0x0080">
				<Member name="ao2_cken" description="AO2 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x1" property="RW"/>
				<Member name="bclk_div2" description="Frequency division relationship between the main clock MCLK and the bit clock BCLK.&lt;br&gt;0000: The BCLK is obtained by dividing the MCLK by 1.&lt;br&gt;0001: The BCLK is obtained by dividing the MCLK by 3.&lt;br&gt;0010: The BCLK is obtained by dividing the MCLK by 2.&lt;br&gt;0011: The BCLK is obtained by dividing the MCLK by 4.&lt;br&gt;0100: The BCLK is obtained by dividing the MCLK by 6.&lt;br&gt;0101: The BCLK is obtained by dividing the MCLK by 8.&lt;br&gt;0110: The BCLK is obtained by dividing the MCLK by 12.&lt;br&gt;0111: The BCLK is obtained by dividing the MCLK by 16.&lt;br&gt;1000: The BCLK is obtained by dividing the MCLK by 24.&lt;br&gt;1001: The BCLK is obtained by dividing the MCLK by 32.&lt;br&gt;1010: The BCLK is obtained by dividing the MCLK by 48.&lt;br&gt;1011: The BCLK is obtained by dividing the MCLK by 64.&lt;br&gt;Other values: The BCLK is obtained by dividing the MCLK by 8." range="30:27" value="0x0" property="RW"/>
				<Member name="ao_ckcfg2" description="Clock frequency divider of AO MCLK2. The configured value is calculated as follows: (MCLK2/Frequency of the AO2 clock source) x 2^27." range="26:0" value="0x0000000" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG17" description="PERI_CRG17 is an AO configuration register." value="0x00000200" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RW"/>
				<Member name="ao_clk_scale" description="HiAO clock frequency divider select.&lt;br&gt;00: no division&lt;br&gt;01: 148.5 x 3/4 MHz&lt;br&gt;10: 148.5 x 1/2 MHz&lt;br&gt;11: 148.5 x 1/4 MHz" range="17:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="RW"/>
				<Member name="ao_cken" description="HiAO working clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="8:1" value="0x00" property="RW"/>
				<Member name="ao_srst_req" description="HiAO soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="PERI_CRG24 is a Demod/DEMOD_ADC/DEMOD_I2C/QTC clock and soft reset controlregister." value="0x00010700" startoffset="0x00A0">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="RW"/>
				<Member name="demo_clk_sel_high" description="Demod high-frequency clock source select.&lt;br&gt;0: 187.5 MHz&lt;br&gt;1: 166.6 MHz" range="21" value="0x0" property="RW"/>
				<Member name="demo_clk_sel_low" description="Demod low-frequency clock source select.&lt;br&gt;0: 125 MHz&lt;br&gt;1: 115.3 MHz" range="20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" value="0x0" property="RW"/>
				<Member name="qtc_clk_pctrl" description="QTC clock polarity.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="17" value="0x0" property="RW"/>
				<Member name="qtc_cken" description="QTC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="c_ts_testout" description="TS port output select.&lt;br&gt;0: TS&lt;br&gt;1: test signal" range="15" value="0x0" property="RW"/>
				<Member name="c_ts_clk_inv" description="TS clock polarity.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="14" value="0x0" property="RW"/>
				<Member name="c_i2c_xo_clk" description="Internal I2C clock select for the Demod module.&lt;br&gt;0: 24 MHz&lt;br&gt;1: 125 MHz" range="13" value="0x0" property="RW"/>
				<Member name="adc_clk_sel" description="ADC clock source select.&lt;br&gt;0: PLL output&lt;br&gt;1: pin input" range="12" value="0x0" property="RW"/>
				<Member name="c_adc_clk_inv" description="ADC clock polarity.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="11" value="0x0" property="RW"/>
				<Member name="c_adc_clk_on" description="ADC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="demo_cken" description="Demod clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="i2c4_cken" description="I2C4 clock (DEMOD_I2C) status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="RW"/>
				<Member name="outdemo1_srst_req" description="Soft reset request of off-chip Demod1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="outdemo_srst_req" description="Soft reset request of the off-chip Demod module.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="qtc_srst_req" description="QTC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="demo_srst_req" description="Demod soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="i2c4_srst_req" description="I2C4 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="PERI_CRG25 is a PVR clock and soft reset control register." value="0x00003300" startoffset="0x00A4">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="RW"/>
				<Member name="ts0_clk_sel" description="TS0 clock source select.0: TSI0 clock&lt;br&gt;1: TSI1 clock" range="20" value="0x0" property="RM"/>
				<Member name="reserved" description="Reserved." range="19" value="0x0" property="RW"/>
				<Member name="dmx_clk_sel" description="DEMUX clock source select.&lt;br&gt;0: 214.2 MHz clock&lt;br&gt;1: 187.5 MHz clock" range="18" value="0x0" property="RW"/>
				<Member name="dmx_clk_scale" description="DEMUX clock frequency divider select.&lt;br&gt;00: no division&lt;br&gt;01: 214.2 x 3/4 MHz&lt;br&gt;10: 214.2 x 1/2 MHz&lt;br&gt;11: 214.2 x 1/4 MHz" range="17:16" value="0x0" property="RW"/>
				<Member name="tsi1_inclk_pctrl" description="TSI1 input clock polarity.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="15" value="0x0" property="RW"/>
				<Member name="tsi0_inclk_pctrl" description="TSI0 input clock polarity.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="14" value="0x0" property="RW"/>
				<Member name="tsi1_cken" description="TSI1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="tsi0_cken" description="TSI0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="RW"/>
				<Member name="dmx_cken" description="DEMUX clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="pvr_hcken" description="PVR bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="pvr_srst_req" description="PVR soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="PERI_CRG26 is an ETH clock and soft reset control register." value="0x00000100" startoffset="0x00A8">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="RW"/>
				<Member name="eth_clk_sel" description="ETH working clock select.&lt;br&gt;00: 60 MHz&lt;br&gt;01: 50 MHz&lt;br&gt;10: 99 MHz&lt;br&gt;11: 27 MHz" range="25:24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:9" value="0x0000" property="RW"/>
				<Member name="eth_cken" description="ETH clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" value="0x00" property="RW"/>
				<Member name="ethphy_rst_req" description="Soft reset request of the off-chip ETH PHY.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="hrst_eth_s" description="ETH soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="PERI_CRG28 is a PGD clock and soft reset control register." value="0x00000100" startoffset="0x00B0">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="pgd_cken" description="PGD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="pgd_srst_req" description="PGD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="PERI_CRG29 is a CA clock and soft reset control register." value="0x00000300" startoffset="0x00B4">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="RW"/>
				<Member name="ca_efuse_cken" description="CA OTP clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="ca_cken" description="CA clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" value="0x00" property="RW"/>
				<Member name="ca_efuse_srst_req" description="CA OTP soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA CI soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="PERI_CRG31 is an SFC clock and soft reset control register." value="0x00000100" startoffset="0x00BC">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RW"/>
				<Member name="sfc_clk_sel" description="SFC interface clock source select.&lt;br&gt;0XXX: 24 MHz crystal oscillator clock&lt;br&gt;1000: 99 MHz clock&lt;br&gt;1001: 49.5 MHz clock&lt;br&gt;101X: reserved&lt;br&gt;11XX: 148.5 MHz clock" range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" value="0x00" property="RW"/>
				<Member name="sfc_cken" description="SFC clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="PERI_CRG33 is a timer clock and soft reset control register." value="0x00000F00" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="timer67_cken" description="Timer6/Timer7 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="timer45_cken" description="Timer4/Timer5 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="timer23_cken" description="Timer2/Timer3 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="timer01_cken" description="Timer0/Timer1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:4" value="0x0" property="RW"/>
				<Member name="timer67_srst_req" description="Soft reset request of timer6/timer7.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="timer45_srst_req" description="Soft reset request of timer4/timer5.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="timer23_srst_req" description="Soft reset request of timer2/timer3.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="timer01_srst_req" description="Soft reset request of timer0/timer1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="PERI_CRG34 is a GPIO clock and soft reset control register." value="0x00003F00" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00000" property="RW"/>
				<Member name="gpio5_cken" description="GPIO5 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="gpio4_cken" description="GPIO4 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="gpio3_cken" description="GPIO3 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="gpio2_cken" description="GPIO2 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="gpio1_cken" description="GPIO1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="gpio0_cken" description="GPIO0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RW"/>
				<Member name="gpio5_srst_req" description="GPIO5 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="gpio4_srst_req" description="GPIO4 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="gpio3_srst_req" description="GPIO3 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="gpio2_srst_req" description="GPIO2 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="gpio1_srst_req" description="GPIO1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="gpio0_srst_req" description="GPIO0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="PERI_CRG36 is a USB clock and soft reset control register." value="0x0001F7FF" startoffset="0x00D0">
				<Member name="reserved" description="Reserved." range="31:17" value="0x0000" property="RW"/>
				<Member name="usb_brg_cken" description="USB BRG clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="usb_otg_cken" description="USB OTG bus clock status.0: disabled&lt;br&gt;1: enabled" range="15" value="0x1" property="RW"/>
				<Member name="usb_host_cken" description="USB host bus clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x1" property="RW"/>
				<Member name="usb1_cken" description="USB PHY1 reference clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="usb0_cken" description="USB PHY0 reference clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RW"/>
				<Member name="usb_brg_srst_req" description="Soft reset request of the USB BRG.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="10" value="0x1" property="RW"/>
				<Member name="utmi1_host_req" description="Soft reset request of USB host port1.0: deassert reset&lt;br&gt;1: reset" range="9" value="0x1" property="RW"/>
				<Member name="utmi0_host_req" description="Soft reset request of USB host port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="8" value="0x1" property="RW"/>
				<Member name="phy1_treq" description="Soft reset request of USB PHY1 port0.0: deassert reset&lt;br&gt;1: reset" range="7" value="0x1" property="RW"/>
				<Member name="phy1_req" description="Soft reset request of USB PHY1.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" value="0x1" property="RW"/>
				<Member name="phy0_treq" description="Soft reset request of USB PHY0 port0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" value="0x1" property="RW"/>
				<Member name="phy0_req" description="Soft reset request of USB PHY0.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="usb_otg_req" description="Soft reset request of the USB OTG.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x1" property="RW"/>
				<Member name="usb_host_req" description="Soft reset request of the USB host.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x1" property="RW"/>
				<Member name="usb_otg_srst_req" description="Soft reset request of the USB OTG bus.0: deassert reset&lt;br&gt;1: reset" range="1" value="0x1" property="RW"/>
				<Member name="usb_host_srst_req" description="Soft reset request of the USB host bus.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG38" description="PERI_CRG38 is an I2C0 clock and soft reset control register." value="0x00000100" startoffset="0x00D8">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG39" description="PERI_CRG39 is an I2C1 clock and soft reset control register." value="0x00000100" startoffset="0x00DC">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG40" description="PERI_CRG40 is an I2C2 clock and soft reset control register." value="0x00000100" startoffset="0x00E0">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c2_cken" description="I2C2 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="i2c2_srst_req" description="I2C2 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG42" description="PERI_CRG42 is an SCI clock and soft reset control register." value="0x00000100" startoffset="0x00E8">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="sci0_cken" description="SCI0 clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="sci0_srst_req" description="SCI0 soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG44" description="PERI_CRG44 is a UART clock and soft reset control register." value="0x00000100" startoffset="0x00F0">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="uart0_cken" description="UART clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="uart0_srst_req" description="UART soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="PERI_CRG46 is a PERI_CTRL clock and soft reset control register." value="0x00000100" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="peri_cken" description="PERI_CTRL clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="peri_srst_req" description="PERI_CTRL soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="PERI_CRG47 is a WDG clock and soft reset control register." value="0x00000100" startoffset="0x00FC">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="wdg_cken" description="WDG clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="wdg_srst_req" description="WDG soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="PERI_CRG48 is a DDR clock and soft reset control register." value="0x00000F00" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="ddrp_clk_cken" description="DDR PHY 2X 4X clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="ddrp_pclk_cken" description="DDR PHY PCLK clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="ddrc_clk_cken" description="DDRC 1X 2X PCLK clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="ddrt_cken" description="DDRT clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="ddrt_srst_req" description="DDRT soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0" property="RW"/>
				<Member name="ddrp_clk_srst_req" description="Soft reset request of the DDR PHY 2X.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="ddrp_pclk_srst_req" description="Soft reset request of the DDR PHY PCLK.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="ddrc_clk_srst_req" description="Soft reset request of the DDRC 1X.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="ddrc_pclk_srst_req" description="Soft reset request of the DDRC PCLK.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="freq_sel_ddr" description="DDR clock select.&lt;br&gt;00: 24 MHz XTAL clock&lt;br&gt;01: PLL clock&lt;br&gt;10: doze clock&lt;br&gt;11: PLL clock" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="PERI_CRG49 is a PWM clock and soft reset control register." value="0x00000100" startoffset="0x0104">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="RW"/>
				<Member name="pwm_cken" description="PWM clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" value="0x00" property="RW"/>
				<Member name="pwm_srst_req" description="PWM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="PERI_CRG50 is an OSC control register." value="0x00000030" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RW"/>
				<Member name="test_clk_en" description="PLL test clock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="osc_mode" description="OSC ring mode.&lt;br&gt;0: 150-stage inverter for output&lt;br&gt;1: 200-stage inverter for output" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="osc_en" description="OSC ring enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="osc_clk_en" description="OSC ring clock gating.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="PERI_CRG51 is a bus bridge clock and soft reset control register." value="0x001F1000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="RW"/>
				<Member name="btrom_cken" description="BTROM clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x1" property="RW"/>
				<Member name="x2x_mediae_cken" description="MEDIAE_DDR X2X clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x1" property="RW"/>
				<Member name="x2x_vou_cken" description="VOU_DDR X2X clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x1" property="RW"/>
				<Member name="x2x_cpu_cken" description="CPU_DDR X2X clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x1" property="RW"/>
				<Member name="x2x_ahb_cken" description="AHB_DDR X2X clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="btrom_srst_req" description="BTROM soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="15" value="0x0" property="RW"/>
				<Member name="meaxi_srst_req" description="Soft reset request of the MEDIAE_AXI.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="14" value="0x0" property="RW"/>
				<Member name="meaxi_clk_sel" description="MEDIAE_AXI clock select.&lt;br&gt;0: AHB clock&lt;br&gt;1: 148.5 MHz" range="13" value="0x0" property="RW"/>
				<Member name="meaxi_cken" description="MEDIAE_AXI clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:7" value="0x00" property="RW"/>
				<Member name="x2x_mediae_srst_req" description="Soft reset request of the MEDIAE_DDR X2X.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="x2x_vou_srst_req" description="Soft reset request of the VOU_DDR X2X.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="x2x_cpu_srst_req" description="Soft reset request of the CPU_DDR X2X.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="x2x_ahb_srst_req" description="Soft reset request of the AHB_DDR X2X.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="x2h_srst_req" description="Soft reset request of the X2H BRG.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" value="0x0" property="RW"/>
				<Member name="h2x_srst_req" description="Soft reset request of the H2X BRG.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERI_CTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10200000"/>
			<RegisterGroup name="START_MODE" description="START_MODE is a system startup status query register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="jtag_io_sel" description="Multiplexing control indicator of JTAG pins.&lt;br&gt;0: The pin function depends on pin multiplexing registers.&lt;br&gt;1: The pin function is JTAG.&lt;br&gt;Note: JTAG pins include JTAG_TDI, JTAG_TCK, JTAG_TMS, JTAG_TDO, and JTAG_TRSTN. When jtag_io_sel is 0, the pin function depends on the values of led_gpio_jtal, csn0_gpio_jtal, key_gpio_jtal, and ir_gpio_jtal. For details, see the description of section &quot;Pin Multiplexing&quot; in the Hi3712 HD Satellite STB Processor Hardware User Guide." range="23" property="RO"/>
				<Member name="reserved" description="Reserved." range="22:21" property="RO"/>
				<Member name="romboot_sel" description="Chip boot mode.&lt;br&gt;0: boot from the on-chip ROM&lt;br&gt;1: boot from an external component" range="20" property="RO"/>
				<Member name="mven" description="Macrovision enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RO"/>
				<Member name="reserved" description="Reserved." range="18:17" property="RO"/>
				<Member name="chipid" description="Chip version ID.&lt;br&gt;000: Hi3712&lt;br&gt;Other values: reserved" range="16:14" property="RO"/>
				<Member name="reserved" description="Reserved." range="13:11" property="RO"/>
				<Member name="flash_sel" description="Chip boot flash indicator.&lt;br&gt;0: SPI flash&lt;br&gt;1: NAND flash" range="10" property="RO"/>
				<Member name="reserved" description="Reserved." range="9:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_STAT" description="PERI_STAT is a peripheral status indicator register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="osc_tde_stat" description="TDE OSC status." range="19:10" property="RO"/>
				<Member name="osc_cpu_stat" description="CPU bus OSC status." range="9:0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="PERI_CTRL is a peripheral control register." value="0x00000800" startoffset="0x0008">
				<Member name="jtag_sel" description="JTAG interface select.&lt;br&gt;00: A9 JTAG interface&lt;br&gt;01: reserved&lt;br&gt;10: reserved&lt;br&gt;11: SoC JTAG interface" range="31:30" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:12" property="RW"/>
				<Member name="mddrc_apbclk_gt_en" description="Clock domain gating enable for the MDDRC register.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="reserved" description="Reserved." range="10:3" property="RW"/>
				<Member name="sf_mdc_inv_en" description="Inversion control for the Ethernet port MDCK.&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="2" property="RW"/>
				<Member name="qtc_ddrt_sel" description="axi_master interface multiplexing control.&lt;br&gt;0: The DDRT uses the axi_master interface.&lt;br&gt;1: The QTC uses the axi_master interface." range="1" property="RW"/>
				<Member name="cbar_en" description="VO cbar enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_STAT" description="CPU_STAT is an A9 status query register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="deflags0" description="Status of the internal data engine of core0.&lt;br&gt;Bit[14]: 0&lt;br&gt;Bit[13]: The value of the data engine is the same as the internal register FPSCR bit[7] of core0&lt;br&gt;Bit[12:8]: The value of the data engine is the same as the internal register FPSCR bit[4:0] of core0" range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="RO"/>
				<Member name="core0_standbywfe" description="Whether core0 enters the wait for event (WFE) mode.&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" property="RO"/>
				<Member name="reserved" description="Reserved." range="5" property="RO"/>
				<Member name="core0_standbywfi" description="Whether core0 enters the wait for interrupt (WFI) mode.&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="core0_pmupriv" description="Core0 status.&lt;br&gt;0: user mode&lt;br&gt;1: privileged mode" range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="core0_pmusecure" description="Core0 secure status.&lt;br&gt;0: non-secure mode&lt;br&gt;1: secure mode" range="0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_SET" description="CPU_SET is an A9 configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="core0_cfgnmfi" description="Whether core0 masks the fast interrupt request (FIQ).&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit can be configured only before the CPU core is reset." range="2" property="RW"/>
				<Member name="cfgsdisable" description="Access disable for specific internal registers of the CPU core.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="core0_cp15sdisable" description="Access disable for specific internal control registers of the CPU core0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="NF_CFG" description="NF_CFG is a NAND flash configuration status query register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="nf_boot_cfg_in" description="Value of the NF_BOOT_CFG pin." range="20:16" property="RW"/>
				<Member name="nf_boot_cfg_lock" description="NAND flash for booting the system.&lt;br&gt;00000: 2 KB page size, 24-bit ECC, 64 pages/block&lt;br&gt;00001: 2 KB page size, 4-bit ECC, 64 pages/block&lt;br&gt;00010: 4 KB page size, 24-bit ECC, 128 pages/block&lt;br&gt;00011: 4 KB page size, 4-bit ECC, 64 pages/block&lt;br&gt;00100: 8 KB page size, 40-bit ECC, 64 pages/block&lt;br&gt;00101: 2 KB page size, 8-bit ECC, 64 pages/block&lt;br&gt;00110: 8 KB page size, 40-bit ECC, 256 pages/block&lt;br&gt;00111: 8 KB page size, 24-bit ECC, 256 pages/block&lt;br&gt;01000: 2 KB page size, 4-bit ECC, 64 pages/block, four addresses&lt;br&gt;01001: 4 KB page size, 8-bit ECC, 64 pages/block&lt;br&gt;01010: 2 KB page size, 24-bit ECC, 128 pages/block&lt;br&gt;01011: 8 KB page size, 24-bit ECC, 128 pages/block&lt;br&gt;01100: reserved&lt;br&gt;01101: 8 KB page size, 40-bit ECC, 128 pages/block&lt;br&gt;01110: reserved&lt;br&gt;01111: 8 KB page size, 40-bit ECC, 256 pages/block, randomizer&lt;br&gt;10000: 2 KB page size, 8-bit ECC, 128 pages/block&lt;br&gt;10001: 2 KB page size, 4-bit ECC, 128 pages/block&lt;br&gt;10010: 8 KB page size, 24-bit ECC, 64 pages/block, randomizer&lt;br&gt;10011: 4 KB page size, 4-bit ECC, 128 pages/block&lt;br&gt;10100: 4 KB page size, 8-bit ECC, 128 pages/block&lt;br&gt;10101: 16 KB page size, 40-bit ECC, 128 pages/block, randomizer&lt;br&gt;10110: 8 KB page size, 24-bit ECC, 256 pages/block, randomizer&lt;br&gt;10111: 4 KB page size, 24-bit ECC, 64 pages/block&lt;br&gt;11000: 8 KB page size, 24-bit ECC, 128 pages/block, randomizer&lt;br&gt;11001: 16 KB page size, 40-bit ECC, 256 pages/block, randomizer&lt;br&gt;11010: reserved&lt;br&gt;11011: 8 KB page size, 24-bit ECC, 64 pages/block&lt;br&gt;11100: 8 KB page size, 24-bit ECC, 64 pages/block, randomizer&lt;br&gt;11101: 8 KB page size, 40-bit ECC, 128 pages/block, randomizer&lt;br&gt;11110: reserved&lt;br&gt;11111: 4 KB page size, 24-bit ECC, 256 pages/block" range="15:11" property="RO"/>
				<Member name="sync_nand" description="Whether to synchronize the NANDC during booting.&lt;br&gt;0: The NANDC is not synchronized.&lt;br&gt;1: The NANDC is synchronized." range="10" property="RO"/>
				<Member name="randomizer_en" description="Randomizer enable during booting.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RO"/>
				<Member name="nf_adnum" description="Number of addresses sent to the NAND flash.&lt;br&gt;0: 4&lt;br&gt;1: 5" range="8" property="RO"/>
				<Member name="nf_page" description="Page size of the NAND flash during booting.&lt;br&gt;000: 512 bytes&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;Other values: reserved" range="7:5" property="RO"/>
				<Member name="nf_blksize" description="Block size of the NAND flash during booting.&lt;br&gt;00: 64 pages&lt;br&gt;01: 128 pages&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages" range="4:3" property="RO"/>
				<Member name="nf_ecc_type" description="ECC mode during boot.&lt;br&gt;000: non-ECC&lt;br&gt;001: 1-bit mode&lt;br&gt;010: 4-bit mode&lt;br&gt;110: 8-bit mode&lt;br&gt;100: 24-bit mode&lt;br&gt;101: 40-bit mode&lt;br&gt;Other values: reserved" range="2:0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB0" description="PERI_USB0 is a USB configuration register." value="0x000333A8" startoffset="0x0028">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets.&lt;br&gt;0: USB SOF packets are transmitted every 1 ms.&lt;br&gt;1: The interval is reduced for simulation." range="31" property="RW"/>
				<Member name="otgscale_downmode" description="OTG scale-down mode&lt;br&gt;00: The normal time step is used.&lt;br&gt;01: The enumeration time step, HNP/SRP step, and time step of the suspend/resume operations in host mode are shortened.&lt;br&gt;10: The simulation time step of the suspend/resume operations in device mode is shortened.&lt;br&gt;11: The time steps in both host and device modes are shortened." range="30:29" property="RW"/>
				<Member name="usb_chipid" description="Signal select for the USB PHY0 controller.&lt;br&gt;0: USB host port0&lt;br&gt;1: reserved" range="28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:21" property="RW"/>
				<Member name="preamble_sel" description="Number of idle cycles after the full-speed preamble packet.&lt;br&gt;0: 5 idle full-speed cycles&lt;br&gt;1: 4 idle full-speed cycles" range="20" property="RW"/>
				<Member name="ovr_merge_en" description="Enable for two ports to share the same over-current signal when phy1_ovrcur_en or phy0_ovrcur_en is 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="pwr_merge_en" description="phy1_pwr_en and phy0_pwr_en enable when a port is powered on.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="usbovr_p_ctrl" description="Over-current protection polarity.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="17" property="RW"/>
				<Member name="usbpwr_p_ctrl" description="Power enable polarity.&lt;br&gt;0: active low&lt;br&gt;1: active high" range="16" property="RW"/>
				<Member name="phy1_ovrcur_en" description="Over-current protection enable for PHY1.0: disabled&lt;br&gt;1: enabled" range="15" property="-"/>
				<Member name="phy0_ovrcur_en" description="Over-current protection enable for the PHY0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="phy1_pwr_en" description="PHY1 power shutdown control.0: The power is shut down.&lt;br&gt;1: The controller power output is enabled." range="13" property="-"/>
				<Member name="phy0_pwr_en" description="PHY0 power shutdown control.&lt;br&gt;0: The power is shut down.&lt;br&gt;1: The controller power output is enabled." range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" property="RW"/>
				<Member name="ss_ena_incrx_align_i" description="Burst alignment enable.&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during over-current.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" property="RW"/>
				<Member name="reserved" description="Reserved (ULPI mode16_en)." range="4" property="RW"/>
				<Member name="ulpi_bypass_en" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="Open host controller interface (OHCI) clock control.&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspended mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" property="RW"/>
				<Member name="wordinterface" description="Data bit width select for the UTMI interface.&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB1" description="PERI_USB1 is a USB PHY0 configuration register." value="0x031D2188" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:26" property="RW"/>
				<Member name="phy0_vbusvldext" description="External VBUS enable for the USB PHY.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="phy0_vbusvldextsel" description="External VBUS select for the USB PHY.&lt;br&gt;0: internal session valid comparator&lt;br&gt;1: VBUSVLDEXT input" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" property="RW"/>
				<Member name="siddq" description="Analog power shutdown enable for the USB PHY.&lt;br&gt;0: The analog power is not shut down.&lt;br&gt;1: The analog power is shut down.&lt;br&gt;The default value is 0. The bit must be set to 0 during the built-in self test (BIST)." range="22" property="RW"/>
				<Member name="commononn" description="Whether the XO bias bandgap PLL works when the USB PHY is suspended.&lt;br&gt;0: The clk48m_ohci output is always valid even when the USB PHY is suspended. The default value is 0.&lt;br&gt;1: The clk48m_ohci output is valid only when the PHY is not suspended." range="21" property="RW"/>
				<Member name="phy0_txhsxvtune" description="Crossover voltage tune signal of DP/DM. The default value is 11.&lt;br&gt;11: default value&lt;br&gt;10: +15 mV&lt;br&gt;01: ?15 mV&lt;br&gt;00: reserved" range="20:19" property="RW"/>
				<Member name="phy0_sleepm" description="Port mode.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" property="RW"/>
				<Member name="phy0_loopbackenb" description="Loopback (from D+ to D-) test enable for the USB PHY. The default value is 0, and this bit must be set to 0." range="17" property="RW"/>
				<Member name="phy0_compdistune" description="HOSDISCONNECT threshold level tune signal of the USB PHY.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default value&lt;br&gt;010: ?3%&lt;br&gt;001: ?4.5%&lt;br&gt;000: ?6%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy0_sqrxtune" description="Squelch circuit tune signal of the USB PHY.&lt;br&gt;111: ?15%&lt;br&gt;110: ?10%&lt;br&gt;101: ?5%&lt;br&gt;100: default value&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%&lt;br&gt;000: +20%" range="13:11" property="RW"/>
				<Member name="phy0_txfslstune" description="Full-speed or low-speed impedance tune signal of the USB PHY.&lt;br&gt;1111: ?5%&lt;br&gt;0111: ?2.5%&lt;br&gt;0011: default value&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Other values: reserved" range="10:7" property="RW"/>
				<Member name="phy0_txpreemphasistune" description="TX pre-emphasis enable for the USB PHY in high-speed mode.&lt;br&gt;1: enabled&lt;br&gt;0: disabled (default)" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RW"/>
				<Member name="phy0_txrisetune" description="High-speed signal up/down time tune for the USB PHY.&lt;br&gt;1: ?8%&lt;br&gt;0: default value" range="4" property="RW"/>
				<Member name="phy0_txverftune" description="DC level tune signal of the USB PHY in high-speed mode.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5%&lt;br&gt;1001: +1.25%&lt;br&gt;1000: default value&lt;br&gt;0111: ?1.25%&lt;br&gt;0110: ?2.5%&lt;br&gt;0101: ?3.75%&lt;br&gt;0100: ?5%&lt;br&gt;0011: ?6.25%&lt;br&gt;0010: ?7.5%&lt;br&gt;0001: ?8.75%&lt;br&gt;0000: ?10%" range="3:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB2" description="PERI_USB2 is a usb_phy1_config register." value="0x001D2188" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="phy1_txhsxvtune" description="Crossover voltage tune signal of DP/DM.&lt;br&gt;11: default&lt;br&gt;10: +15 mV&lt;br&gt;01: –15 mV&lt;br&gt;00: reserved" range="20:19" property="RW"/>
				<Member name="phy1_sleepm" description="Sleep mode of port1.&lt;br&gt;1: normal mode&lt;br&gt;0: sleep mode" range="18" property="RW"/>
				<Member name="phy1_loopbackenb" description="Loopback (from D+ to D–) test enable signal of PHY1. The default value is 0, and this bit must be set to 0." range="17" property="RW"/>
				<Member name="phy1_compdistune" description="HOSDISCONNECT threshold level tune signal of PHY1.&lt;br&gt;111: +4.5%&lt;br&gt;110: +3.0%&lt;br&gt;101: +1.5%&lt;br&gt;100: default&lt;br&gt;010: –3%&lt;br&gt;001: –4.5%&lt;br&gt;000: –6%&lt;br&gt;Other values: reserved" range="16:14" property="RW"/>
				<Member name="phy1_sqrxtune" description="Squelch circuit tune signal of PHY1.&lt;br&gt;111: –15%&lt;br&gt;110: –10%&lt;br&gt;101: –5%&lt;br&gt;100: default&lt;br&gt;011: +5%&lt;br&gt;010: +10%&lt;br&gt;001: +15%&lt;br&gt;000: +20%" range="13:11" property="RW"/>
				<Member name="phy1_txfslstune" description="Impedance tune signal of PHY1 in full-speed and low-speed modes.&lt;br&gt;1111: –5%&lt;br&gt;0111: –2.5%&lt;br&gt;0011: default&lt;br&gt;0001: +2.5%&lt;br&gt;0000: +5%&lt;br&gt;Other values: reserved" range="10:7" property="RW"/>
				<Member name="phy1_txpreemphasistune" description="TX pre-emphasis enable for PHY1 in high-speed mode.&lt;br&gt;1: enabled&lt;br&gt;0: disabled (default)" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RW"/>
				<Member name="phy1_txrisetune" description="High-speed signal up/down time tune for PHY1.&lt;br&gt;1: –8%&lt;br&gt;0: default" range="4" property="RW"/>
				<Member name="phy1_txvreftune" description="DC level tune for PHY1 in high-speed mode.&lt;br&gt;1111: +8.75%&lt;br&gt;1110: +7.5%&lt;br&gt;1101: +6.25%&lt;br&gt;1100: +5%&lt;br&gt;1011: +3.7%&lt;br&gt;1010: +2.5%&lt;br&gt;1001: +1.25%&lt;br&gt;1000: default&lt;br&gt;0111: –1.25%&lt;br&gt;0110: –2.5%&lt;br&gt;0101: –3.75%&lt;br&gt;0100: –5%&lt;br&gt;0011: –6.25%&lt;br&gt;0010: –7.5%&lt;br&gt;0001: –8.75%&lt;br&gt;0000: –10%" range="3:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3" description="PERI_USB3 is a USB PHY test register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:26" property="RW"/>
				<Member name="phy1_clk_test" description="USB PHY1 clock indicator.&lt;br&gt;0: No clock is generated.&lt;br&gt;1: A clock is generated." range="25" property="RO"/>
				<Member name="phy0_clk_test" description="USB PHY0 clock indicator.&lt;br&gt;0: No clock is generated.&lt;br&gt;1: A clock is generated." range="24" property="RO"/>
				<Member name="phy1_test_dataout" description="Test data output of USB PHY1." range="23:20" property="RO"/>
				<Member name="phy0_test_dataout" description="Test data output of the USB PHY0." range="19:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RO"/>
				<Member name="test_dataoutsel" description="Test data output select for the USB PHY.&lt;br&gt;0: internally generated data&lt;br&gt;1: data from test registers" range="13" property="RW"/>
				<Member name="test_addr" description="Test address input of the USB PHY." range="12:9" property="RW"/>
				<Member name="test_clk" description="Test clock input of the USB PHY." range="8" property="RW"/>
				<Member name="test_datain" description="Test data input of the USB PHY." range="7:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DEMOD" description="PERI_DEMOD is a Demod control register." value="0x0000004A" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:18" property="RW"/>
				<Member name="demod_i2c_devaddr" description="Address for the I2C Demod device.&lt;br&gt;00: 0xb0&lt;br&gt;01: 0xb2&lt;br&gt;10: 0xb4&lt;br&gt;11: 0xb6" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="adc_im" description="Input mode.&lt;br&gt;0: Inputs are fully differential with 1 Vppdiff.&lt;br&gt;1: Inputs are single-ended with 1 Vpp." range="8" property="RW"/>
				<Member name="adc_odf" description="Output data format.&lt;br&gt;0: standard binary code&lt;br&gt;1: binary complementary code" range="7" property="RW"/>
				<Member name="adc_pdclamp" description="Input coupling mode.&lt;br&gt;0: DC coupling&lt;br&gt;1: AC coupling" range="6" property="RW"/>
				<Member name="adc_om" description="Working mode.&lt;br&gt;00: normal mode&lt;br&gt;01: standby mode 2&lt;br&gt;10: standby mode 1&lt;br&gt;11: power-down mode" range="5:4" property="RW"/>
				<Member name="adc_cs" description="Channel working mode.&lt;br&gt;00: single channel (channel I)&lt;br&gt;01: single channel (channel Q)&lt;br&gt;10: dual channels&lt;br&gt;11: reserved" range="3:2" property="RW"/>
				<Member name="adc_is" description="Current setting.&lt;br&gt;00: The bias current is decreased by 50%.&lt;br&gt;01: The bias current is decreased by 25%.&lt;br&gt;10: nominal bias current&lt;br&gt;11: The bias current is increased by 25%." range="1:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_AO" description="PERI_AO is an AO control register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:2" property="RW"/>
				<Member name="ao_spdif_sel_pad" description="Control for two AO SPDIF outputs to the PAD.&lt;br&gt;0: spdif1_out is output to the PAD.&lt;br&gt;1: spdif2_out is output to the PAD." range="1" property="RW"/>
				<Member name="ao_spdif_sel_hdmi" description="Control for two AO SPDIF outputs to the HDMI.&lt;br&gt;0: spdif1_out is output to the HDMI.&lt;br&gt;1: spdif2_out is output to the HDMI." range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE1" description="PERI_PAD_DRIVE1 is PAD drive capability control register 1." value="0x00000102" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl1" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive1" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD RMII_TXD1, RMII_TXD0, RMII_TXEN, RMII_RXDV, RMII_RXD1, or RMII_RXD0 pin." range="2:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE2" description="PERI_PAD_DRIVE2 is PAD drive capability control register 2." value="0x00000106" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl2" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive2" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD RMII_TXCK pin." range="2:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE3" description="PERI_PAD_DRIVE3 is PAD drive capability control register 3." value="0x00000102" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl3" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive3" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD MDCK pin." range="2:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE4" description="PERI_PAD_DRIVE4 is PAD drive capability control register 4." value="0x00000102" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl4" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive4" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD MDIO pin." range="2:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE5" description="PERI_PAD_DRIVE5 is PAD drive capability control register 5." value="0x00000102" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl5" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive5" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field is used to control the drive capability of the PAD HV_SEL pin." range="2:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE6" description="PERI_PAD_DRIVE6 is PAD drive capability control register 6." value="0x00000102" startoffset="0x0078">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl6" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive6" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD LNB_CTRL or TSI0_CLK pin." range="2:0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE7" description="PERI_PAD_DRIVE7 is PAD drive capability control register 7." value="0x00000102" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl7" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive7" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD TSI0_SYNC, TSI0_D7, TSI0_VALID, or DEMOD_RSTN pin." range="2:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE8" description="PERI_PAD_DRIVE8 is PAD drive capability control register 8." value="0x00000102" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl8" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive8" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD SFC_HOLD_IO3 pin." range="2:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE9" description="PERI_PAD_DRIVE9 is PAD drive capability control register 9." value="0x00000102" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl9" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive9" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD SFC_CLK pin." range="2:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_PAD_DRIVE10" description="PERI_PAD_DRIVE10 is PAD drive capability control register 10." value="0x00000102" startoffset="0x0088">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="peri_pad_sl10" description="PAD slew rate.&lt;br&gt;0: fast&lt;br&gt;1: slow" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:3" property="RW"/>
				<Member name="peri_pad_drive10" description="PAD drive capability.&lt;br&gt;001: 3 mA&lt;br&gt;010: 4 mA&lt;br&gt;110: 8 mA&lt;br&gt;111: 11 mA&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field controls the drive capability of the PAD SFC_DIO, SFC_WP_IO2, SFC_DOI, or SFC_CS1N pin." range="2:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_HDMI_HOTPLUG_PD_CTRL" description="PERI_HDMI_HOTPLUG_PD_CTRL is a PAD HDMI_HOTPLUG pull-down control register." value="0x00000001" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="peri_hdmi_hotplug_pd_ctrl" description="PAD HDMI_HOTPLUG pull-down controller.&lt;br&gt;0: no pull-down&lt;br&gt;1: pull-down" range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_HDMI_CEC_UP_CTRL" description="PERI_HDMI_CEC_UP_CTRL is a PAD HDMI_CEC pull-up control register." value="0x00000000" startoffset="0x0098">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="peri_hdmi_cec_up_ctrl" description="PAD HDMI_CEC pull-up controller.&lt;br&gt;0: no pull-up&lt;br&gt;1: pull-up" range="0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_MII_RSTN_RPD_CTRL" description="PERI_MII_RSTN_RPD_CTRL is a PAD MII_RSTN pull-down control register." value="0x00000001" startoffset="0x009C">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="peri_mii_rstn_rpd_ctrl" description="PAD MII_RSTN pull-down controller.&lt;br&gt;0: no pull-down&lt;br&gt;1: pull-down" range="0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC0" description="PERI_TIANLA_ADAC0 is ADAC configuration register 0." value="0xF8400606" startoffset="0x01B8">
				<Member name="pd_dacl" description="Power down control for the DAC audio-left channel.&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="31" property="RW"/>
				<Member name="pd_dacr" description="Power down control for the DAC audio-right channel.&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="30" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel.&lt;br&gt;0: The digital and analog audio-left channels work properly.&lt;br&gt;1: The digital and analog audio-left channels are muted." range="29" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel.&lt;br&gt;0: The digital and analog audio-right channels work properly.&lt;br&gt;1: The digital and analog audio-right channels are muted." range="28" property="RW"/>
				<Member name="pd_vref" description="Power down control for the reference voltage.&lt;br&gt;0: power up&lt;br&gt;1: power down" range="27" property="RW"/>
				<Member name="fs" description="Fast startup enable for the reference voltage.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="popfreel" description="Pop-free enable for the DAC audio-left channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="popfreer" description="Pop-free enable for the DAC audio-right channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="dacl_path" description="Data source of the DAC audio-left channel.&lt;br&gt;0: RX data1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data2 from the I2S interface (audio-right channel)" range="23" property="RW"/>
				<Member name="dacr_path" description="Data source of the DAC audio-right channel.&lt;br&gt;0: RX data1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data2 from the I2S interface (audio-right channel)" range="22" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis filter enable for the DAC audio-left channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis filter enable for the DAC audio-right channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" property="RW"/>
				<Member name="deemphasis_fs" description="De-emphasis sampling rate.&lt;br&gt;00: 48 kHz&lt;br&gt;01: 44.1 kHz&lt;br&gt;10: 32 kHz&lt;br&gt;11: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:15" property="RW"/>
				<Member name="dacl_vol" description="Output volume control for the audio-left channel.&lt;br&gt;0x00: +6 dB&lt;br&gt;0x01: +5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;…&lt;br&gt;0x7F: ?121dB&lt;br&gt;The step is 1 dB." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="dacr_vol" description="Output volume control for the audio-right channel.&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;…&lt;br&gt;0x7F: ?121 dB&lt;br&gt;The step is 1 dB." range="6:0" property="RW"/>
				<Register offset="0x01B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC1" description="PERI_TIANLA_ADAC1 is ADAC configuration register 1." value="0x00E06755" startoffset="0x01BC">
				<Member name="smutel" description="Soft mute control for the audio-left channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="smuter" description="Soft mute control for the audio-right channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="sunmutel" description="Soft unmute control for the audio-left channel of the digital circuit.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="sunmuter" description="Soft unmute control for the audio-right channel of the digital circuit.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="dacvu" description="Volume sync update of the digital audio-right and -left channels.&lt;br&gt;0: The gains of the audio-left and -right channels are retained.&lt;br&gt;1: The volumes of audio-left and -right channels are synchronously updated." range="27" property="RW"/>
				<Member name="mute_rate" description="Volume gain step when the audio-right and -left channels are soft muted or soft unmuted.&lt;br&gt;00: full speed/2&lt;br&gt;01: full speed/8&lt;br&gt;10: full speed/32&lt;br&gt;11: full speed/64" range="26:25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" property="RW"/>
				<Member name="data_bits" description="Interface data bit width.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="23:22" property="RW"/>
				<Member name="sample_sel" description="Sampling rate.&lt;br&gt;000: 1/4 of the reference sampling rate&lt;br&gt;001: 1/2 of the reference sampling rate&lt;br&gt;010: reference sampling rate&lt;br&gt;011: 2 times the reference sampling rate&lt;br&gt;100: 4 times the reference sampling rate&lt;br&gt;Other values: reference sampling rate" range="21:19" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" property="RW"/>
				<Member name="adj_dac" description="DAC bias current.&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="15:14" property="RW"/>
				<Member name="adj_ctcm" description="CTCM bias current.&lt;br&gt;0: normal current (recommended)&lt;br&gt;1: 2 times the current" range="13" property="RW"/>
				<Member name="rst" description="STB_DAC_ANA reset.&lt;br&gt;0: normal working mode&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="adj_refbf" description="Reference buffer bias current.&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="11:10" property="RW"/>
				<Member name="clksel2" description="2-division clock select.&lt;br&gt;0: 2-division clock&lt;br&gt;1: input clock" range="9" property="RW"/>
				<Member name="clkdgesel" description="Clock edge select.&lt;br&gt;0: The rising edge is selected as the sampling clock of the analog part.&lt;br&gt;1: The falling edge is selected as the sampling clock of the analog part." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RW"/>
				<Register offset="0x01BC"/>
			</RegisterGroup>
			<RegisterGroup name="PEIR_SW_SET" description="sPEIR_SW_SET is a software flag configuration register." value="0x00000000" startoffset="0x01F0">
				<Member name="peri_sw_set" description="This register can be written only once." range="31:0" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_MDDRC_OUTODR_CTRL" description="PERI_MDDRC_OUTODR_CTRL is an MDDRC port outorder control register." value="0x00000003" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:10" property="RW"/>
				<Member name="awoutodr4" description="Write outorder enable for MDDRC slave 4.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="aroutodr4" description="Read outorder enable for MDDRC slave 4.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="awoutodr3" description="Write outorder enable for MDDRC slave 3.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="aroutodr3" description="Read outorder enable for MDDRC slave 3.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="awoutodr2" description="Write outorder enable for MDDRC slave 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="aroutodr2" description="Read outorder enable for MDDRC slave 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="awoutodr1" description="Write outorder enable for MDDRC slave 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="aroutodr1" description="Read outorder enable for MDDRC slave 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="awoutodr0" description="Write outorder enable for MDDRC slave 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="aroutodr0" description="Read outorder enable for MDDRC slave 0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYSCTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E0000"/>
			<RegisterGroup name="SC_CTRL" description="SC_CTRL is a system control register. It is used to specify the operations that are performedby the system." value="0x00000212" startoffset="0x0000">
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing this field has no effect." range="31:24" property="RO"/>
				<Member name="wdogenov" description="Watchdog count clock select.&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: bus clock" range="23" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:11" property="RW"/>
				<Member name="channel_powersta" description="Power-down status indicator of the channel module.&lt;br&gt;0: normal working mode&lt;br&gt;1: powered down" range="10" property="RO"/>
				<Member name="remapstat" description="Address remap status.&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" property="RO"/>
				<Member name="remapclear" description="Address remap clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing this field has no effect." range="7" property="RW"/>
				<Member name="modestatus" description="Mode status. Reading this field returns the current system operating mode.&lt;br&gt;0000: reserved&lt;br&gt;0001: doze&lt;br&gt;0011: XTAL CTL&lt;br&gt;1011: SWtoXTAL&lt;br&gt;1001: SWfromXTAL&lt;br&gt;0010: slow&lt;br&gt;0110: PLL CTL&lt;br&gt;1110: SWtoPLL&lt;br&gt;1010: SWfromPLL&lt;br&gt;0100: normal&lt;br&gt;Other values: reserved" range="6:3" property="RO"/>
				<Member name="modectrl" description="Mode control. This field defines the operating mode to which the system controller will switch.&lt;br&gt;000: reserved&lt;br&gt;001: doze&lt;br&gt;010: slow&lt;br&gt;100: normal&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="SC_SYSRES is a system status register. When a value is written to this register, the systemcontroller sends a system soft reset request to the reset module. Then the reset module resetsthe system." value="0x00000002" startoffset="0x0004">
				<Member name="softresreq" description="The system is reset when any value is written to this register." range="31:0" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_XTALCTRL" description="SC_XTALCTRL is a crystal oscillator control register. It is used to control the stable timeafter the clock module is initialized. The stable time is the wait time during which the mode isswitched from XTAL CTL to SWtoXTAL." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:19" property="RW"/>
				<Member name="xtaltime" description="Wait time for switching the crystal oscillator clock.&lt;br&gt;This field specifies the wait time during which the system switches from the XTAL CTL mode to the SWtoXTAL mode.&lt;br&gt;The wait time is calculated as follows: (65536 – xtaltime) x T30K. T30K indicates the cycle of the 30 kHz low-frequency clock.&lt;br&gt;Note: To accelerate the switching from the doze mode to the slow mode, set this field to 0xFFFF. Then the system is stable after the crystal oscillator is powered on." range="18:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns the written value." range="2:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLCTRL" description="SC_APLLCTRL is an APLL control register. It is used to set the APLL stable wait time. TheAPLL clock frequency is controlled by the bits in SC_APLLFREQCTRL0 andSC_APLLFREQCTRL1." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing this field has no effect." range="31:28" property="RW"/>
				<Member name="plltime" description="APLL stable wait time.&lt;br&gt;The wait time is the period during which the PLL output becomes stable after the PLL is started. In other words, the wait time is the period during which the system switches from the PLLCTL mode to the SWtoPLL mode.&lt;br&gt;The wait time is calculated as follows: (33554432 ? plltime) x TXIN. TXIN indicates the clock cycle of the external crystal oscillator." range="27:3" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this field returns 0 and writing this field has no effect." range="2:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLFREQCTRL0" description="SC_APLLFREQCTRL0 is APLL frequency control register 0." value="0x11000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="apll_postdiv2" description="Level-2 output frequency divider of the APLL." range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RW"/>
				<Member name="apll_postdiv1" description="Level-1 output frequency divider of the APLL." range="26:24" property="RW"/>
				<Member name="apll_frac" description="Decimal frequency divider of the APLL." range="23:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLFREQCTRL1" description="SC_APLLFREQCTRL1 is APLL frequency control register 1." value="0x02602064" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="apll_bypass" description="APLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="26" property="RW"/>
				<Member name="apll_dsmpd" description="APLL frequency-division mode select.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode" range="25" property="RW"/>
				<Member name="apll_dacpd" description="Power down control for the APLL DAC output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="24" property="RW"/>
				<Member name="apll_postdivpd" description="Power down control for the APLL POSTDIV output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="23" property="RW"/>
				<Member name="apll_fout4phasepd" description="Power down control for the APLL FOUT output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="22" property="RW"/>
				<Member name="apll_foutvcopd" description="Power down control for the APLL VCO output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="21" property="RW"/>
				<Member name="apll_pd" description="APLL power down control.&lt;br&gt;1: powered down&lt;br&gt;0: normal working mode" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="apll_refdiv" description="Frequency divider of the APLL reference clock." range="17:12" property="RW"/>
				<Member name="apll_fbdiv" description="Integral frequency multiplier of the APLL." range="11:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL0FREQCTRL0" description="SC_VPLL0FREQCTRL0 is VPLL0 frequency control register 0." value="0x21000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="vpll0_postdiv2" description="Level-2 output frequency divider of VPLL0." range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RW"/>
				<Member name="vpll0_postdiv1" description="Level-1 output frequency divider of VPLL0." range="26:24" property="RW"/>
				<Member name="vpll0_frac" description="Decimal frequency divider of VPLL0." range="23:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL0FREQCTRL1" description="SC_VPLL0FREQCTRL1 is VPLL0 frequency control register 1." value="0x02002063" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="vpll0_bypass" description="VPLL0 clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="26" property="RW"/>
				<Member name="vpll0_dsmpd" description="VPLL0 frequency-division mode select.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode" range="25" property="RW"/>
				<Member name="vpll0_dacpd" description="Power down control for the VPLL0 DAC output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="24" property="RW"/>
				<Member name="vpll0_postdivpd" description="Power down control for the VPLL0 POSTDIV output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="23" property="RW"/>
				<Member name="vpll0_fout4phasepd" description="Power down control for the VPLL0 FOUT output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="22" property="RW"/>
				<Member name="vpll0_foutvcopd" description="Power down control for the VPLL0 VCO output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="21" property="RW"/>
				<Member name="vpll0_pd" description="VPLL0 power down control.&lt;br&gt;1: powered down&lt;br&gt;0: normal working mode" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="vpll0_refdiv" description="Frequency divider of the VPLL0 reference clock." range="17:12" property="RW"/>
				<Member name="vpll0_fbdiv" description="Integral frequency multiplier of VPLL0." range="11:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL1FREQCTRL0" description="SC_VPLL1FREQCTRL0 is VPLL1 frequency control register 0." value="0x21000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="vpll1_postdiv2" description="Level-2 output frequency divider of VPLL1." range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RW"/>
				<Member name="vpll1_postdiv1" description="Level-1 output frequency divider of VPLL1." range="26:24" property="RW"/>
				<Member name="vpll1_frac" description="Decimal frequency divider of VPLL1." range="23:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL1FREQCTRL1" description="SC_VPLL1FREQCTRL1 is VPLL1 frequency control register 1." value="0x02602063" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="vpll1_bypass" description="VPLL1 clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="26" property="RW"/>
				<Member name="vpll1_dsmpd" description="VPLL1 frequency-division mode select.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode" range="25" property="RW"/>
				<Member name="vpll1_dacpd" description="Power down control for the VPLL1 DAC output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="24" property="RW"/>
				<Member name="vpll1_postdivpd" description="Power down control for the VPLL1 POSTDIV output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="23" property="RW"/>
				<Member name="vpll1_fout4phasepd" description="Power down control for the VPLL1 FOUT output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="22" property="RW"/>
				<Member name="vpll1_foutvcopd" description="Power down control for the VPLL1 VCO output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="21" property="RW"/>
				<Member name="vpll1_pd" description="VPLL1 power down control.&lt;br&gt;1: powered down&lt;br&gt;0: normal working mode" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="vpll1_refdiv" description="Frequency divider of the VPLL1 reference clock." range="17:12" property="RW"/>
				<Member name="vpll1_fbdiv" description="Integral frequency multiplier of VPLL1." range="11:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_QPLLFREQCTRL0" description="SC_QPLLFREQCTRL0 is QPLL frequency control register 0." value="0x31000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31" property="RW"/>
				<Member name="qpll_postdiv2" description="Level-2 output frequency divider of the QPLL" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" property="RW"/>
				<Member name="qpll_postdiv1" description="Level-1 output frequency divider of the QPLL" range="26:24" property="RW"/>
				<Member name="qpll_frac" description="Decimal frequency divider of the QPLL." range="23:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SC_QPLLFREQCTRL1" description="SC_QPLLFREQCTRL1 is QPLL frequency control register 1." value="0x0200207D" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="31:27" property="RW"/>
				<Member name="qpll_bypass" description="QPLL clock frequency division bypass.&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="26" property="RW"/>
				<Member name="qpll_dsmpd" description="QPLL frequency-division mode select.&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode" range="25" property="RW"/>
				<Member name="qpll_dacpd" description="Power down control for the QPLL DAC output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="24" property="RW"/>
				<Member name="qpll_postdivpd" description="Power down control for the QPLL POSTDIV output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="23" property="RW"/>
				<Member name="qpll_fout4phasepd" description="Power down control for the QPLL FOUT output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="22" property="RW"/>
				<Member name="qpll_foutvcopd" description="Power down control for the QPLL VCO output.&lt;br&gt;1: no output clock&lt;br&gt;0: normal output clock" range="21" property="RW"/>
				<Member name="qpll_pd" description="QPLL power down control&lt;br&gt;1: powered down&lt;br&gt;0: normal working mode" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="qpll_refdiv" description="Frequency divider of the QPLL reference clock." range="17:12" property="RW"/>
				<Member name="qpll_fbdiv" description="Integral frequency multiplier of the QPLL." range="11:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="SC_LOW_POWER_CTRL is a low-power control register." value="0x00000002" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="channel_iso" description="Isolation area control for the channel module.&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="7" property="RW"/>
				<Member name="channel_poweroff" description="Power down control for the channel module.&lt;br&gt;0: not powered down (normal working mode)&lt;br&gt;1: powered down (low-power mode)" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:2" property="RW"/>
				<Member name="stb_poweroff" description="Polarity of the STANDBY_PWROFF pin.&lt;br&gt;0: low-level output&lt;br&gt;1: high-level output" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SRST_REQ_CTRL" description="SC_SRST_REQ_CTRL is an IR and LED soft reset request control register." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="ir_srst_req" description="Soft reset request of the IR module.&lt;br&gt;0: normal working mode&lt;br&gt;1: soft reset" range="2" property="RW"/>
				<Member name="led_srst_req" description="Soft reset request of the LEDCTRL module.&lt;br&gt;0: normal working mode&lt;br&gt;1: soft reset" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="SC_WDG_RST_CTRL is a software-controlled WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="wdg_rst_ctrl" description="WDG_RST reset signal (controlled by software).&lt;br&gt;0: not reset&lt;br&gt;1: enable WDG_RST software control. When timer0 or timer1 generates an interrupt, a reset signal is sent by the WDG_RST pin." range="0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRC_DFI_RST_CTRL" description="SC_DDRC_DFI_RST_CTRL is a DDR3 SDRAM reset control register." value="0x00000000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="ddr_dfi_rst_n" description="DDR3 SDRAM reset.&lt;br&gt;0: reset&lt;br&gt;1: deassert reset" range="0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SC_APLLSSMOD_CTRL" description="SC_APLLSSMOD_CTRL is an APLL spread spectrum module control register." value="0x01000001" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:25" property="RW"/>
				<Member name="apll_ssmod_disable_sscg" description="SSMOD bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="apll_ssmod_downspread" description="SSMOD spread spectrum mode select.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum" range="23" property="RW"/>
				<Member name="apll_ssmod_spread" description="SSMOD spread spectrum depth." range="22:20" property="RW"/>
				<Member name="apll_ssmod_divval" description="SSMOD clock frequency divider." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="apll_ssmod_cken" description="SSMOD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="apll_ssmod_rst_req" description="SSMOD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL0SSMOD_CTRL" description="SC_VPLL0SSMOD_CTRL is a VPLL0 spread spectrum module control register." value="0x01000001" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:25" property="RW"/>
				<Member name="vpll0_ssmod_disable_sscg" description="SSMOD bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vpll0_ssmod_downspread" description="SSMOD spread spectrum mode select.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum" range="23" property="RW"/>
				<Member name="vpll0_ssmod_spread" description="SSMOD spread spectrum depth." range="22:20" property="RW"/>
				<Member name="vpll0_ssmod_divval" description="SSMOD clock frequency divider." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="vpll0_ssmod_cken" description="SSMOD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="vpll0_ssmod_rst_req" description="SSMOD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SC_VPLL1SSMOD_CTRL" description="SC_VPLL1SSMOD_CTRL is a VPLL1 spread spectrum module control register." value="0x01000001" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:25" property="RW"/>
				<Member name="vpll1_ssmod_disable_sscg" description="SSMOD bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="vpll1_ssmod_downspread" description="SSMOD spread spectrum mode select.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum" range="23" property="RW"/>
				<Member name="vpll1_ssmod_spread" description="SSMOD spread spectrum depth." range="22:20" property="RW"/>
				<Member name="vpll1_ssmod_divval" description="SSMOD clock frequency divider." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="vpll1_ssmod_cken" description="SSMOD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="vpll1_ssmod_rst_req" description="SSMOD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SC_QPLLSSMOD_CTRL" description="SC_QPLLSSMOD_CTRL is a QPLL spread spectrum module control register." value="0x01000001" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:25" property="RW"/>
				<Member name="qpll_ssmod_disable_sscg" description="SSMOD bypass enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="qpll_ssmod_downspread" description="SSMOD spread spectrum mode select.&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum" range="23" property="RW"/>
				<Member name="qpll_ssmod_spread" description="SSMOD spread spectrum depth." range="22:20" property="RW"/>
				<Member name="qpll_ssmod_divval" description="SSMOD clock frequency divider." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RW"/>
				<Member name="qpll_ssmod_cken" description="SSMOD clock status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RW"/>
				<Member name="qpll_ssmod_rst_req" description="SSMOD soft reset request.&lt;br&gt;0: deassert reset&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_PLLLOCK_STAT" description="SC_PLLLOCK_STAT is a PLL lock status indicator register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="qpll_lock" description="QPLL lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="3" property="RO"/>
				<Member name="vpll1_lock" description="VPLL1 lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="2" property="RO"/>
				<Member name="vpll0_lock" description="VPLL0 lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="1" property="RO"/>
				<Member name="apll_lock" description="APLL lock status indicator.&lt;br&gt;0: unlocked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRT_FLAG" description="SC_DDRT_FLAG is a status storage register for DDR training. It is valid only during POR." value="0x00000000" startoffset="0x007C">
				<Member name="sc_ddrt_flag" description="General-purpose register for DDR training." range="31:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GENX" description="SC_GENx is system general-purpose register x. The value of x ranges from 0 to 47." value="0x00000000" startoffset="0x0080+0x4*x">
				<Member name="sc_genx" description="System general-purpose register. The register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="SC_LOCKEN is a write protection control register. SC_LOCKEN provides a write protectionmechanism for the following key registers of the system controller:&lt;ul&gt;&lt;li&gt;SC_CTRLSC_SYSRESSC_APLLCTRLSC_APLLFREQCTRL1SC_APLLFREQCTRL0SC_VPLL0FREQCTRL1SC_VPLL0FREQCTRL0SC_VPLL1FREQCTRL1SC_VPLL1FREQCTRL0SC_QPLLFREQCTRL1SC_QPLLFREQCTRL0When 0x4F50_454E is written to SC_LOCKEN, the write protection function of thepreceding key registers is disabled and their attributes are changed to writable. Then theseregisters can be written. When any value but not 0x4F50_454E is written to SC_LOCKEN,the attributes of these registers are changed to read-only. Then writing to these registers has noeffect.You can also check whether the key registers are write-protected by reading SC_LOCKEN. Ifthe value 0x756E_4C4F is returned, the key registers are not write-protected and they can bewritten. If the value 0x4C4F_434B is returned, the key registers are write-protected andwriting to these registers has no effect.The reset value of SC_LOCKEN is 0x756E_4C4F, indicating that the key registers are notwrite-protected.&lt;/li&gt;&lt;/ul&gt;" value="0x756E4C4F" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator of key system registers. For details, see the function description of SC_LOCKEN." range="31:0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID0" description="SC_SYSID0 is chip ID register 0." value="0x00000000" startoffset="0x0EE0">
				<Member name="sysid" description="Reserved." range="31:8" property="RO"/>
				<Member name="sysid0" description="Reading this register returns 0x00." range="7:0" property="RO"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID1" description="SC_SYSID1 is chip ID register 1." value="0x00000001" startoffset="0x0EE4">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sysid1" description="Reading this register returns 0x01." range="7:0" property="RO"/>
				<Register offset="0x0EE4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID2" description="SC_SYSID2 is chip ID register 2." value="0x00000012" startoffset="0x0EE8">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sysid2" description="Reading this register returns 0x12." range="7:0" property="RO"/>
				<Register offset="0x0EE8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID3" description="SC_SYSID3 is chip ID register 3." value="0x00000037" startoffset="0x0EEC">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sysid3" description="Reading this register returns 0x37." range="7:0" property="RO"/>
				<Register offset="0x0EEC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E2000"/>
			<Module baseAddress="0x10202000"/>
			<Module baseAddress="0x101EB000"/>
			<Module baseAddress="0x10206000"/>
			<RegisterGroup name="TIMER0_LOAD" description="TIMERx_LOAD is an initial count value register. It is used to set the initial count value ofeach timer. Each timer (timer0–timer7) has such a register.When a timer is in periodic mode and the count value reaches 0, the value of TIMERx_LOADis loaded to the timer. When a value is written to TIMERx_LOAD, the current count value ischanged to the written value on the next rising edge of the TIMCLK enabled byTIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten,but the current count value of the timer is retained.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before a rising edge of theTIMCLK enabled by TIMCLKENx, the value of the counter on the next rising edge ischanged to the value written to TIMERx_LOAD. Then each time the counter reaches 0, thelast values written to TIMERx_BGLOAD and TIMERx_LOAD are reloaded.If TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, readingTIMER0_LOAD returns the value written to TIMERx_BGLOAD.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer0." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_LOAD" description="TIMERx_LOAD is an initial count value register. It is used to set the initial count value ofeach timer. Each timer (timer0–timer7) has such a register.&lt;br&gt;When a timer is in periodic mode and the count value reaches 0, the value of TIMERx_LOADis loaded to the timer. When a value is written to TIMERx_LOAD, the current count value ischanged to the written value on the next rising edge of the TIMCLK enabled byTIMCLKENx.&lt;br&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;br&gt;&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.&lt;/li&gt;&lt;/ul&gt;&lt;br&gt;When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten,but the current count value of the timer is retained.&lt;br&gt;If values are written to TIMERx_BGLOAD and TIMERx_LOAD before a rising edge of theTIMCLK enabled by TIMCLKENx, the value of the counter on the next rising edge ischanged to the value written to TIMERx_LOAD. Then each time the counter reaches 0, thelast values written to TIMERx_BGLOAD and TIMERx_LOAD are reloaded.&lt;br&gt;If TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, readingTIMER0_LOAD returns the value written to TIMERx_BGLOAD." value="0x00000000" startoffset="0x020">
				<Member name="timer1_load" description="Initial count value of timer1." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="TIMERx_VALUE is a current count value register. It provides the current value of the counterthat is counting down. Each timer (timer0–timer7) has such a register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newlyloaded value of the counter in the PCLK domain without waiting for the next clock edge ofthe TIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automaticallyset to 0s. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bitmode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer0 that is counting down." range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_VALUE" description="TIMERx_VALUE is a current count value register. It provides the current value of the counterthat is counting down. Each timer (timer0–timer7) has such a register.&lt;br&gt;After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newlyloaded value of the counter in the PCLK domain without waiting for the next clock edge ofthe TIMCLK enabled by TIMCLKENx.&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automaticallyset to 0s. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bitmode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x024">
				<Member name="timer0_value" description="Current count value of timer1 that is counting down." range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="TIMERx_CONTROL is a timer control register. Each timer (timer0–timer7) has such aregister.When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 andTIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this field is set to 11, 8-level prescaling is used, meaning that the clock frequency of the timer is divided by 256." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select.&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode.&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_CONTROL" description="TIMERx_CONTROL is a timer control register. Each timer (timer0–timer7) has such aregister.&lt;br&gt; When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 andTIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode.&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider.&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256&lt;br&gt;11: undefined. If this field is set to 11, 8-level prescaling is used." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select.&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode.&lt;br&gt;0: periodic mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="TIMERx_INTCLR is an interrupt clear register. Writing any value to this register clears theinterrupt status of the counter. Each timer (timer0–timer7) has such a register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. When a value is written to this register, the timer interrupts arecleared. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing to this register clears the output interrupts of timer0." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_INTCLR" description="TIMERx_INTCLR is an interrupt clear register. Writing any value to this register clears theinterrupt status of the counter. Each timer (timer0–timer7) has such a register.&lt;/li&gt;&lt;/ul&gt;&lt;br&gt;&lt;B&gt;CAUTION&lt;/B&gt;&lt;br&gt;This register is write-only. When a value is written to this register, the timer interrupts arecleared. No written value is recorded in this register and no default reset value is defined." value="0x00000000" startoffset="0x02C">
				<Member name="timer1_intclr" description="Writing to this register clears the output interrupts of timer1." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="TIMERx_RIS is a raw interrupt status register. Each timer (timer0–timer7) has such a register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved. Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0ris" description="Raw interrupt status of timer0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_RIS" description="TIMERx_RIS is a raw interrupt status register. Each timer (timer0–timer7) has such a register." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved. Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1ris" description="Raw interrupt status of timer1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="TIMERx_MIS is a masked interrupt status register. Each timer (timer0–timer7) has such aregister." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0mis" description="Masked interrupt status of timer0.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_MIS" description="TIMERx_MIS is a masked interrupt status register. Each timer (timer0–timer7) has such aregister." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1mis" description="Masked interrupt status of timer1.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="TIMERx_BGLOAD is an initial count value register in periodic mode. Each timer (timer0–timer7) has such a register.The TIMERx_BGLOAD register contains the initial count value of the timer. In periodicmode, this register is used to reload an initial count value when the count value of the timerreaches 0.In addition, this register provides another method of accessing TIMERx_LOAD. In thismethod, the timer does not immediately count from the written value after a value is written toTIMER0_BGLOAD" value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer0.&lt;br&gt;Note: The count value is different from that of TIMERx_LOAD. For details, see the descriptions of TIMER1_XXXX, TIMER3_XXXX, TIMER5_XXXX, and TIMER7_XXXX have the same offset address. The following section describes these registers by using TIMER1_XXXX as an example.&lt;br&gt;." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_BGLOAD" description="TIMERx_BGLOAD is an initial count value register in periodic mode. Each timer (timer0–timer7) has such a register.&lt;br&gt;The TIMERx_BGLOAD register contains the initial count value of the timer. In periodicmode, this register is used to reload an initial count value when the count value of the timerreaches 0.&lt;br&gt;In addition, this register provides another method of accessing TIMERx_LOAD. In thismethod, the timer does not immediately count from the written value after a value is written toTIMER0_BGLOAD" value="0x00000000" startoffset="0x038">
				<Member name="timer1bgload" description="Initial count value of timer1.&lt;br&gt;Note: The count value is different from that of TIMERx_LOAD. For details, see the descriptions of TIMER1_XXXX, TIMER3_XXXX, TIMER5_XXXX, and TIMER7_XXXX have the same offset address. The following section describes these registers by using TIMER1_XXXX as an example.&lt;br&gt;." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="WatchDog" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10201000"/>
			<RegisterGroup name="WDG_LOAD" description="WDG_LOAD is an initial count value register. It is used to configure the initial count valuefor the internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value." range="31:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="WDG_VALUE is a current count value register. It is used to read the current count value ofthe internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter." range="31:0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="WDG_CONTROL is a control register. It is used to enable or disable the watchdog andcontrol the interrupt and reset functions." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="resen" description="Reset output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="inten" description="Interrupt output signal.&lt;br&gt;0: The counter stops counting, the current count value is retained, and the watchdog is disabled.&lt;br&gt;1: The counter, interrupt, and watchdog are enabled." range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="WDG_INTCLR is an interrupt clear register. It is used to clear watchdog interrupts so thewatchdog can reload an initial value for counting. This register is write-only. When a value iswritten to this register, the watchdog interrupts are cleared. No written value is recorded inthis register and no default reset value is defined." value="-" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="WDG_RIS is a raw interrupt status register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogris" description="Raw interrupt status of the watchdog. When the count value reaches 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="WDG_MIS is a masked interrupt status register. It shows the masked interrupt status of thewatchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="wdogmis" description="Masked interrupt status of the watchdog.&lt;br&gt;0: No interrupt is generated or the interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="WDG_LOCK is a lock register. It is used to control the write and read permission for thewatchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permission for all the registers.&lt;br&gt;Writing any value but not 0x1ACC_E551 disables the write permission for all the registers.&lt;br&gt;Reading this register returns the lock status but not the value written to this register.&lt;br&gt;0x0000_0000: The write operation is allowed (unlocked).&lt;br&gt;0x0000_0001: The write operation is forbidden (locked)." range="31:0" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DDRC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10100000"/>
			<RegisterGroup name="DDRC_STATUS" description="DDRC_STATUS is a DDRC status register." value="0x00000005" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="in_init" description="Initialization status of a controller.&lt;br&gt;0: normal status&lt;br&gt;1: initialized status" range="3" property="RO"/>
				<Member name="in_sr" description="Self-refresh status of a controller.&lt;br&gt;0: normal status&lt;br&gt;1: self-refresh status" range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="RO"/>
				<Member name="busy" description="Controller status.&lt;br&gt;0: idle&lt;br&gt;1: A command is being processed." range="0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_SREFCTRL" description="DDRC_SREFCTRL is a DDRC self-refresh control register." value="0x00000001" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="sr_req" description="SDRAM self-refresh request.&lt;br&gt;0: exit the self-refresh status&lt;br&gt;1: enter the self-refresh status" range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_INITCTRL" description="DDRC_INITCTRL is a DDRC initialization control register." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="init_req" description="Initialization enable.&lt;br&gt;0: Initialization is complete or the DDRC is working properly.&lt;br&gt;1: The SDRAM starts to be initialized." range="0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CTRL" description="DDRC_CTRL is a DDRC control register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ddr_rst_n" description="DDR3 SDRAM reset.&lt;br&gt;0: The reset is valid&lt;br&gt;1: The reset is invalid&lt;br&gt;Note: This bit is valid only for the DDR3 SDRAM and is set to 0 by default." range="0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS01" description="DDRC_EMRS01 is a DDR mode configuration register." value="0x00000000" startoffset="0x014">
				<Member name="emrs1" description="DDRn SDRAM extended mode register 1." range="31:16" property="RW"/>
				<Member name="mrs" description="DDRn SDRAM mode register." range="15:0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_EMRS23" description="DDRC_EMRS23 is a DDR extended mode configuration register." value="0x00000000" startoffset="0x018">
				<Member name="emrs3" description="DDRn SDRAM extended mode register 3." range="31:16" property="RW"/>
				<Member name="emrs2" description="DDRn SDRAM extended mode register 2." range="15:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG0" description="DDRC_CONFIG0 is DDRC function configuration register 0." value="0x20000510" startoffset="0x01C">
				<Member name="init_arefnum" description="Number of auto-refresh operations when the DDRn SDRAM is being initialized.&lt;br&gt;0x0–0x2: two times&lt;br&gt;0x3–0xF: n times" range="31:28" property="RW"/>
				<Member name="pd_prd" description="Power down cycle configuration of the SDRAM low power. When the DDRC does not receive any command in continuous pd_prd cycles, it forces the DDRn SDRAM to enter the low-power mode; when a command is received, the DDRC forces the DDRn SDRAM to exit the low-power mode.&lt;br&gt;0x00: 1 clock cycle&lt;br&gt;0x01–0xFF: n clock cycles.&lt;br&gt;Note: This parameter is valid only when pd_en is 1." range="27:20" property="RW"/>
				<Member name="rcv_pdr" description="DDR receive I/O dynamic power down control enable. The DDRC disables the receive buffer of the DDR data I/O in the non-read status when it is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="sr_cc" description="DDRn SDRAM clock control in self-refresh mode.&lt;br&gt;0: The DDRn SDRAM clock is enabled.&lt;br&gt;1: The DDRn SDRAM clock is disabled." range="18" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;This bit can be set only to 0." range="17" property="RW"/>
				<Member name="pd_en" description="Automatic low-power enable of the DDRn SDRAM.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="rank" description="Rank configuration of the DDRC.&lt;br&gt;00: 1 rank&lt;br&gt;Other values: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="dram_type" description="External memory type.&lt;br&gt;101: DDR2&lt;br&gt;110: DDR3&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="mem_width" description="Bit width of the storage data bus.&lt;br&gt;00: 16 bits&lt;br&gt;Other values: reserved" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="brst_a12" description="DDR3 SDRAM A12 command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: The recommended value is 0." range="1" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Note: This bit can be set only to 0." range="0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CONFIG1" description="DDRC_CONFIG1 is DDRC function configuration register 1." value="0x0000A380" startoffset="0x020">
				<Member name="sref_arefnum" description="Number of self-refresh operations after DDRn SDRAM exits self-refresh in DFS process.&lt;br&gt;0x0–0x1: one time&lt;br&gt;0x2–0xF: n times&lt;br&gt;Note: When train_en is 1, the configured value is valid. When train_en is 0, DDRn SDRAM exits self-refresh and the DDRC does not perform auto refresh operation." range="31:28" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:23" property="RW"/>
				<Member name="sref_zqc_en" description="ZQ calibration long enable when the DDR exits the self-refresh mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 mode. If the DDR is in the self-refresh state for a long time, set this bit to 1. To avoid additional time consumption of the ZQCL, this bit must be set to 0 during DFS process." range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21" property="RW"/>
				<Member name="clk_switch" description="DDRC low power clock switch control. Whether to enable back pressure AXI interface command when DDRC enters low power status (DDR Self Refresh).&lt;br&gt;0: not back pressure command and return to error.&lt;br&gt;1: back pressure command and implement the original command when the clock is switched." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="odis_ddrio" description="Output disable configuration of the DDR command and data I/O.&lt;br&gt;0: enable the pin output&lt;br&gt;1: disable the pin output&lt;br&gt;Note: The configuration is a static configuration. After the DDR enters self-refresh status, this bit is recommended to be set to 1 to disable the DDR command and the data output of the I/O module. Before the DDR exits the self-refresh status, this bit is recommended to be set to 0 to enable the DDR command and the data output of the I/O module." range="17" property="RW"/>
				<Member name="pd_ac" description="SDRAM address command status enable control in power-down mode.&lt;br&gt;0: enable the pin output&lt;br&gt;1: disable the pin output&lt;br&gt;Note: When pd_en is enabled, the configured value is valid. The control pins exclude CKE, ODT, CSN, and RESET_N." range="16" property="RW"/>
				<Member name="pd_pst_opn" description="SDRAM address command pin enable delay in advance.&lt;br&gt;00: 0 beats&lt;br&gt;01: 1 beat&lt;br&gt;10: 2 beats&lt;br&gt;11: 3 beats&lt;br&gt;Note: When pd_en is enabled, the configured value is valid. The control pins exclude CKE, and RESET_N." range="15:14" property="RW"/>
				<Member name="pd_pre_cls" description="SDRAM address command enable delay after entering power-down mode.&lt;br&gt;00: 0 beats&lt;br&gt;01: 1 beat&lt;br&gt;10: 2 beats&lt;br&gt;11: 3 beats&lt;br&gt;Note: When pd_en is enabled, the configured value is valid. The control pins exclude CKE and RESET_N." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="auto_pre_en" description="Auto precharge function enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="wr_rcv_mode" description="Mode of receiving the write command over the DDRC AXI port.&lt;br&gt;0: The write command is received directly.&lt;br&gt;1: The write command is received only after the expected write data arrives." range="9" property="RW"/>
				<Member name="exclu_en" description="Exclusive command enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="lock_en" description="WRAP command lock enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="aref_mode" description="Auto-refresh mode select.&lt;br&gt;0: An auto-refresh operation is performed every one tREFI period.&lt;br&gt;1: Eight auto-refresh operations are performed every nine tREFI periods." range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="RW"/>
				<Member name="dual_ch" description="DDRC dual channels enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit can be set only to 0." range="4" property="RW"/>
				<Member name="read_mode" description="Read mode select of the DDRC.&lt;br&gt;0: associated read mode&lt;br&gt;1: delay read mode&lt;br&gt;The associated read mode is a mode in which the DDRC samples data based on the data valid signal from the PHY.&lt;br&gt;The delay read mode is a mode in which the DDRC samples the data from the PHY after the internal delay of the DDRC.&lt;br&gt;Note: This bit can be set only to 0." range="3" property="RW"/>
				<Member name="clkratio" description="Operating mode of the DDRC.&lt;br&gt;0: The ratio of the frequency of the DDRC to that of the PHY is 1:1.&lt;br&gt;1: The ratio of the frequency of the DDRC to that of the PHY is 1:2." range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1" property="RW"/>
				<Member name="zqc_en" description="DDR3 SDRAM ZQ enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid for the DDR3 SDRAM only and is set to 0 by default." range="0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDCFG" description="DDRC_CMDCFG is a DDRC command configuration register." value="0x00000000" startoffset="0x024">
				<Member name="cmd_mrs" description="Configuration value in DDR mode when LMR command is configured." range="31:16" property="RW"/>
				<Member name="cmd_ba" description="Configured value of the DDR BA when the LMR command is configured." range="15:8" property="RW"/>
				<Member name="cmd_rank" description="Rank of running commands.&lt;br&gt;0: The configuration command is executed.&lt;br&gt;1: The configuration command is not executed.&lt;br&gt;Each bit controls one rank." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RW"/>
				<Member name="cmd_type" description="DDR command configuration.&lt;br&gt;00: enter the deep power down mode&lt;br&gt;01: exit the deep power down mode&lt;br&gt;10: LMR command&lt;br&gt;11: ZQCL" range="1:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_CMDEXE" description="DDRC_CMDEXE is a DDRC software configuration command start register." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cmd_req" description="Request of executing the configuration command of the DDRC.&lt;br&gt;0: The command is not executed or the parameter is cleared automatically after the command is executed.&lt;br&gt;1: The command is requested to be executed." range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_RNKCFG" description="DDRC_RNKCFG is a DDR feature configuration register." value="0x00000000" startoffset="0x02C+0x4*rnks">
				<Member name="reserved" description="Reserved." range="31:14" property="RO"/>
				<Member name="mem_map" description="Address translation mode of the SDRAM.&lt;br&gt;00: {Rank,Row,Ba,Col,DW}= AXI_Address&lt;br&gt;01: {Rank,Ba,Row,Col,DW}= AXI_Address&lt;br&gt;10: {Rank,Row,Ba,Col,cs,Col,DW}= AXI_Address&lt;br&gt;11: {Rank,Ba,Row,Col,cs,Col,DW}= AXI_Address&lt;br&gt;This parameter can be set to 'b10 and 'b11 when DDRC_CONFIG1[dual_ch] is valid.&lt;br&gt;When there are multiple ranks, each rank is configured in the same way." range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" property="RW"/>
				<Member name="mem_bank" description="Number of banks of a single SDRAM.&lt;br&gt;0: 4 banks&lt;br&gt;1: 8 banks&lt;br&gt;If there are multiple ranks, the ranks in the same channel can have different configurations. In dual-channel mode, the dual channels must have the same configuration." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="mem_row" description="Bit width of the row address of a single DDRn SDRAM.&lt;br&gt;000: 11 bits&lt;br&gt;001: 12 bits&lt;br&gt;010: 13 bits&lt;br&gt;011: 14 bits&lt;br&gt;100: 15 bits&lt;br&gt;101: 16 bits&lt;br&gt;Other values: reserved&lt;br&gt;If there are multiple ranks, the ranks in the same channel can have different configurations. In dual-channel mode, the dual channels must have the same configuration." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="mem_col" description="Bit width of the row address of a single DDR SDRAM.&lt;br&gt;000: 8 bits&lt;br&gt;001: 9 bits&lt;br&gt;010: 10 bits&lt;br&gt;011: 11 bits&lt;br&gt;100: 12 bits&lt;br&gt;Other values: reserved&lt;br&gt;If there are multiple ranks, the ranks in the same channel can have different configurations. In dual-channel mode, the dual channels must have the same configuration.&lt;br&gt;Note: The DDRC does not support the devices whose col address is less than 8. That is the 32-bit width LPDDR2 devices whose capacity is 64 Mbits." range="2:0" property="RW"/>
				<Register offset="0x2c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING0" description="DDRC_TIMING0 is DDR timing parameter register 0." value="0xFFFF3F1F" startoffset="0x050">
				<Member name="tmrd" description="Number of wait cycles of LMR.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;This parameter is set to max{tMRD,tMOD}." range="31:28" property="RW"/>
				<Member name="trrd" description="Number of wait cycles from ACT bank A to ACT bank B.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="27:24" property="RW"/>
				<Member name="trp" description="Number of wait cycles of PRE.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="23:20" property="RW"/>
				<Member name="trcd" description="Number of wait cycles from ACT to READ or WRITE in the same bank.&lt;br&gt;0x0–0x3: 3 clock cycles&lt;br&gt;0x4–0xF: n clock cycles" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="trc" description="Number of wait cycles from an ACT command to the next ACT in the same bank.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x3F: n clock cycles" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="tras" description="Number of wait cycles from ACT to PRE in the same bank.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x0F: n clock cycles" range="4:0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING1" description="DDRC_TIMING1 is DDR timing parameter register 1." value="0xFF0145FF" startoffset="0x054">
				<Member name="tsre" description="Number of wait cycles from the self-refresh exit command to the read command.&lt;br&gt;0x0: 1 clock cycle&lt;br&gt;0x01–0xFF: (n x 2) clock cycles&lt;br&gt;When the DDR3 SDRAM is used, the value is set to tXSDLL." range="31:24" property="RW"/>
				<Member name="trdlat" description="Inherent delay of the DDRPHY.&lt;br&gt;0x0–0xF: (n + 1) clock cycles&lt;br&gt;This field is valid when read_mode is 1 (delay read mode)." range="23:20" property="RW"/>
				<Member name="trtw" description="Delay from the last read data segment to the first written data segment.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: (n + 1) clock cycles" range="19:16" property="RW"/>
				<Member name="twl" description="Number of wait cycles from the write command to the data write operation.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;For example, 0x3 indicates three clock cycles.&lt;br&gt;Note: twl is set to tcl-1 in DDR2 mode. The following condition must be met during twl configuration: twl – taond ≥ 1." range="15:12" property="RW"/>
				<Member name="tcl" description="DDR CL from the read command to the read data.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="11:8" property="RW"/>
				<Member name="trfc" description="Number of wait cycles of from AREF or AREF to ACT. The register can be set to the maximum value max{trfc,tzqcs}.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0xFF: n clock cycles" range="7:0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING2" description="DDRC_TIMING2 is DDR timing parameter register 2." value="0xF3F3F000" startoffset="0x058">
				<Member name="tcke" description="Minimum period of maintaining the low-power mode.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;The value is set to the maximum value among tCKESR, tCKSRE, tCKSRX, and tCKE.&lt;br&gt;When the Dophin DDRPHY is used, the value of this register needs to be set to (max{tCKSRx,tCKE} + 3)." range="31:28" property="RW"/>
				<Member name="twtr" description="Number of wait cycles of the last write-to-read command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xf: n clock cycles&lt;br&gt;For example, 0x3 indicates three clock cycles." range="27:24" property="RW"/>
				<Member name="twr" description="Number of wait cycles of write recovery.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xf: n clock cycles&lt;br&gt;Note: When DFS is required, the parameter of tWR must be set to the maximum frequency in the DFS and cannot change with the frequency of the DDR." range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="tfaw" description="Number of clock cycles for four consecutive activation commands.&lt;br&gt;0x00–0x3F: n clock cycles&lt;br&gt;For example, 0x14 indicates one clock cycle." range="17:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="taref" description="Number of auto-refresh cycles.&lt;br&gt;0x000: Auto-refresh is disabled.&lt;br&gt;0x001–0x7FF: The auto-refresh cycle of the DDRn SDRAM is 16 x n clock cycles.&lt;br&gt;For example, 0x008 indicates 128 (16 x 8) clock cycles.&lt;br&gt;The configuration interval is as follows: tREFI = 7800/16/tclk. Tclk is the running cycle when SDRAM is used.&lt;br&gt;When DDRC_CONFIG1[aref_mode] is 1, the interval of DDRC_TIMING2 must be set to 8 x tREFI." range="10:0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TIMING3" description="DDRC_TIMING3 is DDR timing parameter register 3." value="0xFFDFF0F2" startoffset="0x05C">
				<Member name="tzq_prd" description="Number of ZQCS command cycles.&lt;br&gt;0x000: The ZQCS command is disabled.&lt;br&gt;0x001–0x3FF: n x 128 AREF cycles&lt;br&gt;The number of ZQCS command cycle is equal to n x 128 taref clock cycles." range="31:22" property="RW"/>
				<Member name="tzqinit" description="Number of delay cycles during ZQ initialization.&lt;br&gt;0x0–0x1ff: (n + 1) clock cycles&lt;br&gt;The value is set to the larger value between tZQINIT and tDLLK." range="21:12" property="RW"/>
				<Member name="taond" description="Number of ODT enable/disable cycles.&lt;br&gt;In DDR2 mode (taond/taofd):&lt;br&gt;0x0: 2/2.5&lt;br&gt;0x1: 3/3.5&lt;br&gt;0x2: 4/4.5&lt;br&gt;0x3: 5/5.5&lt;br&gt;Others values: reserved&lt;br&gt;In DDR3 mode, the value is set to (tWL – 1)." range="11:8" property="RW"/>
				<Member name="txard" description="Number of wait cycles of exiting the DDR low-power mode.&lt;br&gt;0x0–0xF: n clock cycles. The letter n indicates the corresponding decimal value.&lt;br&gt;For example, 0x7 indicates seven clock cycles.&lt;br&gt;The value is set to the maximum value among tXP, tXARD, tXARDS, and tXS.&lt;br&gt;In DDR3 mode, when the register is set to tXS, txard only needs to be set to an equivalent clock cycle of 10 ns." range="7:4" property="RW"/>
				<Member name="trtp" description="Wait delay from the read command to the disable command.&lt;br&gt;000–010: 2 clock cycles&lt;br&gt;011–111: n clock cycles&lt;br&gt;Trtp is calculated as follows: Trtp = AL + BL/2 + Max (trtp,2) – 2." range="3:0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_NXT_TIMING0" description="DDRC_NXT_TIMING0 is DDR timing parameter register 0 for switching frequency." value="0xFFFF3F1F" startoffset="0x070">
				<Member name="tmrd_nxt" description="Number of wait cycles of LMR.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="31:28" property="RW"/>
				<Member name="trrd_nxt" description="Number of wait cycles from ACT bank A to ACT bank B.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="27:24" property="RW"/>
				<Member name="trp_nxt" description="Number of wait cycles of PRE&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="23:20" property="RW"/>
				<Member name="trcd_nxt" description="Number of wait cycles from ACT to READ or WRITE in the same bank.&lt;br&gt;0x0–0x3: 3 clock cycles&lt;br&gt;0x4–0xF: n clock cycles" range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="trc_nxt" description="Number of wait cycles from an ACT to the next ACT in the same bank.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x3F: n clock cycles" range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="tras_nxt" description="Number of wait cycles from ACT to PRE in the same bank.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0x0F: n clock cycles" range="4:0" property="RW"/>
				<Register offset="0x070"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_NXT_TIMING1" description="DDRC_NXT_TIMING1 is DDR timing parameter register 1 for switching frequency." value="0xFF0145FF" startoffset="0x074">
				<Member name="tsre_nxt" description="Number of wait cycles from the self-refresh exit command to the read command.&lt;br&gt;0x0: 1 clock cycle&lt;br&gt;0x01–0xFF: (n x 2) clock cycles&lt;br&gt;When the DDR3 SDRAM is used, the value is set to tXSDLL." range="31:24" property="RW"/>
				<Member name="trdlat_nxt" description="Inherent delay of the DDRPHY.&lt;br&gt;0x0–0xF: (n + 1) clock cycles&lt;br&gt;When the Dophin DDRPHY is used, the value is set to 0x5." range="23:20" property="RW"/>
				<Member name="trtw_nxt" description="Delay from the last read data segment to the first written data segment.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: (n + 1) clock cycles" range="19:16" property="RW"/>
				<Member name="twl_nxt" description="Number of wait cycles from the write command to the data write operation.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;For example, 0x3 indicates three clock cycles.&lt;br&gt;Note: twl is set to tcl-1 in DDR2 mode. twl must meet the following condition: twl – taond ≥ 1." range="15:12" property="RW"/>
				<Member name="tcl_nxt" description="DDR CL from the read command to the read data.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles" range="11:8" property="RW"/>
				<Member name="trfc_nxt" description="Number of wait cycles from AREF or AREF to ACT. The register can be set to the maximum value max{trfc,tzqcs}.&lt;br&gt;0x00–0x01: 1 clock cycle&lt;br&gt;0x02–0xFF: n clock cycles" range="7:0" property="RW"/>
				<Register offset="0x074"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_NXT_TIMING2" description="DDRC_NXT_TIMING2 is DDR timing parameter register 2 for switching frequency." value="0xF3F3F000" startoffset="0x078">
				<Member name="tcke_nxt" description="Minimum period of maintaining the low-power mode.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xF: n clock cycles&lt;br&gt;The value is set to the maximum value among tCKESR, tCKSRE, tCKSRX, and tCKE." range="31:28" property="RW"/>
				<Member name="twtr_nxt" description="Number of wait cycles of the last write-to-read command.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xf: n clock cycles&lt;br&gt;For example, 0x3 indicates three clock cycles." range="27:24" property="RW"/>
				<Member name="twr_nxt" description="Number of wait cycles of write recovery.&lt;br&gt;0x0–0x1: 1 clock cycle&lt;br&gt;0x2–0xf: n clock cycles&lt;br&gt;Note: When DFS is required, the parameter of tWR must be set to the maximum frequency in the DFS and cannot be changed with the frequency of the DDR." range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RW"/>
				<Member name="tfaw_nxt" description="Number of clock cycles for four consecutive activation commands.&lt;br&gt;0x00–0x3F: n clock cycles&lt;br&gt;For example, 0x14 indicates 20 clock cycles." range="17:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="taref_nxt" description="Number of auto-refresh cycles.&lt;br&gt;0x000: Auto-refresh is disabled.&lt;br&gt;0x001–0x7FF: The auto-refresh cycle of the DDRn SDRAM is 16 x n clock cycles.&lt;br&gt;For example, 0x008 indicates 128 (16 x 8) clock cycles.&lt;br&gt;The configuration interval is as follows: tREFI = 7800/16/tclk. Tclk is the running cycle when SDRAM is used.&lt;br&gt;When DDRC_CONFIG1[aref_mode] is 1, the interval of DDRC_TIMING2 must be set to 8 x tREFI." range="10:0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_NXT_TIMING3" description="DDRC_NXT_TIMING3 is DDR timing parameter register 3 for switching frequency." value="0xFFDFF0F2" startoffset="0x07C">
				<Member name="tzq_prd_nxt" description="Number of ZQCS command cycles.&lt;br&gt;0x000: The ZQCS command is disabled.&lt;br&gt;0x001–0x3FF: n x 128 AREF cycles&lt;br&gt;The number of ZQCS command cycle is equal to n x 128 taref clock cycles." range="31:22" property="RW"/>
				<Member name="tzqinit_nxt" description="Number of delay cycles during ZQ initialization.&lt;br&gt;0x0–0x1ff: (n + 1) clock cycles&lt;br&gt;The value is set to the larger value between tZQINIT and tDLLK." range="21:12" property="RW"/>
				<Member name="taond_nxt" description="Number of ODT enable/disable cycles.&lt;br&gt;In DDR2 mode (taond/taofd):&lt;br&gt;0x0: 2/2.5&lt;br&gt;0x1: 3/3.5&lt;br&gt;0x2: 4/4.5&lt;br&gt;0x3: 5/5.5&lt;br&gt;Others values: reserved&lt;br&gt;In DDR3 mode, the value is set to tWL – 1." range="11:8" property="RW"/>
				<Member name="txard_nxt" description="Number of wait cycles of exiting the DDR low-power mode.&lt;br&gt;0x0–0xF: n clock cycles. The letter n indicates the corresponding decimal value.&lt;br&gt;For example, 0x7 indicates seven clock cycles.&lt;br&gt;The value is set to the maximum value among tXP, tXARD, tXARDS, and tXS.&lt;br&gt;In DDR3 mode, when the register is set to tXS, txard only needs to be set to an equivalent clock cycle of 10 ns." range="7:4" property="RW"/>
				<Member name="trtp_nxt" description="Wait delay from the read command to the disable command.&lt;br&gt;000–010: 2 clock cycle&lt;br&gt;011–111: n clock cycles&lt;br&gt;Trtp is calculated as follows: Trtp = AL + BL/2 + Max (trtp,2) – 2." range="3:0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_DTRCTRL" description="DDRC_DTRCTRL is a DDRC gating training control register." value="0x00000401" startoffset="0x0AC">
				<Member name="dt_byte" description="Byte training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;[24]: [24]: DDRC byte0 training enable&lt;br&gt;…&lt;br&gt;[31]: [24]: DDRC byte7 training enable" range="31:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:14" property="RO"/>
				<Member name="train_rank" description="Number of ranks in the gating training.&lt;br&gt;0x0–0x3: n + 1 ranks" range="13:12" property="RO"/>
				<Member name="rensel" description="Read enable delay cycle.&lt;br&gt;000–011: n clock cycles&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field must be set to 0x1." range="11:9" property="RO"/>
				<Member name="reserved" description="Reserved." range="8:2" property="RO"/>
				<Member name="train_en" description="Gating position training enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit can be set only to 0." range="1" property="RO"/>
				<Member name="itm_rst" description="PHY ITM reset.&lt;br&gt;0: The reset is valid&lt;br&gt;1: The reset is invalid" range="0" property="RO"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_AXISTATUS" description="DDRC_AXISTATUS is a DDRC interface status register." value="0x00000000" startoffset="0x0F0">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="axi_st7" description="Status of DDRC bus interface 7.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="7" property="RO"/>
				<Member name="axi_st6" description="Status of DDRC bus interface 6.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="6" property="RO"/>
				<Member name="axi_st5" description="Status of DDRC bus interface 5.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="5" property="RO"/>
				<Member name="axi_st4" description="Status of DDRC bus interface 4.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="4" property="RO"/>
				<Member name="axi_st3" description="Status of DDRC bus interface 3.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="3" property="RO"/>
				<Member name="axi_st2" description="Status of DDRC bus interface 2.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="2" property="RO"/>
				<Member name="axi_st1" description="Status of DDRC bus interface 1.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="1" property="RO"/>
				<Member name="axi_st0" description="Status of DDRC bus interface 0.&lt;br&gt;0: idle&lt;br&gt;1: A command is being executed." range="0" property="RO"/>
				<Register offset="0x0F0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_ODTCFG" description="DDRC_ODTCFG is a DDR ODT feature configuration register." value="0x00000000" startoffset="0x0F4">
				<Member name="reserved" description="Reserved." range="31:17" property="RW"/>
				<Member name="rodt0" description="Read ODT configuration of rank0.&lt;br&gt;0: disabled&lt;br&gt;1: enable" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:1" property="RW"/>
				<Member name="wodt0" description="Write ODT configuration of rank0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0F4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_COMPCFG" description="DDRC_COMPCFG is a ZQ calibration register." value="0x00000000" startoffset="0x0F8">
				<Member name="reserved" description="Reserved." range="31:1" property="RW"/>
				<Member name="phy_zqen" description="DDRPHY ZQ self-calibration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0F8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG0" description="DDRC_QOSCFG0 is DDRC QoS algorithm configuration register 0." value="0x0000000F" startoffset="0x100">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="dyn_qosmap_en" description="ID dynamic mapping enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="idmap_mode" description="ID mapping mode.&lt;br&gt;0: The id_map mapping mode configured by the register is used by default.&lt;br&gt;1: The QoS mapping mode is used. The AXI interface configures this mode in associated mode by running the read/write command. This mapping mode is valid only when its macro definition is enabled in the RTL code." range="6" property="RW"/>
				<Member name="id_order_ctl" description="Out-of –order execution enable of the specified ID&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The DDRC does not ensure the order when the address conflict occurs between the specified ID read/write commands and other ID commands. Master ensures the data consistency.&lt;br&gt;Note: The configuration is valid only after the parameters of the corresponding macro definitions are configured in the codes." range="5" property="RW"/>
				<Member name="order_en" description="Execution order enable for the commands with the same priority.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="dmc_fifo_lvl" description="Depth of the command register FIFO in the DMC.&lt;br&gt;0x0–0xf: n + 1 commands&lt;br&gt;Other values: reserved" range="3:0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOSCFG1" description="DDRC_QOSCFG1 is DDRC QoS algorithm configuration register 0." value="0x32103210" startoffset="0x104">
				<Member name="id_map_rd" description="For the read command, QoS that is configured by selecting four bits based on the bus read ID.&lt;br&gt;Bit[15:12]: bit[3] mapping to the ID&lt;br&gt;Bit[11:8]: bit[2] mapping to the ID&lt;br&gt;Bit[7:4]: bit[1] mapping to the ID&lt;br&gt;Bit[3:0]: bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, ID[5], ID[3], ID[2], and ID[0] of the bus ID are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts three bits between the ninth bit, eighth bit and seventh bit of the existing 13-bit ID. These three bits indicate the AXI port numbers. Therefore, the bit width of the ID mapped by the DDRC is 16 bits.&lt;br&gt;000: AXI port 0&lt;br&gt;001: AXI port 1&lt;br&gt;010: AXI port 2&lt;br&gt;011: AXI port 3&lt;br&gt;100: AXI port 4&lt;br&gt;101: AXI port 5&lt;br&gt;110: AXI port 6&lt;br&gt;111: AXI port 7" range="31:16" property="RW"/>
				<Member name="id_map_wr" description="For the read command, QoS that is configured by selecting four bits based on the bus write ID.&lt;br&gt;Bit[15:12]: bit[3] mapping to the ID&lt;br&gt;Bit[11:8]: bit[2] mapping to the ID&lt;br&gt;Bit[7:4]: bit[1] mapping to the ID&lt;br&gt;Bit[3:0]: bit[0] mapping to the ID&lt;br&gt;For example, if ID_MAP is set to 0x5320, ID[5], ID[3], ID[2], and ID[0] of the bus ID are used for ID mapping and priority configuration.&lt;br&gt;The DDRC inserts three bits between the ninth bit, eighth bit and seventh bit of the existing 13-bit ID. These three bits indicate the AXI port numbers. Therefore, the bit width of the ID mapped by the DDRC is 16 bits.&lt;br&gt;000: AXI port 0&lt;br&gt;001: AXI port 1&lt;br&gt;010: AXI port 2&lt;br&gt;011: AXI port 3&lt;br&gt;100: AXI port 4&lt;br&gt;101: AXI port 5&lt;br&gt;110: AXI port 6&lt;br&gt;111: AXI port 7" range="15:0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_QOS" description="DDRC_QOS is a DDRC command priority configuration register." value="0x00000004" startoffset="0x150+0x4*id0s">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="pri_apt" description="Command priority adaptation configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1–0xF: (n x 16) clock cycles" range="27:24" property="RW"/>
				<Member name="age_prd" description="Command aging cycle configuration.&lt;br&gt;0x0: disabled&lt;br&gt;0x1–0xF: (n x 16) clock cycles" range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RW"/>
				<Member name="qos_en" description="Command QoS enable (timeout).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="qos" description="Command QoS configuration (timeout).&lt;br&gt;0x1–0x3FF: n clock cycles&lt;br&gt;Other values: reserved&lt;br&gt;Note: The used timeout value is an integer multiple of 16. The lower four bits of rd_qos is ignored." range="13:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RW"/>
				<Member name="pri" description="Command priority configuration.&lt;br&gt;000: highest&lt;br&gt;001: higher&lt;br&gt;…&lt;br&gt;111: lowest." range="2:0" property="RW"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_FLUX" description="DDRC_FLUX is a DDRC AXI port bandwidth control configuration register." value="0x00000000" startoffset="0x200+0x4*ports">
				<Member name="reserved" description="Reserved." range="31:22" property="RW"/>
				<Member name="flux_port_en" description="AXI interface DDRC traffic count enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="flux_ovfl" description="AXI interface traffic overflow enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this bit is set to 1, the AXI port traffic exceeds the bandwidth limit, no traffic overflow AXI port exists, and a command request is sent, the bandwidth of the AXI port can exceed the configuration traffic." range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RW"/>
				<Member name="flux_lvl" description="Whether to allow the AXI interface traffic overflows the threshold.&lt;br&gt;0x0–0x10: allow&lt;br&gt;Other values: reserved&lt;br&gt;When the AXI interface traffic exceeds the configuration bandwidth, flux_ovfl is 1, and the number of commands to be processed in DMA is less than the configuration threshold, the traffic overflow is allowed." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" property="RW"/>
				<Member name="flux" description="Bandwidth configuration allowed by the AXI interface.&lt;br&gt;0x0–0x3FF: the ratio of maximum DDR bandwidth accessed by the AXI interface to the total bandwidth. The total bandwidth is 1024. The configuration value is (traffic of this port/total bandwidth x 1024). For example, if the traffic of this port is 20% of the total bandwidth of the DDR, the value of flux is set to 0xCD.&lt;br&gt;Other values: reserved" range="9:0" property="RW"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST0" description="DDRC_TEST0 is a DDRC test status register." value="0x00000000" startoffset="0x240">
				<Member name="dmc_ct" description="Controller command type." range="31:16" property="RO"/>
				<Member name="dmc_cv" description="Commands that are being processed by DDRC." range="15:0" property="RO"/>
				<Register offset="0x240"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST7" description="DDRC_TEST7 is a DDRC performance statistics control register." value="0x00000000" startoffset="0x260">
				<Member name="perf_mode" description="Performance count mode.&lt;br&gt;0: continuous trigger mode. The performance-related counter continuously counts the performance. Ensure that no data overflows within 1s count (533 MHz) in continuous count mode.&lt;br&gt;1: single trigger mode&lt;br&gt;When the performance counter reaches the value of perf_prd, the count result is remained and the count is stopped.&lt;br&gt;Note: When an overflow occurs (that is, the count value reaches the value of perf_prd), the count values wrap." range="31" property="RW"/>
				<Member name="perf_en" description="Performance count enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: When perf_mode is 0 and this bit is enabled, performance count register starts the cyclic count. When perf_mode is 1, this bit is cleared after one count is complete." range="30" property="RW"/>
				<Member name="perf_ch" description="Channels for counting the read and write commands.&lt;br&gt;00: disabled&lt;br&gt;01: channel 0&lt;br&gt;10: channel 1&lt;br&gt;11: all channels&lt;br&gt;Other values: reserved&lt;br&gt;Note: This field limits the number of channels for counting the read and write commands of DDRC_TEST8 and DDRC_TEST9.&lt;br&gt;Note: This bit can be set only to 00 or 01." range="29:28" property="RW"/>
				<Member name="perf_prd" description="Performance count cycle.&lt;br&gt;0x0–0xFFFFFFF: count cycle&lt;br&gt;The actual count cycle is perf_prd x 4 x tclk (tclk is the bus clock cycle of the DDRC).&lt;br&gt;Note: This configuration is valid only when perf_mode is 1. When perf_mode is 0, the performance counters keep on counting performance." range="27:0" property="RW"/>
				<Register offset="0x260"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST8" description="DDRC_TEST8 is a DDRC write command statistics register." value="0x00000000" startoffset="0x264">
				<Member name="wr_num" description="Number of write commands within the count limit. This field is set to 0.&lt;br&gt;Wrap cycle count is supported." range="31:0" property="RWC"/>
				<Register offset="0x264"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST9" description="DDRC_TEST9 is a DDRC read command statistics register." value="0x00000000" startoffset="0x268">
				<Member name="rd_num" description="Number of read commands within the count limit. This field is set to 0.&lt;br&gt;Wrap cycle count is supported." range="31:0" property="RWC"/>
				<Register offset="0x268"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST10" description="DDRC_TEST10 is a DDRC DMC command wait number statistics register." value="0x00000000" startoffset="0x26C">
				<Member name="dmc_cmd_num" description="Number of DMC commands that are waiting in the DDRC within the count limit. This field is set to 0.&lt;br&gt;Wrap cycle count is supported.&lt;br&gt;Note: To ensure an overflow does not occur within 1s in 533 MHz, this bit must be limited by the register bit width. The count result displayed by this register is obtained by dividing the actual count result by 2." range="31:0" property="RWC"/>
				<Register offset="0x26C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_TEST12" description="DDRC_TEST12 is a DDRC test status register." value="0x000000FF" startoffset="0x280">
				<Member name="wfifo_f" description="Write FIFO full status." range="31:16" property="RO"/>
				<Member name="wfifo_e" description="Write FIFO empty status." range="15:0" property="RO"/>
				<Register offset="0x280"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYSRST" description="DDRC_PHYSRST is a DDRPHY soft reset control signal register." value="0x00000001" startoffset="0x400">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ddrphy_srst" description="DDRPHY reset control.&lt;br&gt;0: The reset is valid&lt;br&gt;1: The reset is invalid" range="0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYSTATUS" description="DDRC_PHYSTATUS is a DDRPHY status register." value="0x00000000" startoffset="0x404">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="phy_init_done" description="DDRPHY initialization complete flag.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHYCTRL" description="DDRC_PHYCTRL is a DDRPHY control register." value="0x00000001" startoffset="0x408">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="phy_init_start" description="DDRPHY initialization request.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG1" description="DDRC_PHY_REG1 is DDRPHY register 1." value="0x0000003F" startoffset="0x800">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rfifo_en" description="RX FIFO enable.&lt;br&gt;01: 8-bit read DQ&lt;br&gt;11: 16-bit read DQ" range="5:4" property="RW"/>
				<Member name="phy_srst1" description="Reset analog core, active low." range="3" property="RW"/>
				<Member name="phy_srst0" description="Reset digital logic, active low." range="2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RO"/>
				<Register offset="0x800"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG2" description="DDRC_PHY_REG2 is DDRPHY register 2." value="0x00000000" startoffset="0x808">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_mem_type" description="Memory select.&lt;br&gt;1: DDR2&lt;br&gt;0: DDR3" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:2" property="RW"/>
				<Member name="cal_mode" description="DQS squelch calibration mode select.&lt;br&gt;1: bypass mode&lt;br&gt;0: no bypass mode" range="1" property="RW"/>
				<Member name="cal_start" description="DQS squelch auto calibration enable, effective in no bypass mode.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x808"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG3" description="DDRC_PHY_REG3 is DDRPHY register 3." value="0x00000025" startoffset="0x804">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="reseverd_nz" description="Reserved. The initial value is not zero." range="7:1" property="RW"/>
				<Member name="phy_bl" description="Burst select calibration.&lt;br&gt;0: burst4&lt;br&gt;1: burst8" range="0" property="RW"/>
				<Register offset="0x804"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG4" description="DDRC_PHY_REG4 is DDRPHY register 4." value="0x00000020" startoffset="0x824">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_ck_en" description="CK/CKB I/O enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RW"/>
				<Member name="reserved_nz" description="Reserved. The initial value is not zero." range="5:4" property="RW"/>
				<Member name="phy_odt_en" description="ODT I/O enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="phy_cs_en" description="CS I/O enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="phy_cmd_en" description="CMD I/O enable.&lt;br&gt;0: always enabled&lt;br&gt;1: enabled when a CMD is received." range="1" property="RW"/>
				<Member name="phy_cke_en" description="CKE I/O enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x824"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG4A" description="DDRC_PHY_REG4A is DDRPHY register 4A." value="0x00000070" startoffset="0x838">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cl" description="CL value.&lt;br&gt;DDR2/DDR3 CL" range="7:4" property="RW"/>
				<Member name="phy_al" description="AL value.&lt;br&gt;DDR2/DDR3 AL" range="3:0" property="RW"/>
				<Register offset="0x838"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG4B" description="DDRC_PHY_REG4B is DDRPHY register 4B." value="0x00000009" startoffset="0x83C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_dqssq_dly_h" description="Higher eight bits DQS gating delay select in bypass mode." range="5:3" property="RW"/>
				<Member name="phy_dqssq_dly_l" description="Lower eight bits DQS gating delay select in bypass mode." range="2:0" property="RW"/>
				<Register offset="0x83C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG6" description="DDRC_PHY_REG6 is DDRPHY register 6." value="0x0000000C" startoffset="0x8D4">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_ltxdqdll_byph" description="Left channel TX DQ DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_ltxdqdll_en" description="Left channel TX DQ DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_ltxdqdll_dly" description="Left channel TX DQ DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay&lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x8D4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG7" description="DDRC_PHY_REG7 is DDRPHY register 7." value="0x00000008" startoffset="0x8D8">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_ltxdqsdll_byph" description="Left channel TX DQS DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_ltxdqsdll_en" description="Left channel TX DQS DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_ltxdqsdll_dly" description="Left channel TX DQS DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay&lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x8D8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG8" description="DDRC_PHY_REG8 is DDRPHY register 8." value="0x00000001" startoffset="0x8E0">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_ldqssqdll_en" description="Left channel RX DQS squelch DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RW"/>
				<Member name="phy_ldqssqdll_dly" description="Left channel RX DQS squelch DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="5:3" property="RW"/>
				<Member name="phy_lrxdqsdll_en" description="Left channel RX DQS squelch DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="phy_lrxdqsdll_dly" description="Left channel RX DQS squelch DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay" range="1:0" property="RW"/>
				<Register offset="0x8E0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_RE9" description="DDRC_PHY_REG9 is DDRPHY register 9." value="0x0000000C" startoffset="0x914">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_rtxdqdll_byph" description="Right channel TX DQ DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_rtxdqdll_en" description="Right channel TX DQ DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_rtxdqdll_dly" description="Right channel TX DQ DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay&lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x914"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_RE10" description="DDRC_PHY_REG10 is DDRPHY register 10." value="0x00000008" startoffset="0x918">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_rtxdqsdll_byph" description="Right channel TX DQS DLL phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="4" property="RW"/>
				<Member name="phy_rtxdqsdll_en" description="Right channel TX DQS DLL enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="phy_rtxdqsdll_dly" description="Right channel TX DQS DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay&lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x918"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG11" description="DDRC_PHY_REG11 is DDRPHY register 11." value="0x00000001" startoffset="0x920">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="phy_rdqssqdll_en" description="Right channel RX DQS squelch DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RW"/>
				<Member name="phy_rdqssqdll_dly" description="Right channel RX DQS squelch DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="5:3" property="RW"/>
				<Member name="phy_rrxdqsdll_en" description="Right channel RX DQS squelch DLL enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="2" property="RW"/>
				<Member name="phy_rrxdqsdll_dly" description="Right channel RX DQS squelch DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay" range="1:0" property="RW"/>
				<Register offset="0x920"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG12" description="DDRC_PHY_REG12 is DDRPHY register 12." value="0x0000001B" startoffset="0x854">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_cmd0pu_str" description="CMD0 I/O pull-up driver strength control." range="5:3" property="RW"/>
				<Member name="phy_cmd0pd_str" description="CMD0 I/O pull-down driver strength control." range="2:0" property="RW"/>
				<Register offset="0x854"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG14" description="DDRC_PHY_REG14 is DDRPHY register 14." value="0x00000002" startoffset="0x85C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="phy_cmd0sdll_lpen" description="CMD0 slave dll low power enable。&lt;br&gt;0：enable；&lt;br&gt;1：disable。" range="2" property="RW"/>
				<Member name="phy_cmd0_pu" description="CMD0 weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="phy_cmd0_pd" description="CMD0 weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x85C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG15" description="DDRC_PHY_REG15 is DDRPHY register 15." value="0x00000008" startoffset="0x860">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="phy_cmd0sdll_inv" description="CMD0 slave DLL inverse mode select.&lt;br&gt;1: inverse &lt;br&gt;0: no inverse" range="4" property="RW"/>
				<Member name="phy_cmd0sdll_en" description="CMD0 slave DLL enable.&lt;br&gt;1: enabled &lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="phy_cmd0txsdll_dly" description="CMD0 TX slave DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x860"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG16" description="DDRC_PHY_REG16 is DDRPHY register 16." value="0x0000001B" startoffset="0x874">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_cmd1pu_str" description="CMD1 pull-up driver strength control." range="5:3" property="RW"/>
				<Member name="phy_cmd1pd_str" description="CMD1 pull-down driver strength control." range="2:0" property="RW"/>
				<Register offset="0x874"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG18" description="DDRC_PHY_REG18 is DDRPHY register 18." value="0x00000002" startoffset="0x878">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_cmd1_pu" description="CMD1 weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="phy_cmd1_pd" description="CMD1 weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x878"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG19" description="DDRC_PHY_REG19 is DDRPHY register 19." value="0x00000000" startoffset="0x850">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_cmd1fb_en" description="CMD1 feedback enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="phy_cmd0fb_en" description="CMD0 feedback enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x850"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG20" description="DDRC_PHY_REG20 is DDRPHY register 20." value="0x00000000" startoffset="0x864">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="phy_cmdobv_en" description="CMD observations enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x864"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG21" description="DDRC_PHY_REG21 is DDRPHY register 21." value="0x00000000" startoffset="0x868">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="phy_cksdll_inv" description="CK clock phase delay select in bypass mode.&lt;br&gt;0: no delay &lt;br&gt;1: 90° delay" range="3" property="RW"/>
				<Member name="phy_cktxsdll_dly" description="CK TX slave DLL phase delay select.&lt;br&gt;00: no delay&lt;br&gt;01: 22.5° delay&lt;br&gt;10: 45° delay&lt;br&gt;11: 67.5° delay&lt;br&gt;000: 90° delay &lt;br&gt;001: 112.5° delay&lt;br&gt;010: 135° delay&lt;br&gt;011: 157.5° delay" range="2:0" property="RW"/>
				<Register offset="0x868"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG22" description="DDRC_PHY_REG22 is DDRPHY register 22." value="0x0000001B" startoffset="0x870">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_ck0pu_str" description="CK0 pull-up driver strength control." range="5:3" property="RW"/>
				<Member name="phy_ck0pd_str" description="CK0 pull-down driver strength control." range="2:0" property="RW"/>
				<Register offset="0x870"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG23" description="DDRC_PHY_REG23 is DDRPHY register 23." value="0x0000001B" startoffset="0x87C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_ck1pu_str" description="CK1 pull-up driver strength control." range="7:4" property="RW"/>
				<Member name="phy_ck0pd_str" description="CK1 pull-down driver strength control." range="3:0" property="RW"/>
				<Register offset="0x87C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG25" description="DDRC_PHY_REG25 is DDRPHY register 25." value="0x0000001B" startoffset="0x880">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_dqpu_str" description="DQ pull-up driver strength control." range="5:3" property="RW"/>
				<Member name="phy_dqpd_str" description="DQ pull-down driver strength control." range="2:0" property="RW"/>
				<Register offset="0x880"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG27" description="DDRC_PHY_REG27 is DDRPHY register 27." value="0x0000002D" startoffset="0x888">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_dqpu_odt" description="DQ pull-up ODT control." range="5:3" property="RW"/>
				<Member name="phy_dqpd_odt" description="DQ pull-down ODT control." range="2:0" property="RW"/>
				<Register offset="0x888"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG28" description="DDRC_PHY_REG28 is DDRPHY register 28." value="0x00000002" startoffset="0x898">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_dqpu_en" description="DQ weak pull-up enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="phy_dqpd_en" description="DQ weak pull-down enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x898"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG29" description="DDRC_PHY_REG29 is DDRPHY register 29." value="0x0000002D" startoffset="0x9C0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="reserved_nz0" description="Reserved. The initial value is not zero." range="5:4" property="RW"/>
				<Member name="phy_dqssq_2xdly_h" description="Higher eight bits RX DQS squelch 2xclk cycle delay select.&lt;br&gt;11: three cycles&lt;br&gt;10: two cycles&lt;br&gt;01: one cycle&lt;br&gt;00: no delay" range="3:2" property="RW"/>
				<Member name="phy_dqssq_2xdly_l" description="Lower eight bits RX DQS squelch 2xclk cycle delay select.&lt;br&gt;11: three cycles&lt;br&gt;10: two cycles&lt;br&gt;01: one cycle&lt;br&gt;00: no delay" range="1:0" property="RW"/>
				<Register offset="0x9C0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG30" description="DDRC_PHY_REG30 is DDRPHY register 30." value="0x00000024" startoffset="0xAC4">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a1" description="A1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a0" description="A0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAC4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG31" description="DDRC_PHY_REG31 is DDRPHY register 31." value="0x00000024" startoffset="0xAC8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a3" description="A3 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a2" description="A2 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAC8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG32" description="DDRC_PHY_REG32 is DDRPHY register 32." value="0x00000024" startoffset="0xACC">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a5" description="A5 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a4" description="A4 bit delay." range="2:0" property="RW"/>
				<Register offset="0xACC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG33" description="DDRC_PHY_REG33 is DDRPHY register 33." value="0x00000024" startoffset="0xAD0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a7" description="A7 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a6" description="A6 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAD0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG34" description="DDRC_PHY_REG34 is DDRPHY register 34." value="0x00000024" startoffset="0xAD4">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a9" description="A9 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a8" description="A8 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAD4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG35" description="DDRC_PHY_REG35 is DDRPHY register 35." value="0x00000024" startoffset="0xAD8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a11" description="A11 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a10" description="A10 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAD8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG36" description="DDRC_PHY_REG36 is DDRPHY register 36." value="0x00000024" startoffset="0xADC">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_a13" description="A13 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_a12" description="A12 bit delay." range="2:0" property="RW"/>
				<Register offset="0xADC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG37" description="DDRC_PHY_REG37 is DDRPHY register 37." value="0x00000024" startoffset="0xAE0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_b1" description="B1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_b0" description="B0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAE0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG38" description="DDRC_PHY_REG38 is DDRPHY register 38." value="0x00000024" startoffset="0xAE4">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_rasb" description="RASB bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_b2" description="B2 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAE4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG39" description="DDRC_PHY_REG39 is DDRPHY register 39." value="0x00000024" startoffset="0xAE8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_web" description="WEB bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_casb" description="CASB bit delay." range="2:0" property="RW"/>
				<Register offset="0xAE8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG40" description="DDRC_PHY_REG40 is DDRPHY register 40." value="0x00000024" startoffset="0xAEC">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_ckb1" description="CKB1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_ck1" description="CK1 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAEC"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG41" description="DDRC_PHY_REG41 is DDRPHY register 41." value="0x00000024" startoffset="0xAF0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_cke" description="CKE bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_odt" description="ODT bit delay." range="2:0" property="RW"/>
				<Register offset="0xAF0"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG42" description="DDRC_PHY_REG42 is DDRPHY register 42." value="0x00000004" startoffset="0xAF4">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="phy_skew_rstn" description="RESETN bit delay." range="2:0" property="RW"/>
				<Register offset="0xAF4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG43" description="DDRC_PHY_REG43 is DDRPHY register 43." value="0x00000024" startoffset="0xAF8">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_txskew_dm1" description="TX DM1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_txskew_dm0" description="TX DM0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xAF8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_TXDQSKEW" description="DDRC_PHY_TXDQSKEW is a DDRPHY register." value="0x00000024" startoffset="0xAFC+0x4*dq_hf">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_txskew_dq_o" description="TX DQ[2 x dq_hf + 1] bit delay." range="5:3" property="RW"/>
				<Member name="phy_txskew_dq_e" description="TX DQ[2 x dq_hal] bit delay." range="2:0" property="RW"/>
				<Register offset="0xafc"/>
				<Register offset="0xb00"/>
				<Register offset="0xb04"/>
				<Register offset="0xb08"/>
				<Register offset="0xb0c"/>
				<Register offset="0xb10"/>
				<Register offset="0xb14"/>
				<Register offset="0xb18"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG52" description="DDRC_PHY_REG52 is DDRPHY register 52." value="0x00000024" startoffset="0xB1C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_txskew_dqs1" description="TX DQS1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_txskew_dqs0" description="TX DQS0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB1C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG53" description="DDRC_PHY_REG53 is DDRPHY register 53." value="0x00000004" startoffset="0xB20">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="phy_skew_a14" description="A14 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB20"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG54" description="DDRC_PHY_REG54 is DDRPHY register 54." value="0x00000024" startoffset="0xB24">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_skew_ckb0" description="CKB0 bit delay." range="5:3" property="RW"/>
				<Member name="phy_skew_ck0" description="CK0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB24"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG55" description="DDRC_PHY_REG55 is DDRPHY register 55." value="0x00000024" startoffset="0xB28">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rxskew_dm1" description="RX DM1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_rxskew_dm0" description="RX DM0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB28"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_RXDQSKEW" description="DDRC_PHY_RXDQSKEW is a DDRPHY register." value="0x00000024" startoffset="0xB2C+0x4*dq_hf">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rxskew_dq_o" description="RX DQ[2 x dq_hf + 1] bit delay." range="5:3" property="RW"/>
				<Member name="phy_rxskew_dq_e" description="RX DQ[2 x dq_hal] bit delay." range="2:0" property="RW"/>
				<Register offset="0xb2c"/>
				<Register offset="0xb30"/>
				<Register offset="0xb34"/>
				<Register offset="0xb38"/>
				<Register offset="0xb3c"/>
				<Register offset="0xb40"/>
				<Register offset="0xb44"/>
				<Register offset="0xb48"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG5E" description="DDRC_PHY_REG5E is DDRPHY register 5E." value="0x00000024" startoffset="0xB4C">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="phy_rxskew_dqs1" description="RX DQS1 bit delay." range="5:3" property="RW"/>
				<Member name="phy_rxskew_dqs0" description="RX DQS0 bit delay." range="2:0" property="RW"/>
				<Register offset="0xB4C"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG60" description="DDRC_PHY_REG60 is DDRPHY register 60." value="0x00000000" startoffset="0xBE0+0x4*blanes">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="phy_cal_dllsel" description="Calibration configuration: DLL phase delay select." range="7:5" property="RO"/>
				<Member name="phy_cal_ophsel" description="Calibration configuration: gating delay clock cycle select." range="4:3" property="RO"/>
				<Member name="phy_cal_cycsel" description="Calibration configuration: read enable delay clock cycle select." range="2:0" property="RO"/>
				<Register offset="0xbe0"/>
				<Register offset="0xbe4"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG61" description="DDRC_PHY_REG61 is DDRPHY register 61." value="0x00000000" startoffset="0xBE8">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_cal_done_h" description="Higher eight bits of the calibration done signal." range="1" property="RO"/>
				<Member name="phy_cal_done_l" description="Lower eight bits of the calibration done signal." range="0" property="RO"/>
				<Register offset="0xBE8"/>
			</RegisterGroup>
			<RegisterGroup name="DDRC_PHY_REG62" description="DDRC_PHY_REG62 is DDRPHY register 62." value="0x00000000" startoffset="0xBC4">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="phy_idqe_h" description="DQS value sampled by higher eight bits DQS gating signal." range="1" property="RO"/>
				<Member name="phy_idqs_l" description="DQS value sampled by lower eight bits DQS gating signal." range="0" property="RO"/>
				<Register offset="0xBC4"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="NANDC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x60010000"/>
			<RegisterGroup name="NFC_CON" description="NFC_CON is a NANDC configuration register." value="0x00000882" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00000" property="-"/>
				<Member name="randomizer_en" description="Randomizer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="12" value="0x0" property="-"/>
				<Member name="ecc_type" description="ECC mode selection.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode (The 1-bit ECC mode is internally switched to the 4-bit ECC mode.)&lt;br&gt;010: 4-bit mode&lt;br&gt;011: 8-bit mode&lt;br&gt;100: 24-bit mode&lt;br&gt;101: 40-bit mode&lt;br&gt;Other values: reserved&lt;br&gt;The reset value depends on the NFC_ECC_TYPE pin." range="11:9" value="0x4" property="RW"/>
				<Member name="rb_sel" description="Ready/busy signal select. It is valid when multiple external NAND flash memories (multiple CSs) are connected.&lt;br&gt;0: The NAND flash memories share a ready/busy signal.&lt;br&gt;1: The NAND flash memories each has its own ready/busy signal.&lt;br&gt;When only one NAND flash memory is connected, only cs0 and ready/busy 0 are used." range="8" value="0x0" property="RW"/>
				<Member name="cs_ctrl" description="CS control.&lt;br&gt;0: When the NAND flash is busy, the CS signal is fixed at 0.&lt;br&gt;1: When the NAND flash is busy, the CS signal is set to 1.&lt;br&gt;This mode maps to the &quot;CS don't care&quot; mode of the NAND flash." range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:5" value="0x0" property="-"/>
				<Member name="bus_width" description="Data line width of the NAND flash.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits&lt;br&gt;The reset value depends on the pin NFC_BUS_WIDE." range="4" value="0x0" property="RW"/>
				<Member name="pagesize" description="Page size of the NAND flash.&lt;br&gt;000: reserved&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;101–111: reserved&lt;br&gt;The reset value depends on the pin NFC_PAGE_SIZE." range="3:1" value="0x1" property="RW"/>
				<Member name="op_mode" description="Operating mode of the NANDC.&lt;br&gt;0: boot mode&lt;br&gt;1: normal mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_PWIDTH" description="NFC_PWIDTH is a read/write pulse width configuration register." value="0x00000111" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="-"/>
				<Member name="rw_hcnt" description="High-level width of the read/write signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles" range="11:8" value="0x1" property="RW"/>
				<Member name="r_lcnt" description="Low-level width of the read signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles" range="7:4" value="0x1" property="RW"/>
				<Member name="w_lcnt" description="Low-level width of the write signal of the NAND flash.&lt;br&gt;0x0–0xF: 1–16 clock cycles" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OPIDLE" description="NFC_OPIDLE is an operation interval configuration register." value="0x00FFFFFF" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="frb_wait" description="Several delay cycles later after a read/write command is sent, the ready signal is detected to check whether it becomes high. Number of delay cycles = frb_wait x 8" range="23:20" value="0xF" property="RW"/>
				<Member name="cmd1_wait" description="Number of wait cycles after command 1 is sent.&lt;br&gt;0000–1111: 1 to 16 clock cycles" range="19:16" value="0xF" property="RW"/>
				<Member name="addr_wait" description="Number of wait cycles after addresses are sent.&lt;br&gt;Number of delay cycles = frb_wait x 8" range="15:12" value="0xF" property="RW"/>
				<Member name="write_data_wait" description="Number of wait cycles after data is written.&lt;br&gt;0000–1111: 1 to 16 clock cycles" range="11:8" value="0xF" property="RW"/>
				<Member name="cmd2_wait" description="Number of wait cycles after command 2 is sent.&lt;br&gt;0000–1111: 1 to 16 clock cycles" range="7:4" value="0xF" property="RW"/>
				<Member name="wait_ready_wait" description="A read signal can be sent some delay cycles later after the ready signal of the NAND flash becomes high.&lt;br&gt;Number of delay cycles = frb_idle x 8" range="3:0" value="0xF" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_CMD" description="NFC_CMD is a command word configuration register." value="0x00703000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="read_status_cmd" description="Read status command word." range="23:16" value="0x70" property="RW"/>
				<Member name="cmd2" description="Second command sent to the NAND flash by the NANDC." range="15:8" value="0x30" property="RW"/>
				<Member name="cmd1" description="First command sent to the NAND flash by the NANDC." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRL" description="NFC_ADDRL is a low address configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="addr_l" description="Lower 32-bit address of the NAND flash." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ADDRH" description="NFC_ADDRH is a high address configuration register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="addr_h" description="Upper 8-bit address of the NAND flash." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DATA_NUM" description="NFC_DATA_NUM is a read/written data count configuration register." value="0x000023A0" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="nfc_data_num" description="Number of data segments that are read or written randomly by the NANDC. The maximum value is 9120 bytes.&lt;br&gt;This bit is valid only when ecc_type is set to 00." range="15:0" value="0x23A0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP" description="NFC_OP is an operation register." value="0x00000000" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="-"/>
				<Member name="address_cycles" description="Number of address cycles sent to the NAND flash." range="11:9" value="0x0" property="RW"/>
				<Member name="nf_cs" description="NAND flash CS signal select.&lt;br&gt;00: CS0&lt;br&gt;Other values: reserved" range="8:7" value="0x0" property="RW"/>
				<Member name="cmd1_en" description="Command 1 TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="addr_en" description="NAND flash address write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="write_data_en" description="NAND flash data write enable.&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="cmd2_en" description="Command 2 TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="wait_ready_en" description="Wait ready/busy high enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="read_data_en" description="NAND flash data read enable.&lt;br&gt;Note: read_data_en and write_data_en cannot be 1 at the same time.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="read_status_en" description="When this bit is 1, the command 0x70 for reading the status is sent to the NAND flash and the status data is read from the NAND flash. After that, the returned data is written to the nfc_status field of the NANDC status register instead of the internal buffer.&lt;br&gt;After the NAND flash is erased or programmed, the result need to be read to check whether the operation is successful. If this bit is enabled, the erase or program operation can be performed at a time, and the data indicating whether the operation is successful can be returned from the NAND flash. In this way, the CPU intervention is reduced.&lt;br&gt;This bit is invalid when read_data_en is 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_STATUS" description="NFC_STATUS is a status register." value="0x0000001E" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="-"/>
				<Member name="nfc_randomizer_en" description="Randomizer enable in the NANDC.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RO"/>
				<Member name="nfc_ecc_type" description="ECC information in the NANDC.&lt;br&gt;The read value indicates the same as the value of ecc_type in the NFC_CON register." range="18:16" value="0x0" property="RO"/>
				<Member name="nf_status" description="NAND flash status data read from the NAND flash.&lt;br&gt;This field is valid only when both NFC_OP[read_status] and NFC_STATUS[nfc_ready] are 1." range="15:8" value="0x00" property="RO"/>
				<Member name="reseved" description="Reserved." range="7:5" value="0x0" property="-"/>
				<Member name="nf3_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS3.&lt;br&gt;This bit is valid when multiple flash memories are connected and each has its own ready_busy signal.&lt;br&gt;The reset value of this bit is 0 because multiple NAND flash memories share a ready/busy signal by default." range="4" value="0x1" property="RO"/>
				<Member name="nf2_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 2.&lt;br&gt;This bit is valid when multiple flash memories are connected and each has its own ready_busy signal.&lt;br&gt;The reset value of this bit is 0 because multiple NAND flash memories share a ready/busy signal by default." range="3" value="0x1" property="RO"/>
				<Member name="nf1_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 1.&lt;br&gt;This bit is valid when multiple flash memories are connected and each has its own ready_busy signal.&lt;br&gt;The reset value of this bit is 0 because multiple NAND flash memories share a ready/busy signal by default." range="2" value="0x1" property="RO"/>
				<Member name="nf0_ready" description="Status of the ready/busy signal of the NAND flash corresponding to CS 0.&lt;br&gt;This bit is valid when multiple flash memories are connected and each has its own ready_busy signal.&lt;br&gt;The reset value of this bit is 0 because multiple NAND flash memories share a ready/busy signal by default." range="1" value="0x1" property="RO"/>
				<Member name="nfc_ready" description="Current NANDC status.&lt;br&gt;0: The controller is performing an operation.&lt;br&gt;1: The operation is complete and the controller is ready to receive the next command.&lt;br&gt;This bit is automatically cleared when the operation register is written to start the NANDC." range="0" value="0x0" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTEN" description="NFC_INTEN is an interrupt enable register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="-"/>
				<Member name="dma_err_en" description="DMA transfer bus error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="dma_done_en" description="DMA transfer completion interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="wr_lock_en" description="Lock address write error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="ahb_op_en" description="NANDC buffer read/write error interrupt enable when the NANDC reads/writes data from/to the flash memory.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="err_invalid_en" description="Uncorrectable error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="err_valid_en" description="Correctable error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="cs3_done_en" description="Enable for the interrupt generated when the ready/busy signal corresponding to CS 3 changes from low to high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="cs2_done_en" description="Enable for the interrupt generated when the ready/busy signal corresponding to CS 2 changes from low to high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="cs1_done_en" description="Enable for the interrupt generated when the ready/busy signal corresponding to CS 1 changes from low to high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="cs0_done_en" description="Enable for the interrupt generated when the ready/busy signal corresponding to CS 0 changes from low to high.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="op_done_en" description="Current operation completion interrupt enable of the NANDC.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTS" description="NFC_INTS is an interrupt status register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="-"/>
				<Member name="dma_err" description="DMA transfer bus error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="dma_done" description="DMA transfer completion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="wr_lock" description="Interrupt generated when the lock address is being written.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="ahb_op" description="Interrupt generated when the CPU reads and writes the NANDC buffer in the process of reading/writing data from/to the flash by the NANDC.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="err_invalid" description="Uncorrectable error interrupt.&lt;br&gt;Interrupt generated when errors occur in 8 or more bits of the checked 1024-byte data in 1-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 8 or more bits of the checked 1024-byte data in 4-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 16 or more bits of the checked 1024-byte data in 8-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 24 or more bits of the checked 1024-byte data in 24-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 40 or more bits of the checked 1024-byte data in 40-bit ECC mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="err_valid" description="Correctable error interrupt.&lt;br&gt;Interrupt generated when errors occur in 1 to 8 bits of the checked 1024-byte data in 1-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 1 to 8 bits of the checked 1024-byte data in 4-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 1 to 16 bits of the checked 1024-byte data in 8-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 1 to 24 bits of the checked 1024-byte data in 24-bit ECC mode.&lt;br&gt;Interrupt generated when errors occur in 1 to 40 bits of the checked 1024-byte data in 40-bit ECC mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="cs3_done" description="Interrupt generated when the ready/busy signal corresponding to CS 3 changes from low to high. This bit is valid when two flash memories are connected and each has its own ready_busy signal. Otherwise, this bit is fixed at 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="cs2_done" description="Interrupt generated when the ready/busy signal corresponding to CS 2 changes from low to high. This bit is valid when two flash memories are connected and each has its own ready_busy signal. Otherwise, this bit is fixed at 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="cs1_done" description="Interrupt generated when the ready/busy signal corresponding to CS 1 changes from low to high. This bit is valid when two flash memories are connected and each has its own ready_busy signal. Otherwise, this bit is fixed at 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cs0_done" description="Interrupt generated when the ready/busy signal corresponding to CS 0 changes from low to high. This bit is valid when two flash memories are connected and each has its own ready_busy signal. Otherwise, this bit is fixed at 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="op_done" description="Controller current operation completion interrupt.&lt;br&gt;This bit is automatically cleared when the NFC_OP register is written.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_INTCLR" description="NFC_INTCLR is an interrupt clear register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="-"/>
				<Member name="dma_err_clr" description="Writing 1 clears the DMA transfer bus error interrupt." range="10" value="0x0" property="WO"/>
				<Member name="dma_done_clr" description="Writing 1 clears the dma_done interrupt." range="9" value="0x0" property="WO"/>
				<Member name="wr_lock_clr" description="Writing 1 clears the wr_lock interrupt." range="8" value="0x0" property="WO"/>
				<Member name="ahb_op_clr" description="Writing 1 clears the ahb_op interrupt." range="7" value="0x0" property="WO"/>
				<Member name="err_invalid_clr" description="Writing 1 clears the err_invalid interrupt." range="6" value="0x0" property="WO"/>
				<Member name="err_valid_clr" description="Writing 1 clears the err_valid interrupt." range="5" value="0x0" property="WO"/>
				<Member name="cs3_done_clr" description="Writing 1 clears the cs3_done interrupt." range="4" value="0x0" property="WO"/>
				<Member name="cs2_done_clr" description="Writing 1 clears the cs2_done interrupt." range="3" value="0x0" property="WO"/>
				<Member name="cs1_done_clr" description="Writing 1 clears the cs1_done interrupt." range="2" value="0x0" property="WO"/>
				<Member name="cs0_done_clr" description="Writing 1 clears the cs0_done interrupt." range="1" value="0x0" property="WO"/>
				<Member name="op_done_clr" description="Writing 1 clear the op_done interrupt." range="0" value="0x0" property="WO"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK" description="NFC_LOCK is a lock address configuration register." value="0x00000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="lock_excmd_en" description="Address write-protection enable for the extended write command (new command added for new memories).&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3" value="0x0" property="RW"/>
				<Member name="lock_en" description="Flash lock enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" value="0x0" property="RW"/>
				<Member name="global_lock_en" description="Flash global lock enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" value="0x0" property="RW"/>
				<Member name="lock_down" description="Flash lock mode.&lt;br&gt;1: lock-down mode. If this bit is set to 1, it can be set to 0 only after hardware reset.&lt;br&gt;0: lock mode." range="0" value="0x0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA0" description="NFC_LOCK_SA0 is lock start address 0 configuration register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock start address 0.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_addr0" description="Lock start address 0. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA1" description="NFC_LOCK_SA1 is lock start address 1 configuration register." value="0x00000000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS of lock start address 1.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_addr1" description="Lock start address 1. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA2" description="NFC_LOCK_SA2 is lock start address 2 configuration register." value="0x00000000" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock start address 2.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_addr2" description="Lock start address 2. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_SA3" description="NFC_LOCK_SA3 is lock start address 3 configuration register." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock start address 3.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_addr3" description="Lock start address 3. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA0" description="NFC_LOCK_EA0 is lock end address 0 configuration register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock end address 0.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_eaddr0" description="Lock end address 0. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA1" description="NFC_LOCK_EA1 is lock end address 1 configuration register." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock end address 1.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_eaddr1" description="Lock end address 1. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA2" description="NFC_LOCK_EA2 is lock end address 2 configuration register." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock end address 2.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_eaddr2" description="Lock end address 2. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_LOCK_EA3" description="NFC_LOCK_EA3 is lock end address 3 configuration register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved." range="31:21" value="0x000" property="-"/>
				<Member name="flash_lock_cs" description="CS corresponding to lock end address 3.&lt;br&gt;00: CS 0&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="flash_lock_eaddr3" description="Lock end address 3. The LSB corresponds to flash_row_addr[5]." range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXPCMD" description="NFC_EXPCMD is an extended page command register." value="0x00000000" startoffset="0x0054">
				<Member name="ex_pcmd3" description="Write command 3 for the flash extended page." range="31:24" value="0x00" property="RW"/>
				<Member name="ex_pcmd2" description="Write command 2 for the flash extended page." range="23:16" value="0x00" property="RW"/>
				<Member name="ex_pcmd1" description="Write command 1 for the flash extended page." range="15:8" value="0x00" property="RW"/>
				<Member name="ex_pcmd0" description="Write command 0 for the flash extended page." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_EXBCMD" description="NFC_EXBCMD is an extended block command register." value="0x00000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="ex_bcmd1" description="Write command 1 for the flash extended block." range="15:8" value="0x00" property="RW"/>
				<Member name="ex_bcmd0" description="Write command 0 for the flash extended block." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ECC_TEST" description="NFC_ECC_TEST is an ECC test register." value="0x00000001" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="-"/>
				<Member name="bb_err" description="Boot failure due to bad blocks.&lt;br&gt;0: No bad block.&lt;br&gt;1: Boot failure due to bad blocks." range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" value="0x0" property="-"/>
				<Member name="ecc_mask" description="ECC function mask.&lt;br&gt;1: The ECC check and correction are disabled. The structure of the data read from or written to the NAND flash is still converted based on the format of ecc_type.&lt;br&gt;0: Whether ECC check and correction are performed depends on the value of ecc_type." range="2" value="0x0" property="RW"/>
				<Member name="dec_only" description="Decoding only enable.&lt;br&gt;When 1 is written to this bit, ECC decoding is enabled, but the NAND flash is not read or written.&lt;br&gt;When this bit is read, the value 0 is returned." range="1" value="0x0" property="RW"/>
				<Member name="enc_only" description="Encoding only enable.&lt;br&gt;When 1 is written to this bit, ECC encoding is enabled, but the NAND flash is not read or written.&lt;br&gt;When this bit is read, the following values are returned:&lt;br&gt;1: The ECC encoding and decoding is complete.&lt;br&gt;0: The encoding and decoding are being performed." range="0" value="0x1" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_CTRL" description="NFC_DMA_CTRL is a DMA control register." value="0x00000070" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="-"/>
				<Member name="dma_rd_oob" description="Whether to read the OOB only or the whole page during the DMA read operation.&lt;br&gt;0: The whole page is read.&lt;br&gt;1: Only the OOB is read." range="12" value="0x0" property="RW"/>
				<Member name="wr_cmd_disable" description="Whether the write command is sent when the DMA write operation is selected.&lt;br&gt;0: The NANDC initiates a complete NAND flash write timing.&lt;br&gt;1: The NANDC initiates a write data timing but not a write command timing.&lt;br&gt;This bit is valid only when the NAND flash is written in DMA mode." range="11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="10" value="0x0" property="-"/>
				<Member name="dma_nf_cs" description="CS corresponding to the NAND flash that is selected for the DMA operation.&lt;br&gt;00: CS 0.&lt;br&gt;01: CS 1&lt;br&gt;10: CS 2&lt;br&gt;11: CS 3&lt;br&gt;Other values: reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="dma_addr_num" description="Number of addresses.&lt;br&gt;0: 5&lt;br&gt;1: 4" range="7" value="0x0" property="RW"/>
				<Member name="burst16_en" description="Burst 16 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="burst8_en" description="Burst 8 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="burst4_en" description="Burst 4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="RW"/>
				<Member name="dma_wr_en" description="DMA read/write enable.&lt;br&gt;0: read&lt;br&gt;1: write" range="1" value="0x0" property="RW"/>
				<Member name="dma_start" description="DMA operation start.&lt;br&gt;When 1 is written to this bit, the DMA operation is started. The bit retains 1 until the DMA operation is complete. Writing 0 to this bit has no effect.&lt;br&gt;After the DMA operation is started, if 0 is returned when this bit is read, the DMA operation is complete." range="0" value="0x0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D" description="NFC_BADDR_D is a base address register for the data transfer area." value="0x00000000" startoffset="0x0064">
				<Member name="base_addr_d" description="Base address for the DDR data area that stores the data to be read or written." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_OOB" description="NFC_BADDR_OOB is a base address register for the OOB transfer area." value="0x00000000" startoffset="0x0068">
				<Member name="base_addr_oob" description="DDR base address for the OOB area that stores the data to be read." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_DMA_LEN" description="NFC_DMA_LEN is a transfer length register." value="0x00000000" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="len_oob" description="Length of the OOB area when the NAND flash is written in DMA mode (4-byte aligned). This field is valid only in non-ECC mode. In other modes, the OOB length is fixed." range="27:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OP_PARA" description="NFC_OP_PARA is an operation parameter register." value="0x0000000F" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="-"/>
				<Member name="oob_edc_en" description="OOB area check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;In programming mode, an ECC code for the OOB area is generated.&lt;br&gt;In data read mode, the check function is enabled." range="3" value="0x1" property="RW"/>
				<Member name="data_edc_en" description="Data area check enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;In programming mode, an ECC code is generated.&lt;br&gt;In data read mode, the check function is enabled." range="2" value="0x1" property="RW"/>
				<Member name="oob_rw_en" description="Read/Write enable for the OOB area in the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="data_rw_en" description="Read/Write enable for the data area of the NAND flash.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_VERSION" description="NFC_VERSION is a NANDC version register." value="0x00000600" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="-"/>
				<Member name="version" description="Version number." range="11:0" value="0x600" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_SEGMENT_ID" description="NFC_SEGMENT_ID is a data segment ID register for reading and writing to the NAND flashin DMA mode." value="0x00000000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="last_flag" description="As the internal buffer stores only 8 KB data at a time, this bit indicates whether the read/written data is in the first or the last 8 KB data segment when the flash memory page size is 16 KB.&lt;br&gt;0: The first 8 KB data segment is being read/written.&lt;br&gt;1: The last 8 KB data segment is being read/written." range="0" value="0x0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_FIFO_EMPTY" description="NFC_FIFO_EMPTY is an internal FIFO status register." value="0x0000FFFF" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="empty_dbg" description="Empty status of the internal FIFO, only for debugging." range="23:0" value="0x00FFFF" property="RO"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BOOT_SET" description="NFC_BOOT_SET is a boot parameter configuration register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="-"/>
				<Member name="addr_num" description="Number of addresses sent to the NAND flash by the NANDC during booting.&lt;br&gt;0: 4 address cycles&lt;br&gt;1: 5 address cycles&lt;br&gt;The reset value depends on the NFC_ADDR_NUM pin." range="2" value="0x0" property="RW"/>
				<Member name="block_size" description="Block size of the NAND flash during booting.&lt;br&gt;00: 64 pages&lt;br&gt;01: 128 pages&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages&lt;br&gt;The reset value depends on the NFC_BLOCK_SIZE pin." range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="NF_LP_CTRL" description="NF_LP_CTRL is a NANDC low-power control register." value="0x00000000" startoffset="0x009C">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="clk_gate_en" description="Clock gating select.&lt;br&gt;0: All clocks are enabled.&lt;br&gt;1: Unused clocks are disabled based on the value of ecc_type." range="0" value="0x0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM0_BUF0" description="NFC_ERR_NUM0_BUF0 is NAND flash error bit count register 0." value="0x00000000" startoffset="0x00A0">
				<Member name="reserved" description="Error bit count for the first 4 KB data during the first buffer operation of the NAND flash with the page size of 2 KB, 4 KB, 8 KB, or 16 KB.&lt;br&gt;bit[31:24]: number of error bits in the fourth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the third 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the second 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the first 1 KB data" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM1_BUF0" description="NFC_ERR_NUM1_BUF0 is NAND flash error bit count register 1." value="0x00000000" startoffset="0x00A4">
				<Member name="reserved" description="Error bit count for the last 4 KB data during the first buffer operation of the NAND flash with the page size of 8 KB or 16 KB.&lt;br&gt;bit[31:24]: number of error bits in the eighth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the seventh 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the sixth 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the fifth 1 KB data" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM0_BUF1" description="NFC_ERR_NUM0_BUF1 is NAND flash error bit count register 2." value="0x00000000" startoffset="0x00A8">
				<Member name="reserved" description="Error bit count during the second buffer operation of the NAND flash with the page size of 16 KB.&lt;br&gt;bit[31:24]: number of error bits in the fourth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the third 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the second 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the first 1 KB data" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_ERR_NUM1_BUF1" description="NFC_ERR_NUM1_BUF1 is NAND flash error bit count register 3." value="0x00000000" startoffset="0x00AC">
				<Member name="reserved" description="Error bit count during the second buffer operation of the NAND flash with the page size of 16 KB.&lt;br&gt;bit[31:24]: number of error bits in the eighth 1 KB data&lt;br&gt;bit[23:16]: number of error bits in the seventh 1 KB data&lt;br&gt;bit[15:8]: number of error bits in the sixth 1 KB data&lt;br&gt;bit[7:0]: number of error bits in the fifth 1 KB data" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="NF_RB_MODE" description="NF_RB_MODE is a ready_busy mode register of the NAND flash." value="0x00000000" startoffset="0x00B0">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="status" description="Ready_busy mode.&lt;br&gt;0: normal ready signal&lt;br&gt;1: enhanced clear NAND signal of Micron" range="0" value="0x0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D1" description="NFC_BADDR_D1 is base address register 1 of the data transfer area." value="0x00000000" startoffset="0x00B4">
				<Member name="base_addr_d1" description="Base address 1 of the DDR data area that stores the data to be read or written." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D2" description="NFC_BADDR_D2 is base address register 2 of the data transfer area." value="0x00000000" startoffset="0x00B8">
				<Member name="base_addr_d2" description="Base address 2 of the DDR data area that stores the data to be read or written." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BADDR_D3" description="NFC_BADDR_D3 is base address register 3 of the data transfer area." value="0x00000000" startoffset="0x00BC">
				<Member name="base_addr_d3" description="Base address 3 of the DDR data area that stores the data to be read or written." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_BOOT_CFG" description="NFC_BOOT_CFG is a boot configuration register of the NAND flash." value="0x00000000" startoffset="0x00C4">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="-"/>
				<Member name="bus_width_pad" description="Data line width of the NAND flash.&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits&lt;br&gt;The reset value depends on the pin NFC_BUS_WIDE." range="10" value="0x0" property="RO"/>
				<Member name="addr_num_pad" description="Number of addresses.&lt;br&gt;0: 5&lt;br&gt;1: 4" range="9" value="0x0" property="RO"/>
				<Member name="block_size_pad" description="Bus width of the NAND flash during booting.&lt;br&gt;00: 64 pages&lt;br&gt;01: 128 pages&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages&lt;br&gt;The reset value depends on the pin NFC_BLOCK_SIZE." range="8:7" value="0x0" property="RO"/>
				<Member name="ecc_type_pad" description="ECC mode.&lt;br&gt;000: non-ECC mode&lt;br&gt;001: 1-bit mode (The 1-bit ECC mode is internally switched to the 4-bit ECC mode.)&lt;br&gt;010: 4-bit mode&lt;br&gt;011: 8-bit mode&lt;br&gt;100: 24-bit mode&lt;br&gt;101: 40-bit mode&lt;br&gt;110–111: reserved&lt;br&gt;The reset value depends on the pin NFC_ECC_TYPE." range="6:4" value="0x0" property="RO"/>
				<Member name="page_size_pad" description="Page size of the NAND flash.&lt;br&gt;000: reserved&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;101–111: reserved&lt;br&gt;The reset value depends on the pin NFC_PAGE_SIZE." range="3:1" value="0x0" property="RO"/>
				<Member name="randomizer_pad" description="Randomizer enable when the hardware is started.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RO"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="NFC_OOB_SEL" description="NFC_OOB_SEL is base address register 3 of the data transfer area." value="0x00000000" startoffset="0x00C8">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="oob_len_sel" description="OOB area length for 8-bit ECC.&lt;br&gt;0: If the page size is 2 KB, the OOB area length is 8 bytes; if the page size is 4 KB, the OOB area length is 16 bytes.&lt;br&gt;1: The OOB area length is fixed at 32 bytes." range="0" value="0x0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SFC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x60020000"/>
			<RegisterGroup name="GLOBAL_CONFIG" description="GLOBAL_CONFIG is a global configuration register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. This field must be set to 0." range="4:3" property="RW"/>
				<Member name="flash_addr_mode" description="SPI address mode.&lt;br&gt;0: 3-byte address mode (default)&lt;br&gt;1: 4-byte address mode&lt;br&gt;Write operations are invalid when CMD.start is 1." range="2" property="RW"/>
				<Member name="wp_en" description="Hardware write protection enable. The WP pin is forcibly pulled down when the bit is set to 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="mode" description="SPI mode configuration.&lt;br&gt;0: mode 0&lt;br&gt;1: mode 3" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="TIMING" description="TIMNG is a timing configuration register." value="0x0000660F" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="tcsh" description="CS hold time configuration.&lt;br&gt;000–111: (n + 1) clock cyclesn represents 0, 1, 2, …, or 7." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="tcss" description="CS setup time configuration.&lt;br&gt;000–111: (n + 1) clock cyclesn represents 0, 1, 2, …, or 7." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RO"/>
				<Member name="tshsl" description="CS deselect time configuration. It is equal to the interval between two flash operations.&lt;br&gt;0000–1111: (n + 2) clock cyclesn represents 0, 1, 2, …, or 15." range="3:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="INT_RAW_STATUS" description="INT_RAW_STATUS is a raw interrupt status register." value="0x00000000" startoffset="0x0120">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_raw_status" description="Raw status of the DMA operation completion interrupt (not masked)&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="cmd_op_end_raw_status" description="Raw interrupt status when the instruction operation ends (not masked).&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATUS" description="INT_STATUS is a masked interrupt status register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_status" description="Raw status of DMA operation completion interrupt (masked)&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="1" property="RO"/>
				<Member name="cmd_op_end_status" description="Interrupt status when the instruction operation ends (masked).&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is an interrupt mask register." value="0x00000000" startoffset="0x0128">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_mask" description="DMA operation completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="cmd_op_end_int_mask" description="Instruction operation completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="INT_CLEAR" description="INT_CLEAR is an interrupt clear register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="dma_done_int_clr" description="DMA operation completion interrupt clear. Writing 1 to this bit clears dma_done_status and dma_done_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="1" property="WO"/>
				<Member name="cmd_op_end_int_clr" description="Instruction operation completion interrupt clear. Writing 1 to this bit clears cmd_op_end_status and cmd_op_end_raw_status.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;After a clear operation is complete, this bit returns 0 automatically." range="0" property="WO"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="VERSION" description="VERSION is a version register." value="0x00000350" startoffset="0x01F8">
				<Member name="version" description="SFC version number." range="31:0" property="RO"/>
				<Register offset="0x01F8"/>
			</RegisterGroup>
			<RegisterGroup name="VERSION_SEL" description="VERSION_SEL is a version selection register." value="0x00000001" startoffset="0x01FC">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="version_sel" description="Register group version indicator.&lt;br&gt;0: old version&lt;br&gt;1: new version (from V300)" range="0" property="RO"/>
				<Register offset="0x01FC"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG1" description="BUS_CONFIG1 is bus operation mode configuration register 1." value="0x80800300" startoffset="0x0200">
				<Member name="rd_enable" description="Bus read control. The value 0 is returned when the bus reads data.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="wr_enable" description="Bus write control. Ignore the bus write operation.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="wr_ins" description="Write instruction." range="29:22" property="RW"/>
				<Member name="wr_dummy_bytes" description="Dummy byte of the bus write operation.&lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2:2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="21:19" property="RW"/>
				<Member name="wr_mem_if_type" description="Type of the connected SPI flash interface for the bus write operation.&lt;br&gt;000: standard SPI&lt;br&gt;001: dual-input/dual-output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full dual I/O SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-input/dual-output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full quad SPI" range="18:16" property="RW"/>
				<Member name="rd_ins" description="Read instruction." range="15:8" property="RW"/>
				<Member name="rd_prefetch_cnt" description="Clock cycle for prefetching data when the SPI flash is accessed (INCR read) over the bus.&lt;br&gt;00: not prefetched (default)&lt;br&gt;01: Data is prefetched in 1 clock cycle&lt;br&gt;10: Data is prefetched in 2 clock cycles&lt;br&gt;11: Data is prefetched in 3 clock cycles" range="7:6" property="RW"/>
				<Member name="rd_dummy_bytes" description="Dummy byte of the bus read operation.&lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="5:3" property="RW"/>
				<Member name="rd_mem_if_type" description="Type of the connected SPI flash interface for the bus read operation.&lt;br&gt;000: standard SPI&lt;br&gt;001: dual-input/dual-output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full dual I/O SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-input/dual-output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full quad SPI" range="2:0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_CONFIG2" description="BUS_CONFIG2 is bus operation mode configuration register 2." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="reserved" description="Reserved. This field must be set to 0." range="2:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_FLASH_SIZE" description="BUS_FLASH_SIZE is a bus operation mode mapping size register." value="0x00000909" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:12" property="RO"/>
				<Member name="flash_size_cs1" description="Capacity of the SPI flash connected to CS 1.&lt;br&gt;0000: No SPI flash is connected. &lt;br&gt;0001: 512 Kbits&lt;br&gt;0010: 1 Mbit&lt;br&gt;0011: 2 Mbits&lt;br&gt;0100: 4 Mbits&lt;br&gt;0101: 8 Mbits&lt;br&gt;0110: 16 Mbits&lt;br&gt;0111: 32 Mbits&lt;br&gt;1000: 64 Mbits&lt;br&gt;1001: 128 Mbits (default)&lt;br&gt;1010: 256 Mbits&lt;br&gt;1011: 512 Mbits&lt;br&gt;1100: 1 Gbit&lt;br&gt;1101: 2 Gbits&lt;br&gt;1110: 4 Gbits&lt;br&gt;1111: 8 Gbits" range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_BASE_ADDR" description="BUS_BASE_ADDR is a bus operation mode mapping base address register." value="0x26000000" startoffset="0x0218">
				<Member name="bus_base_addr_high" description="Base address of the system space to which the SPI flash is mapped." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_ALIAS_ADDR" description="BUS_ALIAS_ADDR is a bus operation mode alias mapping base address register." value="0x00000000" startoffset="0x021C">
				<Member name="flash_alias_addr" description="Second base address of the system space to which the SPI flash is mapped." range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RO"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_CTRL" description="BUS_DMA_CTRL is a DMA operation mode control register." value="0x00000000" startoffset="0x0240">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="reserved" description="Reserved. This bit must be set to 1." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="rw" description="DMA read/write indicator.&lt;br&gt;0: read operation (write data to the SPI flash)&lt;br&gt;1: read operation (read data from the flash memory)" range="1" property="RW"/>
				<Member name="start" description="DMA transfer enable control&lt;br&gt;0: no operation or the operation is complete.&lt;br&gt;1: Writing 1 to this bit enables the DMA operation. Reading 1 from this bit indicates that the DMA operation is being performed.&lt;br&gt;The value 0 is automatically returned after the DMA operation is complete." range="0" property="RW"/>
				<Register offset="0x0240"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_MEM_SADDR" description="BUS_DMA_MEM_SADDR is a DMA operation mode DDR start address register." value="0x00000000" startoffset="0x0244">
				<Member name="dma_mem_saddr" description="DDR memory start address for DMA operations.&lt;br&gt;The start address must be 4-byte aligned." range="31:0" property="RW"/>
				<Register offset="0x0244"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_FLASH_SADDR" description="BUS_DMA_MEM_SADDR is a DMA operation mode SPI flash start address register." value="0x00000000" startoffset="0x0248">
				<Member name="dma_flash_saddr" description="SPI flash start address for DMA operations." range="31:0" property="RW"/>
				<Register offset="0x0248"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_LEN" description="BUS_DMA_LEN is a DMA operation mode data transfer length register." value="0x00000000" startoffset="0x024C">
				<Member name="reserved" description="Reserved." range="31:30" property="RW"/>
				<Member name="dma_len" description="Data transfer length for DMA operations." range="29:0" property="RW"/>
				<Register offset="0x024C"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_DMA_AHB_CTRL" description="BUS_DMA_AHB_CTRL is a DMA operation mode AHB burst operation control register." value="0x00000007" startoffset="0x0250">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="incr16_en" description="INC16 burst type enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="incr8_en" description="INC8 burst type enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="incr4_en" description="INC4 burst type enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0250"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_CONFIG" description="CMD_CONFIG is a CMD operation mode configuration register." value="0x00007E00" startoffset="0x0300">
				<Member name="reserved" description="Reserved." range="31:20" property="RO"/>
				<Member name="mem_if_type" description="Type of the connected SPI flash interface in instruction register command operation mode.&lt;br&gt;000: standard SPI&lt;br&gt;001: dual-input/dual-output SPI&lt;br&gt;010: dual-I/O SPI&lt;br&gt;011: full dual I/O SPI&lt;br&gt;100: reserved&lt;br&gt;101: quad-input/dual-output SPI&lt;br&gt;110: quad-I/O SPI&lt;br&gt;111: full quad SPI" range="19:17" property="RW"/>
				<Member name="reserved" description="Reserved. This field must be set to 0." range="16:15" property="RW"/>
				<Member name="data_cnt" description="The length of the read and written data is N + 1 bytes." range="14:9" property="RW"/>
				<Member name="rw" description="Indicates whether data is read or written in the current operation. data_en must be set to 1.&lt;br&gt;0: write. Data is transmitted.&lt;br&gt;1: read. Data is returned." range="8" property="RW"/>
				<Member name="data_en" description="Indicates whether data is involved in the current operation.&lt;br&gt;0: No data is involved in the current operation.&lt;br&gt;1: Data is involved in the current operation." range="7" property="RW"/>
				<Member name="dummy_byte_cnt" description="Dummy bytes in register command operation mode.&lt;br&gt;0: no dummy byte&lt;br&gt;1: 1 byte&lt;br&gt;2: 2 bytes&lt;br&gt;...&lt;br&gt;7: 7 bytes" range="6:4" property="RW"/>
				<Member name="addr_en" description="Indicates whether an address is involved in the current operation.&lt;br&gt;0: No address is involved in the current operation.&lt;br&gt;1: An address is involved in the current operation." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="RO"/>
				<Member name="reserved" description="This bit must be set to 1." range="1" property="RW"/>
				<Member name="start" description="Instruction operation start indicator.&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation starts.&lt;br&gt;After the current operation is complete, this bit returns 0 automatically." range="0" property="RW"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_INS" description="CMD_INS is a CMD operation mode instruction register." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="reg_ins" description="Instruction code in the mode in which the SPI flash is accessed by using registers." range="7:0" property="RW"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_ADDR" description="CMD_ADDR is a CMD operation mode address register." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="cmd_addr" description="Operation address in the mode in which the SPI flash is accessed by using registers." range="29:0" property="RW"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="CMD_DATABUF_N" description="CMD_DATABUF_N is a CMD operation mode buffer register." value="0x00000000" startoffset="0x0400">
				<Member name="cmd_databuf_n" description="Data buffer N in the mode in which the SPI flash is accessed by using registers.&lt;br&gt;The register offset address is 0x400 + 4 x N.&lt;br&gt;The variable N ranges from 0 to15." range="31:0" property="RW"/>
				<Register offset="0x0400"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Demod" i2cSupport="true" deviceId="0xb6" i2cPort="0x02">
			<Module baseAddress="0x00"/>
			<RegisterGroup name="MAN_RST_CTRL0" description="MAN_RST_CTRL0 is a reset control register." value="0xFF" startoffset="0x20">
				<Member name="rstn_fsk" description="FSK reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="7" property="RW"/>
				<Member name="rstn_outp" description="OUTP reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="6" property="RW"/>
				<Member name="rstn_fec" description="FEC reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="5" property="RW"/>
				<Member name="rstn_equ" description="EQU reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="4" property="RW"/>
				<Member name="rstn_cr" description="CR reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="3" property="RW"/>
				<Member name="rstn_tr" description="TR reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="2" property="RW"/>
				<Member name="rstn_cbs" description="CBS reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="1" property="RW"/>
				<Member name="rstn_agc" description="AGC reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="0" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="MAN_RST_CTRL1" description="MAN_RST_CTRL1 is a reset control enable register." value="0x07" startoffset="0x21">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="auto_rst_ena" description="FEC auto reset enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="rstn_diseqc" description="DiSEqC reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="1" property="RW"/>
				<Member name="rstn_catch" description="Catch reset.&lt;br&gt;1: deassert reset&lt;br&gt;0: reset" range="0" property="RW"/>
				<Register offset="0x21"/>
			</RegisterGroup>
			<RegisterGroup name="STATE_WAITS" description="STATE_WAITS is a timeout reset register." value="0x1B" startoffset="0x22">
				<Member name="state_wait" description="OK signal wait timeout reset.&lt;br&gt;When bit[28:21] of the counter are greater than the state_wait field, the system is reset." range="7:0" property="RW"/>
				<Register offset="0x22"/>
			</RegisterGroup>
			<RegisterGroup name="CLK_DEMO_L" description="CLK_DEMO_L is a demodulation clock low register." value="0x48" startoffset="0x23">
				<Member name="clk_demo_l" description="Lower bits of the frequency of the demodulation clock CLK_DEMO. The LSB indicates 1 kHz." range="7:0" property="RW"/>
				<Register offset="0x23"/>
			</RegisterGroup>
			<RegisterGroup name="CLK_DEMO_M" description="CLK_DEMO_M is a demodulation clock middle register." value="0xE8" startoffset="0x24">
				<Member name="clk_demo_m" description="Middle bits of the frequency of the demodulation clock CLK_DEMO." range="7:0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="CLK_DEMO_H" description="CLK_DEMO_H is a demodulation clock high register." value="0x01" startoffset="0x25">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="clk_demo_h" description="Upper bits of the frequency of the demodulation clock CLK_DEMO." range="1:0" property="RW"/>
				<Register offset="0x25"/>
			</RegisterGroup>
			<RegisterGroup name="CLK_FEC_L" description="CLK_FEC_L is an FEC decoding clock low register." value="0x6C" startoffset="0x26">
				<Member name="clk_fec_l" description="Lower bits of the frequency of the FEC decoding clock CLK_FEC. The LSB indicates 1 kHz." range="7:0" property="RW"/>
				<Register offset="0x26"/>
			</RegisterGroup>
			<RegisterGroup name="CLK_FEC_M" description="CLK_FEC_M is an FEC decoding clock middle register." value="0xDC" startoffset="0x27">
				<Member name="clk_fec_m" description="Middle bits of the frequency of the FEC decoding clock CLK_FEC." range="7:0" property="RW"/>
				<Register offset="0x27"/>
			</RegisterGroup>
			<RegisterGroup name="CLK_FEC_H" description="CLK_FEC_H is an FEC decoding clock high register." value="0x02" startoffset="0x28">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="clk_fec_h" description="Upper bits of the frequency of the FEC decoding clock CLK_FEC." range="1:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LOCK_TIME_L" description="LOCK_TIME_L is a lock time low register." value="0x00" startoffset="0x29">
				<Member name="tr_time" description="TR lock time. Its unit is 10 ms." range="7:4" property="RO"/>
				<Member name="cbs_time" description="CBS lock time. Its unit is 10 ms." range="3:0" property="RO"/>
				<Register offset="0x29"/>
			</RegisterGroup>
			<RegisterGroup name="LOCK_TIME_M" description="LOCK_TIME_M is a lock time middle register." value="0x00" startoffset="0x2A">
				<Member name="cr_time_l" description="Lower four bits of the CR lock time. Its unit is 10 ms." range="7:4" property="RO"/>
				<Member name="sync_time" description="Sync lock time. Its unit is 10 ms." range="3:0" property="RO"/>
				<Register offset="0x2A"/>
			</RegisterGroup>
			<RegisterGroup name="LOCK_TIME_H" description="LOCK_TIME_H is a lock time high register." value="0x00" startoffset="0x2B">
				<Member name="fec_time" description="FEC lock time. Its unit is 10 ms." range="7:2" property="RO"/>
				<Member name="cr_time_h" description="Upper two bits of the CR lock time." range="1:0" property="RO"/>
				<Register offset="0x2B"/>
			</RegisterGroup>
			<RegisterGroup name="LOCK_FLAG" description="LOCK_FLAG is a lock flag register." value="0x00" startoffset="0x2C">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="fec_ok" description="FEC lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="5" property="RO"/>
				<Member name="cr_ok" description="CR lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="4" property="RO"/>
				<Member name="sync_ok" description="Sync lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="3" property="RO"/>
				<Member name="tr_ok" description="TR lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="2" property="RO"/>
				<Member name="cbs_ok" description="CBS lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="1" property="RO"/>
				<Member name="agc_ok" description="AGC lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="0" property="RO"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="TUNER_SEL" description="TUNER_SEL is a tuner control register." value="0x00" startoffset="0x2D">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="man_state" description="Status of the main control state machine." range="3:1" property="RO"/>
				<Member name="tuner_sel" description="Tuner signal selected by configuring the I2C.&lt;br&gt;This field must be set to 1 before the tuner is configured. Each time after the tuner is read or written, this field is automatically cleared. If you need to continue to configure the tuner, set this field to 1 again." range="0" property="RW"/>
				<Register offset="0x2D"/>
			</RegisterGroup>
			<RegisterGroup name="RSTN_CTRL" description="RSTN_CTRL is a logic reset register." value="0x03" startoffset="0x2E">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="hot_rstn" description="Logic reset signal. Only the logic but not the system registers are reset.&lt;br&gt;1: not reset&lt;br&gt;0: reset" range="1" property="RW"/>
				<Member name="cool_rstn" description="Reset signal. The logic and system registers are reset.&lt;br&gt;1: not reset&lt;br&gt;0: reset" range="0" property="RW"/>
				<Register offset="0x2E"/>
			</RegisterGroup>
			<RegisterGroup name="ILA_SEL" description="ILA_SEL is test vector select register." value="0x00" startoffset="0x2F">
				<Member name="ila_sel" description="Test vector select for the ILA and Catch modules." range="7:0" property="RW"/>
				<Register offset="0x2F"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_SPEED_BOUND" description="AGC_SPEED_BOUND is an AGC step register." value="0x67" startoffset="0x30">
				<Member name="agc_speed" description="AGC step. The actual value is the configured value plus 2 and the maximum value is 7." range="7:5" property="RW"/>
				<Member name="err_bound" description="Amplitude error boundary." range="4:0" property="RW"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_GOAL" description="AGC_GOAL is an AGC power register." value="0x22" startoffset="0x31">
				<Member name="agc_goal" description="Target AGC power." range="7:0" property="RW"/>
				<Register offset="0x31"/>
			</RegisterGroup>
			<RegisterGroup name="AGCOK_WAIT" description="AGCOK_WAIT is an AGC wait register." value="0x0F" startoffset="0x32">
				<Member name="agcok_wait" description="AGC amplitude abnormal wait period." range="7:0" property="RW"/>
				<Register offset="0x32"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL" description="AGC_CTRL is an AGC control register." value="0x71" startoffset="0x33">
				<Member name="pdm_div" description="Pulse width of the AGC PDM output.&lt;br&gt;The actual value is the configured value plus 1." range="7:5" property="RW"/>
				<Member name="adc_twos" description="Input data format.&lt;br&gt;1: complement&lt;br&gt;0: sign-and-magnitude" range="4" property="RW"/>
				<Member name="iq_swap" description="I/Q data switch.&lt;br&gt;1: switched&lt;br&gt;0: not switched" range="3" property="RW"/>
				<Member name="agc_hold" description="AGC working type.&lt;br&gt;1: The AGC holds and the output PDM is a fixed value.&lt;br&gt;0: The AGC works in normal mode." range="2" property="RW"/>
				<Member name="agc_inverse" description="PDM signal output.&lt;br&gt;1: inverted&lt;br&gt;0: not inverted (normal output)" range="1" property="RW"/>
				<Member name="dagc_on" description="DAGC enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x33"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_DC_I" description="AGC_DC_I is a channel I DC register." value="0x00" startoffset="0x34">
				<Member name="agc_dc_i" description="DC value of channel I data." range="7:0" property="RO"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_DC_Q" description="AGC_DC_Q is a channel Q DC register." value="0x00" startoffset="0x35">
				<Member name="agc_dc_q" description="DC value of channel Q data." range="7:0" property="RO"/>
				<Register offset="0x35"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_CTRL" description="DAGC_CTRL is a DAGC control register." value="0x00" startoffset="0x36">
				<Member name="dagc_ctrl" description="Control word of the DAGC." range="7:0" property="RO"/>
				<Register offset="0x36"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_L" description="AGC_CTRL_L is an AGC power low register." value="0x00" startoffset="0x37">
				<Member name="agc_ctrl_l" description="Lower eight bits of the AGC control word, indicating the current signal power." range="7:0" property="RO"/>
				<Register offset="0x37"/>
			</RegisterGroup>
			<RegisterGroup name="AGC_CTRL_H" description="AGC_CTRL_H is an AGC power high register." value="0x00" startoffset="0x38">
				<Member name="agc_ok" description="AGC lock.&lt;br&gt;1: locked&lt;br&gt;0: unlock" range="7" property="RO"/>
				<Member name="reserved" description="Reserved." range="6:4" property="-"/>
				<Member name="agc_ctrl_h" description="Upper four bits of the AGC control word, indicating the current signal power." range="3:0" property="RO"/>
				<Register offset="0x38"/>
			</RegisterGroup>
			<RegisterGroup name="AMP_ERR_IIR" description="AMP_ERR_IIR is a power error register." value="0x00" startoffset="0x39">
				<Member name="amp_err_iir" description="Error between the data power and the reference power." range="7:0" property="RO"/>
				<Register offset="0x39"/>
			</RegisterGroup>
			<RegisterGroup name="PDM_CTRL_L" description="PDM_CTRL_L is manual AGC control word low register." value="0x00" startoffset="0x3A">
				<Member name="pdm_ctrl_l" description="Lower eight bits of the configurable AGC control word in manual AGC mode." range="7:0" property="RW"/>
				<Register offset="0x3A"/>
			</RegisterGroup>
			<RegisterGroup name="PDM_CTRL_H" description="PDM_CTRL_H is manual AGC control word high register." value="0x00" startoffset="0x3B">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="pdm_ctrl_sel" description="Manual AGC control.&lt;br&gt;1: manual mode (pdm_ctrl_sel acts as the control word)&lt;br&gt;0: automatic AGC mode" range="4" property="RW"/>
				<Member name="pdm_ctrl_h" description="Upper four bits of the configurable AGC control word in manual AGC mode." range="3:0" property="RW"/>
				<Register offset="0x3B"/>
			</RegisterGroup>
			<RegisterGroup name="TR_CTRL1" description="TR_CTRL1 is a TR control register." value="0x21" startoffset="0x40">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="dagc_bypass" description="DAGC bypass.&lt;br&gt;1: bypass&lt;br&gt;0: not bypass" range="3" property="RW"/>
				<Member name="dagc_speed" description="DAGC adjustment speed.&lt;br&gt;A larger value indicates a faster AGC adjustment speed." range="2:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="DAGC_STD" description="DAGC_STD is a DAGC control register." value="0x20" startoffset="0x41">
				<Member name="dagc_std" description="Average amplitude after DAGC adjustment.&lt;br&gt;A larger value indicates a larger amplitude." range="7:0" property="RW"/>
				<Register offset="0x41"/>
			</RegisterGroup>
			<RegisterGroup name="TR_MONITOR" description="TR_MONITOR is a TR monitor register." value="0x00" startoffset="0x43">
				<Member name="tr_ok" description="Timing lock flag.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="7" property="RO"/>
				<Member name="reserved" description="Reserved." range="6:0" property="-"/>
				<Register offset="0x43"/>
			</RegisterGroup>
			<RegisterGroup name="CNT_THRESH" description="CNT_THRESH is a TR wait time register." value="0x10" startoffset="0x44">
				<Member name="cnt_thresh" description="Lock detection wait time.&lt;br&gt;A larger value indicates longer wait time." range="7:0" property="RW"/>
				<Register offset="0x44"/>
			</RegisterGroup>
			<RegisterGroup name="FS_L" description="FS_L is a symbol rate low register." value="0x10" startoffset="0x46">
				<Member name="fs_l" description="Lower bits of the symbol rate. The symbol rate is an unsigned number. The LSB indicates 1 kHz." range="7:0" property="RW"/>
				<Register offset="0x46"/>
			</RegisterGroup>
			<RegisterGroup name="FS_H" description="FS_H is a symbol rate high register." value="0x27" startoffset="0x47">
				<Member name="fs_h" description="Upper bits of the symbol rate. The symbol rate is an unsigned number. The LSB indicates 1 kHz." range="7:0" property="RW"/>
				<Register offset="0x47"/>
			</RegisterGroup>
			<RegisterGroup name="CENT_FREQ_L" description="CENT_FREQ_L is a carrier frequency low register." value="0x00" startoffset="0x48">
				<Member name="cent_freq_l" description="Lower bits of the carrier center frequency. The center frequency is a signed number. The LSB indicates 1 kHz." range="7:0" property="RW"/>
				<Register offset="0x48"/>
			</RegisterGroup>
			<RegisterGroup name="CENT_FREQ_H" description="CENT_FREQ_H is a carrier frequency high register." value="0x00" startoffset="0x49">
				<Member name="cent_freq_h" description="Upper bits of the carrier center frequency. The center frequency is a signed number. The LSB indicates 1 kHz." range="7:0" property="RW"/>
				<Register offset="0x49"/>
			</RegisterGroup>
			<RegisterGroup name="FS_OFFSET_FC_L" description="FS_OFFSET_FC_L is a symbol rate offset low register." value="0x00" startoffset="0x4C">
				<Member name="fs_offset_fc_l" description="Lower bits of the symbol rate offset normalized to the system clock. The symbol rate offset is a signed number. The actual normalized offset is fs_offset_fc/2^22." range="7:0" property="RO"/>
				<Register offset="0x4C"/>
			</RegisterGroup>
			<RegisterGroup name="FS_OFFSET_FC_H" description="FS_OFFSET_FC_H is a symbol rate offset high register." value="0x00" startoffset="0x4D">
				<Member name="fs_offset_fc_h" description="Upper bits of the symbol rate offset normalized to the system clock. The symbol rate offset is a signed number. The actual normalized offset is fs_offset_fc/2^22." range="7:0" property="RO"/>
				<Register offset="0x4D"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_OFFSET_FC_L" description="FREQ_OFFSET_FC_L is a frequency offset low register." value="0x00" startoffset="0x4E">
				<Member name="freq_offset_fc_l" description="Lower bits of the carrier frequency offset normalized to the system clock. The carrier frequency offset is a signed number. The actual normalized offset is freq_offset_fc/2^17." range="7:0" property="RO"/>
				<Register offset="0x4E"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_OFFSET_FC_H" description="FREQ_OFFSET_FC_H is a frequency offset high register." value="0x00" startoffset="0x4F">
				<Member name="freq_offset_fc_h" description="Upper bits of the carrier frequency offset normalized to the system clock. The carrier frequency offset is a signed number. The actual normalized offset is freq_offset_fc/2^17." range="7:0" property="RO"/>
				<Register offset="0x4F"/>
			</RegisterGroup>
			<RegisterGroup name="PLH_SYNC_1" description="PLH_SYNC_1 is frame synchronization control register 1." value="0x4F" startoffset="0x50">
				<Member name="plh_sync_th" description="Confidence count threshold for determining whether frame synchronization enters the synchronization state. A smaller value indicates a faster synchronization speed but easier false synchronization." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="PLH_SYNC_2" description="PLH_SYNC_2 is frame synchronization control register 2." value="0x49" startoffset="0x51">
				<Member name="plh_lost_th" description="Number of lost frames when lock loss is checked during frame synchronization. A smaller value indicates a faster check speed but easier false lock loss." range="7:4" property="RW"/>
				<Member name="plh_am_th" description="Amplitude threshold for frame synchronization. A smaller value indicates higher synchronization performance but slower synchronization speed." range="3:0" property="RW"/>
				<Register offset="0x51"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CTRL_SW" description="CR_CTRL_SW is a CR control register." value="0x3F" startoffset="0x52">
				<Member name="cr_crfb_bypass" description="Carrier frequency offset slow feedback bypass.&lt;br&gt;1: bypass&lt;br&gt;0: not bypass" range="7" property="RW"/>
				<Member name="ccm_dummy" description="Blank frame allowed in the CCM.&lt;br&gt;1: allowed&lt;br&gt;0: not allowed" range="6" property="RW"/>
				<Member name="denbi_bypass" description="Narrowband interference suppression module bypass.&lt;br&gt;1: bypass&lt;br&gt;0: not bypass" range="5" property="RW"/>
				<Member name="use_intp" description="Carrier phase interpolation using pilot.&lt;br&gt;1: yes&lt;br&gt;0: no" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="use_pulse_det" description="Pulse interference detection.&lt;br&gt;1: yes&lt;br&gt;0: no" range="2" property="RW"/>
				<Member name="scan_auto" description="Mode for setting the carrier frequency scanning step.&lt;br&gt;1: automatic mode&lt;br&gt;0: manual mode" range="1" property="RW"/>
				<Member name="cr_bw_auto" description="Mode for setting the CR bandwidth.&lt;br&gt;1: automatic mode&lt;br&gt;0: manual mode" range="0" property="RW"/>
				<Register offset="0x52"/>
			</RegisterGroup>
			<RegisterGroup name="SCAN_STEP_L" description="SCAN_STEP_L is a frequency scanning speed register." value="0x64" startoffset="0x53">
				<Member name="scan_step_l" description="Lower eight bits of the 12-bit frequency scanning speed manually configured." range="7:0" property="RW"/>
				<Register offset="0x53"/>
			</RegisterGroup>
			<RegisterGroup name="SCAN_STEP_FB" description="SCAN_STEP_FB is a frequency scanning control register." value="0x30" startoffset="0x54">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="fb_speed" description="Carrier frequency slow feedback speed." range="6:4" property="RW"/>
				<Member name="scan_step_h" description="Upper four bits of the 12-bit frequency scanning speed manually configured." range="3:0" property="RW"/>
				<Register offset="0x54"/>
			</RegisterGroup>
			<RegisterGroup name="SCAN_ADJUST" description="SCAN_ADJUST is an automatic frequency scanning speed register." value="0x18" startoffset="0x55">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="scan_adjust" description="Automatic adjustment of the frequency scanning speed." range="5:0" property="RW"/>
				<Register offset="0x55"/>
			</RegisterGroup>
			<RegisterGroup name="CR_ZUNI_WAIT" description="CR_ZUNI_WAIT is a carrier control register." value="0x8B" startoffset="0x56">
				<Member name="cr_zuni" description="Stable damping of the CR PLL." range="7:5" property="RW"/>
				<Member name="cr_lock_wait" description="Carrier lock wait time." range="4:0" property="RW"/>
				<Register offset="0x56"/>
			</RegisterGroup>
			<RegisterGroup name="CR_BW_ADJUST" description="CR_BW_ADJUST is a carrier bandwidth control register." value="0x20" startoffset="0x57">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="bw_adjust" description="CR bandwidth adjustment." range="5:0" property="RW"/>
				<Register offset="0x57"/>
			</RegisterGroup>
			<RegisterGroup name="CR_BW_MAX" description="CR_BW_MAX is a carrier maximum bandwidth control register." value="0xFF" startoffset="0x58">
				<Member name="cr_bw_max" description="Maximum CR bandwidth.&lt;br&gt;Note: The field value multiplied by 32 is the actual maximum bandwidth." range="7:0" property="RW"/>
				<Register offset="0x58"/>
			</RegisterGroup>
			<RegisterGroup name="CR_BW_SET" description="CR_BW_SET is a carrier bandwidth control register." value="0x1F" startoffset="0x59">
				<Member name="cr_bw_exp" description="Exponential part of the bandwidth." range="7:5" property="RW"/>
				<Member name="cr_bw_coef" description="Decimal part of the bandwidth.&lt;br&gt;The actual bandwidth is calculated as follows:&lt;br&gt;Actual bandwidth = cr_bw_coef x 2^cr_bw_exp" range="4:0" property="RW"/>
				<Register offset="0x59"/>
			</RegisterGroup>
			<RegisterGroup name="CR_CN" description="CR_CN is a CN ratio register." value="0x00" startoffset="0x5A">
				<Member name="cr_cn" description="CN ratio. The maximum value is 255. The LSB indicates 0.1875 dB." range="7:0" property="RO"/>
				<Register offset="0x5A"/>
			</RegisterGroup>
			<RegisterGroup name="CR_STATE" description="CR_STATE is a carrier status register." value="0x00" startoffset="0x5B">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="cr_ok" description="CR completion." range="2" property="RO"/>
				<Member name="scan_ok" description="Carrier frequency scanning completion." range="1" property="RO"/>
				<Member name="sync_ok" description="Frame synchronization completion." range="0" property="RO"/>
				<Register offset="0x5B"/>
			</RegisterGroup>
			<RegisterGroup name="PLS_CODE" description="PLS_CODE is a PLS_CODE register." value="0x00" startoffset="0x5C">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="pls_code" description="PLS_CODE in DVB-S2 mode. The upper five bits indicate the MODCOD and the lower two bits indicate the type." range="6:0" property="RO"/>
				<Register offset="0x5C"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_INV" description="FREQ_INV is a spectrum reversion register." value="0x02" startoffset="0x5D">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="freq_inverse" description="Spectrum invert. This field is valid only in DVB-S2 mode." range="0" property="RO"/>
				<Register offset="0x5D"/>
			</RegisterGroup>
			<RegisterGroup name="CR_ZUNI_BW_L" description="CR_ZUNI_BW_L is a carrier bandwidth low register." value="0x00" startoffset="0x5E">
				<Member name="cr_zuni_bw_l" description="Lower eight bits of the 13-bit product of the damping value and the bandwidth." range="7:0" property="RO"/>
				<Register offset="0x5E"/>
			</RegisterGroup>
			<RegisterGroup name="CR_ZUNI_BW_H" description="CR_ZUNI_BW_H is a carrier bandwidth high register." value="0x00" startoffset="0x5F">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="cr_zuni_bw_h" description="Upper five bits of the 13-bit product of the damping value and the bandwidth." range="4:0" property="RO"/>
				<Register offset="0x5F"/>
			</RegisterGroup>
			<RegisterGroup name="SYNC_FREQ_L" description="SYNC_FREQ_L is a frame synchronization frequency low register." value="0x00" startoffset="0x60">
				<Member name="sync_freq_l" description="Lower eight bits of the 12-bit estimated frame synchronization frequency. The LSB is (2^?12 x fs)." range="7:0" property="RO"/>
				<Register offset="0x60"/>
			</RegisterGroup>
			<RegisterGroup name="SYNC_FREQ_H" description="SYNC_FREQ_H is a frame synchronization frequency high register." value="0x80" startoffset="0x61">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="sync_freq_h" description="Upper four bits of the 12-bit estimated frame synchronization frequency. The LSB is (2^?4 x fs)." range="3:0" property="RO"/>
				<Register offset="0x61"/>
			</RegisterGroup>
			<RegisterGroup name="SCAN_FREQ_L" description="SCAN_FREQ_L is a scanning frequency low register." value="0x00" startoffset="0x62">
				<Member name="scan_freq_l" description="Lower eight bits of the 16-bit scanning frequency. The LSB is (2^?16 x fs)." range="7:0" property="RO"/>
				<Register offset="0x62"/>
			</RegisterGroup>
			<RegisterGroup name="SCAN_FREQ_H" description="SCAN_FREQ_H is a scanning frequency high register." value="0x00" startoffset="0x63">
				<Member name="scan_freq_h" description="Upper eight bits of the 16-bit scanning frequency. The LSB is (2^?8 x fs)." range="7:0" property="RO"/>
				<Register offset="0x63"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_ACC_L" description="FREQ_ACC_L is a carrier frequency offset slow feedback low register." value="0x00" startoffset="0x64">
				<Member name="freq_acc_l" description="Lower eight bits of the 16-bit carrier frequency offset slow feedback. The LSB is (2^?16 x fs)." range="7:0" property="RO"/>
				<Register offset="0x64"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_ACC_H" description="FREQ_ACC_H is a carrier frequency offset slow feedback high register." value="0x00" startoffset="0x65">
				<Member name="freq_acc_h" description="Upper eight bits of the 16-bit carrier frequency offset slow feedback. The LSB is (2^?8 x fs)." range="7:0" property="RO"/>
				<Register offset="0x65"/>
			</RegisterGroup>
			<RegisterGroup name="TR_FREQ_FB_L" description="TR_FREQ_FB_L is a carrier frequency offset TR feedback low register." value="0x00" startoffset="0x66">
				<Member name="tr_freq_fb_l" description="Lower eight bits of the 16-bit carrier frequency offset TR feedback. The LSB is (2^?16 x fs)." range="7:0" property="RO"/>
				<Register offset="0x66"/>
			</RegisterGroup>
			<RegisterGroup name="TR_FREQ_FB_H" description="TR_FREQ_FB_H is a carrier frequency offset TR feedback high register." value="0x00" startoffset="0x67">
				<Member name="tr_freq_fb_h" description="Upper eight bits of the 16-bit carrier frequency offset TR feedback. The LSB is (2^?8 x fs)." range="7:0" property="RO"/>
				<Register offset="0x67"/>
			</RegisterGroup>
			<RegisterGroup name="CR_LOOP_DC_L" description="CR_LOOP_DC_L is a carrier PLL control word low register." value="0x00" startoffset="0x68">
				<Member name="cr_loop_dc_l" description="Lower eight bits of the 16-bit carrier PLL control word. The LSB is (2^?20 x fs)." range="7:0" property="RO"/>
				<Register offset="0x68"/>
			</RegisterGroup>
			<RegisterGroup name="CR_LOOP_DC_H" description="CR_LOOP_DC_H is a carrier PLL control word high register." value="0x00" startoffset="0x69">
				<Member name="cr_loop_dc_h" description="Upper eight bits of the 16-bit carrier PLL control word. The LSB is (2^?12 x fs)." range="7:0" property="RO"/>
				<Register offset="0x69"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOD_ID_0" description="DEMOD_ID_0 is Demod ID register 0." value="0x00" startoffset="0x6C">
				<Member name="demod_id_0" description="Lowest eight bits of the 32-bit Demod ID." range="7:0" property="RO"/>
				<Register offset="0x6C"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOD_ID_1" description="DEMOD_ID_1 is Demod ID register 1." value="0x01" startoffset="0x6D">
				<Member name="demod_id_1" description="Lower eight bits of the 32-bit Demod ID." range="7:0" property="RO"/>
				<Register offset="0x6D"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOD_ID_2" description="DEMOD_ID_2 is Demod ID register 2." value="0x36" startoffset="0x6E">
				<Member name="demod_id_2" description="Upper eight bits of the 32-bit Demod ID." range="7:0" property="RO"/>
				<Register offset="0x6E"/>
			</RegisterGroup>
			<RegisterGroup name="DEMOD_ID_3" description="DEMOD_ID_3 is Demod ID register 3." value="0x31" startoffset="0x6F">
				<Member name="demod_id_3" description="Uppermost eight bits of the 32-bit Demod ID." range="7:0" property="RO"/>
				<Register offset="0x6F"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_CTRL" description="EQU_CTRL is an equalization control register." value="0x06" startoffset="0x70">
				<Member name="equ_hold" description="Current equalizer factor hold.&lt;br&gt;1: hold&lt;br&gt;0: not hold" range="7" property="RW"/>
				<Member name="equ_bypass" description="Equalizer operation bypass.&lt;br&gt;1: bypass&lt;br&gt;0: not bypass" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:3" property="-"/>
				<Member name="blind_step" description="Blind equalization step. Each time the value is added by 1, the step is multiplied by 2." range="2:0" property="RW"/>
				<Register offset="0x70"/>
			</RegisterGroup>
			<RegisterGroup name="LMS_STEP" description="LMS_STEP is an equalization step control register." value="0x02" startoffset="0x71">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="lms_step_4_8" description="LMS equalization step in QPSK or 8PSK mode. Each time the value is added by 1, the step is multiplied by 2." range="2:0" property="RW"/>
				<Register offset="0x71"/>
			</RegisterGroup>
			<RegisterGroup name="CN_CTRL" description="CN_CTRL is a noise power statistics control register." value="0x48" startoffset="0x75">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="bypass_cnr_est" description="CNR estimation module bypass.&lt;br&gt;1: bypass&lt;br&gt;0: not bypass" range="5" property="RW"/>
				<Member name="noise_sta" description="Average times for noise power statistics.&lt;br&gt;00: 64&lt;br&gt;01: 128&lt;br&gt;10: 256&lt;br&gt;11: 512" range="4:3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x75"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_TAP_REAL" description="EQU_TAP_REAL is an equalization tap real part register." value="0x00" startoffset="0x76">
				<Member name="equ_tap_real" description="Real part to be written to tap N or to be read from tap N. The read or write operation depends on the RD_WR_TAP register." range="7:0" property="RW"/>
				<Register offset="0x76"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_TAP_IMAG" description="EQU_TAP_IMAG is an equalization tap imaginary part register." value="0x00" startoffset="0x77">
				<Member name="equ_tap_imag" description="Imaginary part to be written to tap N or to be read from tap N. The read or write operation depends on the RD_WR_TAP register." range="7:0" property="RW"/>
				<Register offset="0x77"/>
			</RegisterGroup>
			<RegisterGroup name="EQU_TAP_SEL" description="EQU_TAP_SEL is a tap select register." value="0x01" startoffset="0x78">
				<Member name="equ_tap_sel" description="Selected tap N to be read or written. The value is an unsigned number. If the value is greater than the actual tap number, the last tap is selected." range="7:2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="-"/>
				<Register offset="0x78"/>
			</RegisterGroup>
			<RegisterGroup name="XREG_INIT_LOW" description="XREG_INIT_LOW is an equalization control low register." value="0x01" startoffset="0x7A">
				<Member name="xreg_init_low" description="Lower eight bits of xreg_init." range="7:0" property="RW"/>
				<Register offset="0x7A"/>
			</RegisterGroup>
			<RegisterGroup name="XREG_INIT_MID" description="XREG_INIT_MID is an equalization control middle register." value="0x00" startoffset="0x7B">
				<Member name="xreg_init_mid" description="Middle eight bits of xreg_init." range="7:0" property="RW"/>
				<Register offset="0x7B"/>
			</RegisterGroup>
			<RegisterGroup name="XREG_INIT_HI" description="XREG_INIT_HI is an equalization control high register." value="0x60" startoffset="0x7C">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="ffe_step" description="Step of the feed forward equalizer (FFE) tap. The value 0 indicates that the FFE tap step is the same as the feedback equalizer (FBE) tap step. Each time the field value is added by 1, the FFE tap is half of the FBE tap step." range="4:2" property="RW"/>
				<Member name="xreg_init_hi" description="Upper two bits of xreg_init." range="1:0" property="RW"/>
				<Register offset="0x7C"/>
			</RegisterGroup>
			<RegisterGroup name="RD_WR_TAP" description="RD_WR_TAP is a tap control register." value="0x82" startoffset="0x7D">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="rd_wr_tap" description="Equalizer tap read/write control.&lt;br&gt;0: Tap N is read and the read value is stored in the registers whose offset addresses are 0x76 and 0x77. The value N is specified by the EQU_TAP_SEL register.&lt;br&gt;1: The values of the registers whose offset addresses are 0x76 and 0x77 are written to tap N. The value N is specified by the EQU_TAP_SEL register." range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="lms_step_16_32" description="LMS equalization step in 16APSK or 32APSK mode. Each time the value is added by 1, the step is multiplied by 2." range="2:0" property="RW"/>
				<Register offset="0x7D"/>
			</RegisterGroup>
			<RegisterGroup name="NOISE_POW_L" description="NOISE_POW_L is a noise power low register." value="0x00" startoffset="0x7E">
				<Member name="noise_pow_l" description="Lower eight bits of the output value for noise power statistics." range="7:0" property="RO"/>
				<Register offset="0x7E"/>
			</RegisterGroup>
			<RegisterGroup name="NOISE_POW_H" description="NOISE_POW_H is a noise power high register." value="0x00" startoffset="0x7F">
				<Member name="cnr_est_ok" description="CNR estimation completion." range="7" property="RO"/>
				<Member name="noise_pow_h" description="Upper seven bits of the output value for noise power statistics." range="6:0" property="RO"/>
				<Register offset="0x7F"/>
			</RegisterGroup>
			<RegisterGroup name="LDPC_ITER" description="LDPC_ITER is an LDPC iteration control register." value="0x50" startoffset="0x82">
				<Member name="fix_iter" description="Fixed or selected maximum iteration times.&lt;br&gt;1: fixed maximum iteration times&lt;br&gt;0: automatically selected maximum iteration times" range="7" property="RW"/>
				<Member name="iter_num_man" description="Manually or automatically configured maximum iteration times.&lt;br&gt;1: manually&lt;br&gt;0: automatically" range="6" property="RW"/>
				<Member name="iter_num" description="Manually configured maximum iteration times." range="5:0" property="RW"/>
				<Register offset="0x82"/>
			</RegisterGroup>
			<RegisterGroup name="BER_CTRL" description="BER_CTRL is a BER control register." value="0xB5" startoffset="0x83">
				<Member name="stop_sel" description="Iteration check stop.&lt;br&gt;1: Automatic iteration check stops.&lt;br&gt;0: Iteration stops when the maximum iteration times is reached." range="7" property="RW"/>
				<Member name="frame_num" description="BER statistics period." range="6:4" property="RW"/>
				<Member name="rst_frm_num" description="Total frame count for auto reset statistics." range="3:2" property="RW"/>
				<Member name="rst_err_num" description="Percentage of correct frames during auto reset. A greater percentage indicates a higher ratio of correct frames to total frames." range="1:0" property="RW"/>
				<Register offset="0x83"/>
			</RegisterGroup>
			<RegisterGroup name="FEC_BER_L" description="FEC_BER_L is a BER low register." value="0x00" startoffset="0x84">
				<Member name="fec_ber_l" description="Lower eight bits of BER statistics." range="7:0" property="RO"/>
				<Register offset="0x84"/>
			</RegisterGroup>
			<RegisterGroup name="FEC_BER_H" description="FEC_BER_H is a BER high register." value="0x00" startoffset="0x85">
				<Member name="fec_ber_h" description="Upper eight bits of BER statistics." range="7:0" property="RO"/>
				<Register offset="0x85"/>
			</RegisterGroup>
			<RegisterGroup name="FEC_FER_L" description="FEC_FER_L is an FER low register." value="0x00" startoffset="0x86">
				<Member name="fec_fer_l" description="Lower eight bits of the error frame count." range="7:0" property="RO"/>
				<Register offset="0x86"/>
			</RegisterGroup>
			<RegisterGroup name="FEC_FER_H" description="FEC_FER_H is an FER high register." value="0x00" startoffset="0x87">
				<Member name="fec_fer_h" description="Upper eight bits of the error frame count." range="7:0" property="RO"/>
				<Register offset="0x87"/>
			</RegisterGroup>
			<RegisterGroup name="S2_SUCCESS" description="S2_SUCCESS is an S2 decoding success register." value="0x00" startoffset="0x88">
				<Member name="iter_num" description="Half of the actual LDPC decoding iteration times." range="7:2" property="RO"/>
				<Member name="bch_cancorr" description="BCH decoding success.&lt;br&gt;1: success&lt;br&gt;0: failure" range="1" property="RO"/>
				<Member name="ldpc_badly" description="LDPC decoding badly.&lt;br&gt;1: failure&lt;br&gt;0: success" range="0" property="RO"/>
				<Register offset="0x88"/>
			</RegisterGroup>
			<RegisterGroup name="VTB_CTRL1" description="VTB_CTRL1 is a VTB control register." value="0x08" startoffset="0x89">
				<Member name="iq_swap_mod" description="I/Q inversion search mode.&lt;br&gt;1: manual mode&lt;br&gt;0: automatic mode" range="7" property="RW"/>
				<Member name="iq_swap_man" description="I/O manual inversion indicator.&lt;br&gt;1: inverted&lt;br&gt;0: not inverted" range="6" property="RW"/>
				<Member name="vtb_search_mod" description="VTB code rate search mode.&lt;br&gt;1: manual mode&lt;br&gt;0: automatic mode" range="5" property="RW"/>
				<Member name="vtb_search_per" description="VTB search period." range="4:3" property="RW"/>
				<Member name="vtb_rate_man" description="VTB cod rate manually searched.&lt;br&gt;000: 1/2&lt;br&gt;001: 2/3&lt;br&gt;010: 3/4&lt;br&gt;011: 5/6&lt;br&gt;100: 7/8&lt;br&gt;101: 6/7&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x89"/>
			</RegisterGroup>
			<RegisterGroup name="VTB_THRES" description="VTB_THRES is a VTB search control register." value="0x22" startoffset="0x8A">
				<Member name="vtb_lock_th" description="VTB search lock threshold." range="7:4" property="RW"/>
				<Member name="vtb_loss_th" description="VTB search lock loss threshold." range="3:0" property="RW"/>
				<Register offset="0x8A"/>
			</RegisterGroup>
			<RegisterGroup name="VTB_CTRL2" description="VTB_CTRL2 is a VTB control register." value="0x38" startoffset="0x8B">
				<Member name="vtb_tout_th" description="VTB search timeout threshold." range="7:4" property="RW"/>
				<Member name="vtb_lock_mod" description="VTB search lock mode.&lt;br&gt;1: Lock loss is not checked after the VTB code rate is locked.&lt;br&gt;0: Lock loss is checked after the VTB code rate is locked." range="3" property="RW"/>
				<Member name="vtb_adjust_man" description="Strength adjustment mode of VTB inputs.&lt;br&gt;1: The input signal strength is manually adjusted.&lt;br&gt;0: The strength is automatically adjusted based on the code rate." range="2" property="RW"/>
				<Member name="vtb_adjust" description="Manual adjustment strength for VTB inputs. The vtb_adjust field is valid when vtb_adjust_man is 1. The greater the value of the vtb_adjust field is, the greater the adjusted signal strength is." range="1:0" property="RW"/>
				<Register offset="0x8B"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL1" description="FS_CTRL1 is S frame synchronization control register 1." value="0xA9" startoffset="0x8C">
				<Member name="fs_corr_en" description="FS frame header correction enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="fs_lock_th" description="FS lock threshold." range="6:5" property="RW"/>
				<Member name="fs_loss_th" description="FS lock loss threshold." range="4:3" property="RW"/>
				<Member name="fs_search_mod" description="FS search mode.&lt;br&gt;1: manual mode&lt;br&gt;0: automatic mode" range="2" property="RW"/>
				<Member name="fs_direc_man" description="Mode search indicator.&lt;br&gt;1: Searching the DirecTV mode is manually configured.&lt;br&gt;0: Searching the DVB-S mode is manually configured." range="1" property="RW"/>
				<Member name="rs_corr_en" description="RS correction enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0x8C"/>
			</RegisterGroup>
			<RegisterGroup name="FS_CTRL2" description="FS_CTRL2 is S frame synchronization control register 2." value="0x5A" startoffset="0x8D">
				<Member name="fs_sear_th" description="Times threshold for FS search by mode." range="7:6" property="RW"/>
				<Member name="fs_modtrans_th" description="Frame count threshold for FS search for a mode." range="5:4" property="RW"/>
				<Member name="fs_tout_th" description="FS search timeout threshold." range="3:2" property="RW"/>
				<Member name="ber_en" description="BER statistics enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ber_clear" description="BER statistics clear.&lt;br&gt;1: cleared&lt;br&gt;0: not cleared" range="0" property="RW"/>
				<Register offset="0x8D"/>
			</RegisterGroup>
			<RegisterGroup name="SEAR_RESULT" description="SEAR_RESULT is an S search result register." value="0x00" startoffset="0x8E">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="vtb_rate" description="Searched VTB code rate.&lt;br&gt;000: 1/2&lt;br&gt;001: 2/3&lt;br&gt;010: 3/4&lt;br&gt;011: 5/6&lt;br&gt;100: 7/8&lt;br&gt;101: 6/7&lt;br&gt;Other values: reserved" range="3:1" property="RO"/>
				<Member name="ir_directv" description="DirecTV mode indicator.&lt;br&gt;1: DirecTV mode&lt;br&gt;0: DVB-S mode" range="0" property="RO"/>
				<Register offset="0x8E"/>
			</RegisterGroup>
			<RegisterGroup name="DEC_RESULT" description="DEC_RESULT is an S decoding result register." value="0x41" startoffset="0x8F">
				<Member name="rst_vcm_err_num" description="Percentage of correct frames during auto reset in VCM mode. A larger percentage indicates a higher correct rate." range="7:6" property="RW"/>
				<Member name="vtb_tout" description="VTB search timeout indicator.&lt;br&gt;1: Time is out.&lt;br&gt;0: Time is not out." range="5" property="RO"/>
				<Member name="fs_tout" description="FS search timeout indicator.&lt;br&gt;1: Time is out.&lt;br&gt;0: Time is not out." range="4" property="RO"/>
				<Member name="vtb_lock" description="VTB search lock.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="3" property="RO"/>
				<Member name="iq_swap" description="I/Q inversion indicator.&lt;br&gt;1: inverted&lt;br&gt;0: not inverted" range="2" property="RO"/>
				<Member name="fs_lock" description="FS search lock.&lt;br&gt;1: locked&lt;br&gt;0: unlocked" range="1" property="RO"/>
				<Member name="rs_cancorr" description="RS decoding error indicator.&lt;br&gt;1: error&lt;br&gt;0: success" range="0" property="RO"/>
				<Register offset="0x8F"/>
			</RegisterGroup>
			<RegisterGroup name="TS_PARALL_CTRL" description="TS_PARALL_CTRL is a TS output select register." value="0x6A" startoffset="0x90">
				<Member name="c_isi_research" description="Stream ID search again enable.&lt;br&gt;1: enabled (automatically cleared)&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="-"/>
				<Member name="ts_parall" description="TS parallel output mode select.&lt;br&gt;1: parallel mode&lt;br&gt;0: serial mode" range="5" property="RW"/>
				<Member name="ts_serial2" description="2-bit TS output.&lt;br&gt;1: 2-bit TS output (ts_parall must be set to 1)&lt;br&gt;0: parallel mode or serial mode, which depends on the value of the ts_parall field" range="4" property="RW"/>
				<Member name="ts_a_sel" description="TS_ERR port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="3:0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="TS_10_SEL" description="TS_10_SEL is a TS output control register." value="0x10" startoffset="0x91">
				<Member name="ts_1_sel" description="TS_OUT1 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="7:4" property="RW"/>
				<Member name="ts_0_sel" description="TS_OUT0 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="3:0" property="RW"/>
				<Register offset="0x91"/>
			</RegisterGroup>
			<RegisterGroup name="TS_32_SEL" description="TS_32_SEL is a TS output control register." value="0x32" startoffset="0x92">
				<Member name="ts_3_sel" description="TS_OUT3 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="7:4" property="RW"/>
				<Member name="ts_2_sel" description="TS_OUT2 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="3:0" property="RW"/>
				<Register offset="0x92"/>
			</RegisterGroup>
			<RegisterGroup name="TS_54_SEL" description="TS_54_SEL is a TS output control register." value="0x54" startoffset="0x93">
				<Member name="ts_5_sel" description="TS_OUT5 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="7:4" property="RW"/>
				<Member name="ts_4_sel" description="TS_OUT4 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="3:0" property="RW"/>
				<Register offset="0x93"/>
			</RegisterGroup>
			<RegisterGroup name="TS_76_SEL" description="TS_76_SEL is a TS output control register." value="0x76" startoffset="0x94">
				<Member name="ts_7_sel" description="TS_OUT7 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="7:4" property="RW"/>
				<Member name="ts_6_sel" description="TS_OUT6 port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="3:0" property="RW"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="TS_98_SEL" description="TS_98_SEL is a TS output control register." value="0x98" startoffset="0x95">
				<Member name="ts_9_sel" description="TS_VLD port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="7:4" property="RW"/>
				<Member name="ts_8_sel" description="TS_SYNC port output control. The bits in {ts_err, ts_vld, ts_sync, ts_out[7:0]} are selected for signal output." range="3:0" property="RW"/>
				<Register offset="0x95"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CTRL0" description="TS_CTRL0 is TS control register 0." value="0x92" startoffset="0x96">
				<Member name="pcr_change" description="PCR modification enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="pcr_local_chg" description="Whether to use the local counter to update the PCR.&lt;br&gt;1: The value of the local counter is used as the updated PCR value.&lt;br&gt;0: The result calculated by using ISCR is used as the updated PCR value." range="6" property="RW"/>
				<Member name="ts_lsb_first" description="TS serial output sequence.&lt;br&gt;1: from 0 to 7&lt;br&gt;0: from 7 to 0" range="5" property="RW"/>
				<Member name="serial_sync8" description="Number of output TS serial frame headers during synchronization.&lt;br&gt;1: 8&lt;br&gt;0: 1" range="4" property="RW"/>
				<Member name="mask_ts_clk" description="TS parallel clock mask.&lt;br&gt;1: The parallel clock is output only when ts_vld is valid.&lt;br&gt;0: The parallel clock is always output." range="3" property="RW"/>
				<Member name="ts_on_bf_ok" description="TS output control.&lt;br&gt;1: TSs are output before the system is ready.&lt;br&gt;0: TSs are output only after the system is ready." range="2" property="RW"/>
				<Member name="ts_clk_on" description="TS output enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ts_clk_inv" description="TS clock control.&lt;br&gt;1: The TS parallel clock is output after being inverted.&lt;br&gt;0: The TS parallel output is directly output." range="0" property="RW"/>
				<Register offset="0x96"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CTRL3" description="TS_CTRL3 is TS control register 3." value="0x00" startoffset="0x97">
				<Member name="is_ccm" description="Current mode.&lt;br&gt;1: CCM mode&lt;br&gt;0: VCM or ACM mode" range="7" property="RO"/>
				<Member name="matype_addr" description="Register address for storing ISI stream information. Read MATTYPE[matype_out] to obtain the configured address and stream information.&lt;br&gt;matype_addr[4:0] is used to select streams.&lt;br&gt;When matype_addr[6:5]==2'b00, the output of MATTYPE[matype_out] is the stream ID.&lt;br&gt;When matype_addr[6:5]==2'b01, the output of MATTYPE[matype_out] is matype1 corresponding to the stream ID.&lt;br&gt;When matype_addr[6:5]==2'b1x, the output of MATTYPE[matype_out] is tmodcod corresponding to the stream ID." range="6:0" property="RW"/>
				<Register offset="0x97"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CTRL4" description="TS_CTRL4 is TS control register 4." value="0xCA" startoffset="0x98">
				<Member name="isi_sel_vld" description="TS output selected by specifying the stream ID.&lt;br&gt;1: The output stream is the one specified by isi_sel.&lt;br&gt;0: The output stream is the first stream found." range="7" property="RW"/>
				<Member name="clk_auto" description="Automatic generating of the TS clock.&lt;br&gt;1: If there is only one stream in CCM mode, an even TS clock is generated based on the stream rate.&lt;br&gt;0: A fixed clock frequency is generated by using ts_clk_div." range="6" property="RW"/>
				<Member name="ts_clk_div" description="TS parallel clock that is obtained by dividing the system clock.&lt;br&gt;The frequency divider is calculated as follows: Frequency divider = {ts_clk_div[5:0], ts_clk_div_f[15:0]}/2^16&lt;br&gt;The value of the ts_clk_div field ranges from 8 to 31." range="5:0" property="RW"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CLK_DIV_F_L" description="TS_CLK_DIV_F_L is a TS clock low register." value="0x00" startoffset="0x99">
				<Member name="ts_clk_div_f_l" description="ts_clk_f[7:0]. Lower bits of the decimal part of the TS parallel clock obtained by dividing the system clock." range="7:0" property="RW"/>
				<Register offset="0x99"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CLK_DIV_F_H" description="TS_CLK_DIV_F_H is a TS clock high register." value="0x00" startoffset="0x9A">
				<Member name="ts_clk_div_f_h" description="ts_clk_f[7:0]. Upper bits of the decimal part of the TS parallel clock obtained by dividing the system clock." range="7:0" property="RW"/>
				<Register offset="0x9A"/>
			</RegisterGroup>
			<RegisterGroup name="ISI_SEL" description="ISI_SEL is an ISI select register." value="0x01" startoffset="0x9B">
				<Member name="isi_sel" description="TS output select when TS_CTRL4[isi_sel_vld] is 1." range="7:0" property="RW"/>
				<Register offset="0x9B"/>
			</RegisterGroup>
			<RegisterGroup name="MATTYPE" description="MATTYPE is a stream ID register." value="0x00" startoffset="0x9C">
				<Member name="matype_out" description="ISI stream ID output." range="7:0" property="RO"/>
				<Register offset="0x9C"/>
			</RegisterGroup>
			<RegisterGroup name="ROLL_OFF" description="ROLL_OFF is a roll-off register." value="0x00" startoffset="0x9D">
				<Member name="roll_off" description="Roll-off factor.&lt;br&gt;00: 0.35&lt;br&gt;01: 0.25&lt;br&gt;10: 0.20&lt;br&gt;11: reserved" range="7:6" property="RO"/>
				<Member name="isi_num" description="Number of searched ISI streams." range="5:0" property="RO"/>
				<Register offset="0x9D"/>
			</RegisterGroup>
			<RegisterGroup name="CRC_ERR" description="CRC_ERR is a CRC check register." value="0x00" startoffset="0x9E">
				<Member name="crc_err" description="The actual PER is calculated as follows:&lt;br&gt;Actual PER = crc_err/1024 x 100%&lt;br&gt;This field is valid only for S2 signals. When the value of crc_err is less than 1 but is not 0, the field value is 1. When the value of crc_err is greater than 255, the field value is 255." range="7:0" property="RO"/>
				<Register offset="0x9E"/>
			</RegisterGroup>
			<RegisterGroup name="RST_WAIT" description="RST_WAIT is a reset wait register." value="0x15" startoffset="0x9F">
				<Member name="crc_pkt_cnt" description="Packet count for PER statistics. The actual packet count is crc_pkt_cnt x 1024. When crc_pkt_cnt is 0, the actual packet count is 1024." range="7:4" property="RW"/>
				<Member name="rst_wait" description="Reset wait.&lt;br&gt;When CLK_CNT[28:25] == rst_wait, a TS reset signal is generated. CLK_CNT is a counter that uses the FEC clock. CLK_CNT counts when the interface is abnormal." range="3:0" property="RW"/>
				<Register offset="0x9F"/>
			</RegisterGroup>
			<RegisterGroup name="FC_MAX_RELIABLE" description="FC_MAX_RELIABLE is a blind scanning carrier control register." value="0xE4" startoffset="0xA0">
				<Member name="fc_dlt_sel" description="Maximum error for blind scanning. When the field value is 0, the error is 3.072 MHz. When the field value is added by 1, the error increases by 1.024 MHz." range="7:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:3" property="-"/>
				<Member name="cbs_reliable" description="A larger value indicates more reliable blind scanning and longer scanning time." range="2:0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="FS_SPAN" description="FS_SPAN is a blind scanning symbol rate range register." value="0x05" startoffset="0xA1">
				<Member name="reserved" description="Reserved." range="7:3" property="-"/>
				<Member name="fs_span" description="Symbol rate search range when the fs is specified. The value 0 indicates 2^?9 x fs. When the field value is added by 1, the range is doubled." range="2:0" property="RW"/>
				<Register offset="0xA1"/>
			</RegisterGroup>
			<RegisterGroup name="AMP_MIN_FS" description="AMP_MIN_FS is a blind scanning minimum symbol rate register." value="0x67" startoffset="0xA7">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="min_fs" description="Minimum symbol rate for blind scanning. The LSB indicates 128 kHz." range="4:0" property="RW"/>
				<Register offset="0xA7"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_CTRL_RDADDR" description="CBS_CTRL_RDADDR is a blind scanning control register." value="0x80" startoffset="0xA8">
				<Member name="use_cbs" description="Blind scanning enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="know_fs_fc" description="Blind scanning mode.&lt;br&gt;1: known fs (symbol rate) and fc (baseband carrier frequency)&lt;br&gt;0: unknown fs and fc" range="6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5" property="-"/>
				<Member name="cbs_rd_addr" description="Address for reading blind scanning results.&lt;br&gt;Multiple results are obtained for each blind scanning and stored in the RAM. Each result has the fs, fc, and reliability information (corresponding to some registers whose offset addresses range from 0xA9 to 0xAF)." range="4:0" property="RW"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_FS_L" description="CBS_FS_L is a blind scanning symbol rate low register." value="0x00" startoffset="0xA9">
				<Member name="cbs_fs_l" description="Lower eight bits of the symbol rate obtained after blind scanning. The LSB indicates 1 kHz." range="7:0" property="RO"/>
				<Register offset="0xA9"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_FS_H" description="CBS_FS_H is a blind scanning symbol rate high register." value="0x00" startoffset="0xAA">
				<Member name="cbs_fs_h" description="Upper eight bits of the symbol rate obtained after blind scanning. The symbol rate is an unsigned number." range="7:0" property="RO"/>
				<Register offset="0xAA"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_FC_L" description="CBS_FC_L is a blind scanning frequency offset low register." value="0x00" startoffset="0xAB">
				<Member name="cbs_fc_l" description="Lower eight bits of the carrier frequency offset obtained after blind scanning. The LSB indicates 1 kHz." range="7:0" property="RO"/>
				<Register offset="0xAB"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_FC_H" description="CBS_FC_H is a blind scanning frequency offset high register." value="0x00" startoffset="0xAC">
				<Member name="cbs_fc_h" description="Upper eight bits of the carrier frequency offset obtained after blind scanning. The frequency offset is a signed number." range="7:0" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_FINISH" description="CBS_FINISH is a blind scanning completion register." value="0x00" startoffset="0xAD">
				<Member name="reserved" description="Reserved." range="7:1" property="-"/>
				<Member name="cbs_finish" description="Blind scanning completion.&lt;br&gt;1: complete&lt;br&gt;0: not complete" range="0" property="RO"/>
				<Register offset="0xAD"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_RELIABILITY1" description="CBS_RELIABILITY1 is a blind scanning reliability register." value="0x00" startoffset="0xAE">
				<Member name="cbs_reliability1" description="Blind scanning result reliability 1. A larger value indicates more reliable." range="7:0" property="RO"/>
				<Register offset="0xAE"/>
			</RegisterGroup>
			<RegisterGroup name="CBS_R2_NUM" description="CBS_R2_NUM is a blind scanning signal count register." value="0x00" startoffset="0xAF">
				<Member name="reliability2" description="Blind scanning result reliability 2. A larger value indicates more reliable." range="7:5" property="RO"/>
				<Member name="sig_num" description="Number of valid signals for current blind scanning." range="4:0" property="RO"/>
				<Register offset="0xAF"/>
			</RegisterGroup>
			<RegisterGroup name="DSEC_ADDR" description="DSEC_ADDR is a DSEC address register." value="0x00" startoffset="0xB0">
				<Member name="dsec_addr" description="When dsec_addr[7] is 1, the current operation is a read operation. When dsec_addr[3] is 0, dsec_addr[2:0] specifies the address for storing the data to be transmitted.&lt;br&gt;When dsec_addr[3] is 1, dsec_addr[2:0] specifies the address for storing the data to be received.&lt;br&gt;When dsec_addr[7] is 0, the current operation is a write operation. When dsec_addr[3] is 0, dsec_addr[2:0] specifies the address for storing the data to be transmitted.&lt;br&gt;When dsec_addr[3] is 1, the address specified by dsec_addr[2:0] is invalid." range="7:0" property="RW"/>
				<Register offset="0xB0"/>
			</RegisterGroup>
			<RegisterGroup name="DSEC_DATA" description="DSEC_DATA is a DSEC data register." value="0x00" startoffset="0xB1">
				<Member name="dsec_data" description="Transmit data or read the received data.&lt;br&gt;For details, see section 5.3.18 &quot;TX.&quot;&lt;br&gt;If bit[1] in the first byte of the message to be transmitted is 1, the state machine in the DiSEqc automatically enters the RX state after transmission is complete.&lt;br&gt;For details, see section 5.3.18 &quot;RX.&quot;" range="7:0" property="RW"/>
				<Register offset="0xB1"/>
			</RegisterGroup>
			<RegisterGroup name="DSEC_RATIO_L" description="DSEC_RATIO_L is a DSEC frequency low register." value="0x88" startoffset="0xB2">
				<Member name="dsec_ratio_l" description="Lower bits of the system clock frequency divider for generating a 22 kHz square wave. diseqc_ratio = fsys/22. The unit of fsys is kHz." range="7:0" property="RW"/>
				<Register offset="0xB2"/>
			</RegisterGroup>
			<RegisterGroup name="DSEC_RATIO_H" description="DSEC_RATIO_H is a DSEC frequency high register." value="0x13" startoffset="0xB3">
				<Member name="dsec_ratio_h" description="Upper bits of the system clock frequency divider for generating a 22 kHz square wave." range="7:0" property="RW"/>
				<Register offset="0xB3"/>
			</RegisterGroup>
			<RegisterGroup name="TX_CTRL1" description="TX_CTRL1 is a DSEC TX control register." value="0x00" startoffset="0xB4">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="num_byte" description="Number of bytes of the message to be transmitted. The actual value is the configured value plus 1." range="6:4" property="RW"/>
				<Member name="dsec_mode" description="DiSEqC working mode.&lt;br&gt;000: The DiSEqC is idle.&lt;br&gt;001: Consecutive 22 kHz square waves are transmitted.&lt;br&gt;010: A 0 tone burst is transmitted.&lt;br&gt;011: A 1 data burst is transmitted.&lt;br&gt;100: A complete DiSEqC message is transmitted.&lt;br&gt;Other values: reserved" range="3:1" property="RW"/>
				<Member name="hv_sel" description="Horizontal/Vertical polarization direction.&lt;br&gt;1: output high level&lt;br&gt;0: output low level" range="0" property="RW"/>
				<Register offset="0xB4"/>
			</RegisterGroup>
			<RegisterGroup name="RX_CTRL1" description="RX_CTRL1 is a DSEC RX control register." value="0x00" startoffset="0xB5">
				<Member name="reserved" description="Reserved." range="7:2" property="-"/>
				<Member name="tone_cofig" description="Period deviation for the 22 kHz square waves (44 μs) in the diseqc_in signal.&lt;br&gt;00: 33?60 μs&lt;br&gt;01: 30?60 μs&lt;br&gt;10: 33?66 μs&lt;br&gt;11: 30?66 μs" range="1:0" property="RW"/>
				<Register offset="0xB5"/>
			</RegisterGroup>
			<RegisterGroup name="DSEC_EN" description="DSEC_EN is a DSEC enable register." value="0x00" startoffset="0xB7">
				<Member name="dsec_en" description="LNB enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:0" property="-"/>
				<Register offset="0xB7"/>
			</RegisterGroup>
			<RegisterGroup name="RX_STATE" description="RX_STATE is a DSEC RX status register." value="0x00" startoffset="0xB8">
				<Member name="rx_silent_time" description="The low level hold time for the DiSEqC input is (rx_silent_time x 16) ms." range="7:4" property="RO"/>
				<Member name="rx_recv_bytes" description="Number of bytes to be received. The actual value is the configured value plus 1." range="3:0" property="RO"/>
				<Register offset="0xB8"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STATE" description="INT_STATE is a DSEC status register." value="0x00" startoffset="0xB9">
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="rx_err_else" description="Bit error or byte error (the received message length in bit is not an integral multiple of 8)." range="6" property="RO"/>
				<Member name="rx_err_silent" description="Indicator showing that the low level hold time for the DiSEqC input is longer than 192 ms." range="5" property="RO"/>
				<Member name="rx_err_overflow" description="Indicator showing that the received data length is greater than 8 bytes." range="4" property="RO"/>
				<Member name="rx_err_par" description="Parity error indicator." range="3" property="RO"/>
				<Member name="rx_message" description="Message RX completion indicator" range="2" property="RO"/>
				<Member name="rx_byte" description="Byte RX completion indicator" range="1" property="RO"/>
				<Member name="reserved" description="Reserved." range="0" property="-"/>
				<Register offset="0xB9"/>
			</RegisterGroup>
			<RegisterGroup name="DF_FC_L" description="DF_FC_L is an FSK frequency offset low register." value="0x0C" startoffset="0xC0">
				<Member name="df_fc_l" description="Lower bits of the FSK modulation frequency offset normalized to the system clock. The actual normalized offset is df_fc/2^21." range="7:0" property="RW"/>
				<Register offset="0xC0"/>
			</RegisterGroup>
			<RegisterGroup name="DF_FC_H" description="DF_FC_H is an FSK frequency offset high register." value="0x03" startoffset="0xC1">
				<Member name="df_fc_h" description="Upper bits of the FSK modulation frequency offset normalized to the system clock." range="7:0" property="RW"/>
				<Register offset="0xC1"/>
			</RegisterGroup>
			<RegisterGroup name="FS_FC_L" description="FS_FC_L is an FSK symbol rate low register." value="0x45" startoffset="0xC2">
				<Member name="fs_fc_l" description="Lower bits of the FSK symbol rate normalized to the system clock. The actual normalized symbol rate is df_fc/2^27." range="7:0" property="RW"/>
				<Register offset="0xC2"/>
			</RegisterGroup>
			<RegisterGroup name="FS_FC_M" description="FS_FC_M is an FSK symbol rate middle register." value="0x23" startoffset="0xC3">
				<Member name="fs_fc_m" description="Middle bits of the FSK symbol rate normalized to the system clock." range="7:0" property="RW"/>
				<Register offset="0xC3"/>
			</RegisterGroup>
			<RegisterGroup name="FS_FC_H" description="FS_FC_H is an FSK symbol rate high register." value="0x01" startoffset="0xC4">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="fs_fc_h" description="Upper bits of the FSK symbol rate normalized to the system clock." range="4:0" property="RW"/>
				<Register offset="0xC4"/>
			</RegisterGroup>
			<RegisterGroup name="HEAD_L" description="HEAD_L is a frame header low register." value="0x0D" startoffset="0xC5">
				<Member name="head_l" description="Lower bits of the configured frame header content." range="7:0" property="RW"/>
				<Register offset="0xC5"/>
			</RegisterGroup>
			<RegisterGroup name="HEAD_M" description="HEAD_M is a frame header middle register." value="0x55" startoffset="0xC6">
				<Member name="head_m" description="Middle bits of the configured frame header content." range="7:0" property="RW"/>
				<Register offset="0xC6"/>
			</RegisterGroup>
			<RegisterGroup name="HEAD_H" description="HEAD_H is a frame header high register." value="0x55" startoffset="0xC7">
				<Member name="head_h" description="Upper bits of the configured frame header content." range="7:0" property="RW"/>
				<Register offset="0xC7"/>
			</RegisterGroup>
			<RegisterGroup name="NBIT_HEAD" description="NBIT_HEAD is an FSK control register." value="0x18" startoffset="0xC8">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="nbit_head" description="Valid bits of the specified header. head[nbit_head ? 1:0] is transmitted." range="4:0" property="RW"/>
				<Register offset="0xC8"/>
			</RegisterGroup>
			<RegisterGroup name="CRC_POLY_L" description="CRC_POLY_L is a CRC low register." value="0x11" startoffset="0xC9">
				<Member name="crc_poly_l" description="Low bits of a specified polynomial for obtaining the CRC result. The LCB corresponds to X^1." range="7:0" property="RW"/>
				<Register offset="0xC9"/>
			</RegisterGroup>
			<RegisterGroup name="CRC_POLY_M" description="CRC_POLY_M is a CRC middle register." value="0x89" startoffset="0xCA">
				<Member name="crc_poly_m" description="Middle bits of a specified polynomial for obtaining the CRC result." range="7:0" property="RW"/>
				<Register offset="0xCA"/>
			</RegisterGroup>
			<RegisterGroup name="CRC_POLY_H" description="CRC_POLY_H is a CRC high register." value="0x00" startoffset="0xCB">
				<Member name="crc_poly_h" description="Upper bits of a specified polynomial for obtaining the CRC result." range="7:0" property="RW"/>
				<Register offset="0xCB"/>
			</RegisterGroup>
			<RegisterGroup name="NBIT_CRC" description="NBIT_CRC is a CRC control register." value="0x10" startoffset="0xCC">
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="nbit_crc" description="Valid bits of a specified polynomial for obtaining the CRC result. crc_poly[nbit_crc ? 1:0] is used to generate CRC check bits." range="4:0" property="RW"/>
				<Register offset="0xCC"/>
			</RegisterGroup>
			<RegisterGroup name="TCF_FC_L" description="TCF_FC_L is a TX frequency low register." value="0xB8" startoffset="0xCD">
				<Member name="tcf_fc_l" description="Lower bits of the TX center frequency normalized to the system clock. The actual normalized frequency is tcf_fc/2^17." range="7:0" property="RW"/>
				<Register offset="0xCD"/>
			</RegisterGroup>
			<RegisterGroup name="TCF_FC_H" description="TCF_FC_H is a TX frequency high register." value="0x1E" startoffset="0xCE">
				<Member name="tcf_fc_h" description="Upper bits of the TX center frequency normalized to the system clock." range="7:0" property="RW"/>
				<Register offset="0xCE"/>
			</RegisterGroup>
			<RegisterGroup name="RCF_FC_L" description="RCF_FC_L is an RX frequency low register." value="0xB8" startoffset="0xCF">
				<Member name="rcf_fc_l" description="Lower bits of the RX center frequency normalized to the system clock. The actual normalized frequency is tcf_fc/2^17." range="7:0" property="RW"/>
				<Register offset="0xCF"/>
			</RegisterGroup>
			<RegisterGroup name="RCF_FC_H" description="RCF_FC_H is an RX frequency high register." value="0x1E" startoffset="0xD0">
				<Member name="rcf_fc_h" description="Upper bits of the RX center frequency normalized to the system clock." range="7:0" property="RW"/>
				<Register offset="0xD0"/>
			</RegisterGroup>
			<RegisterGroup name="TX_NBIT_L" description="TX_NBIT_L is TX control low register." value="0x00" startoffset="0xD1">
				<Member name="tx_nbit" description="Lower bits of the TX bit count provided by users.&lt;br&gt;The bit count ranges from 1 to 256." range="7:0" property="RW"/>
				<Register offset="0xD1"/>
			</RegisterGroup>
			<RegisterGroup name="TX_CTRL2" description="TX_CTRL2 is a TX control register." value="0x21" startoffset="0xD2">
				<Member name="freq_swap" description="FSK high/low frequency corresponding to the TX/RX bit.&lt;br&gt;1: When the TX/RX bit is 1, the frequency is cf minus df. When the TX/RX bit is 0, the frequency is cf plus df.&lt;br&gt;0: When the TX/RX bit is 1, the frequency is cf plus df. When the TX/RX bit is 0, the frequency is cf minus df." range="7" property="RW"/>
				<Member name="tx_start" description="TX start enable.&lt;br&gt;This field is automatically cleared." range="6" property="RW"/>
				<Member name="tx_pad" description="Whether to add the frame header and CRC.&lt;br&gt;1: Header is added to the frame header and CRC is added to the frame tail based on the bit sequence provided by users.&lt;br&gt;0: Only the bit sequence provided by users is transmitted." range="5" property="RW"/>
				<Member name="tx_busy" description="TX busy indicator." range="4" property="RO"/>
				<Member name="tx_done" description="TX completion indicator." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:1" property="-"/>
				<Member name="tx_nbit_h" description="Upper bits of the TX bit count provided by users (excluding the header and CRC)." range="0" property="RW"/>
				<Register offset="0xD2"/>
			</RegisterGroup>
			<RegisterGroup name="RX_NBIT_L" description="RX_NBIT_L is an RX control register." value="0x00" startoffset="0xD3">
				<Member name="rx_nbit_l" description="Lower bits of the length of the received FSK frames (excluding the header and CRC). The length unit is bit." range="7:0" property="RO"/>
				<Register offset="0xD3"/>
			</RegisterGroup>
			<RegisterGroup name="RX_CTRL2" description="RX_CTRL2 is an RX control register." value="0x90" startoffset="0xD4">
				<Member name="rx_ena" description="FSK RX enable.&lt;br&gt;1: enabled&lt;br&gt;0: enabled&lt;br&gt;When this field is 1 and an FSK frame is successfully received, this field is automatically cleared. Set this field to 1 after reading the received data." range="7" property="RW"/>
				<Member name="rx_thresh" description="Energy threshold for signal detection.&lt;br&gt;The smaller the threshold is, the easier signals are detected." range="6:3" property="RW"/>
				<Member name="rx_done" description="Indicator showing that an FSK packet is successfully received." range="2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1" property="-"/>
				<Member name="rx_nbit_h" description="Upper bits of the length of the received FSK frames. The length unit is bit." range="0" property="RO"/>
				<Register offset="0xD4"/>
			</RegisterGroup>
			<RegisterGroup name="FSK_ADDR" description="FSK_ADDR is an FSK address register." value="0x00" startoffset="0xD5">
				<Member name="fsk_addr" description="When FSK_ADDR bit[7] is 0, FSK_ADDR bit[4:0] specify the address for storing the data to be transmitted.&lt;br&gt;When FSK_ADDR bit[7] is 1, FSK_ADDR[4:0] specify the address for storing the data to be received." range="7:0" property="RW"/>
				<Register offset="0xD5"/>
			</RegisterGroup>
			<RegisterGroup name="FSK_DATA" description="FSK_DATA is an FSK data register." value="0x00" startoffset="0xD6">
				<Member name="fsk_data" description="Transmit data or read the received data.&lt;br&gt;The TX procedure is as follows:&lt;br&gt;Step 1 Write data to FSK_DATA.&lt;br&gt;Step 2 Write a storage address to FSK_ADDR bit[4:0] and set FSK_ADDR bit[7] to 0.&lt;br&gt;Step 3 Repeat step 1 and step 2 until all user data is stored.&lt;br&gt;Step 4 Set head, crc_poly, nbit_head, nbit_crc, freq_swap, tcf_fc, df_fc, fs_fc, tx_pad, and tx_nbit.&lt;br&gt;Step 5 Set TX_CTRL2[tx_start] to 1.&lt;br&gt;Step 6 Wait until TX_CTRL2[tx_done] indicates that transmission is complete.&lt;br&gt;Step 7 Go to step 1 to start the next transmission.&lt;br&gt;----End&lt;br&gt;The RX procedure is as follows:&lt;br&gt;Step 1 Set head, crc_poly, nbit_head, nbit_crc, freq_swap, rcf_fc, df_fc, fs_fc, data1_flen, and flen.&lt;br&gt;Step 2 Set RX_CTRL2[rx_ena] to 1.&lt;br&gt;Step 3 Wait until RX_CTRL2[tx_done] indicates that reception is complete.&lt;br&gt;Step 4 Read rx_nbit to obtain the number of bytes of the received information (excluding the header and CRC). Currently, the value of rx_nbit must be a multiple of 8.&lt;br&gt;Step 5 Write a read address to FSK_ADDR bit[4:0] and set FSK_ADDR bit[7] to 1.&lt;br&gt;Step 6 Read FSK_DATA.&lt;br&gt;Step 7 Repeat step 5 and step 6 until all data is read.&lt;br&gt;----End" range="7:0" property="RW"/>
				<Register offset="0xD6"/>
			</RegisterGroup>
			<RegisterGroup name="FSK_RX_LEN" description="FSK_RX_LEN is an FSK control register." value="0x20" startoffset="0xD7">
				<Member name="data1_flen" description="Whether the received frame includes the frame length field.&lt;br&gt;1: include. The RX end uses the extracted frame length.&lt;br&gt;0: not include. The RX end uses the specified frame length flen." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" property="-"/>
				<Member name="flen" description="Number of specified RX bytes (excluding the header and CRC1 to CRC32)." range="5:0" property="RW"/>
				<Register offset="0xD7"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="ETH" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10090000"/>
			<RegisterGroup name="MDIO_RWCTRL" description="MDIO_RWCTRL is an MDIO command word register. The register does not support softreset." value="0x00008000" startoffset="0x1100">
				<Member name="cpu_data_in" description="Data that is written to the PHY by the MDIO module.&lt;br&gt;During writes, the CPU first writes the 16-bit data to be written by the MDIO module to this register." range="31:16" value="0x0000" property="RW"/>
				<Member name="finish" description="PHY read/write operation completion indicator.&lt;br&gt;0: not complete&lt;br&gt;1: complete&lt;br&gt;When the second read/write operation is required, the CPU must clear this bit first." range="15" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" value="0x0" property="RO"/>
				<Member name="rw" description="PHY read or write access control.&lt;br&gt;0: read&lt;br&gt;1: write" range="13" value="0x0" property="RW"/>
				<Member name="phy_exaddr" description="Physical address for the external PHY.&lt;br&gt;One MDIO interface can be used to read or write multiple external PHYs. Each PHY maps to one address. When only one external PHY is connected, this field is equivalent to UD_MDIO_PHYADDR[phy0_addr] or UD_MDIO_PHYADDR[phy1_addr]." range="12:8" value="0x00" property="RW"/>
				<Member name="frq_dv" description="Clock divider of the MDC (MDIO interface clock) when the external PHY is read or written.&lt;br&gt;The following describes the mapping between frq_dv and MDC frequency by taking the frequency 100 MHz of the main clock as an example:&lt;br&gt;000: The frequency of the working main clock is divided by 50 and the obtained frequency is 2 MHz.&lt;br&gt;001: The working main clock is divided by 100 and the obtained frequency is 1 MHz.&lt;br&gt;010: The working main clock is divided by 150 and the obtained frequency is 682 kHz.&lt;br&gt;011: The working main clock is divided by 200 and the obtained frequency is 512 kHz.&lt;br&gt;100: The working main clock is divided by 250 and the obtained frequency is 409 kHz.&lt;br&gt;101: The working main clock is divided by 300 and the obtained frequency is 341 kHz.&lt;br&gt;110: The working main clock is divided by 350 and the obtained frequency is 292 kHz.&lt;br&gt;111: The working main clock is divided by 400 and the obtained frequency is 256 kHz." range="7:5" value="0x0" property="RW"/>
				<Member name="phy_inaddr" description="Internal register address for the external PHY. This address is presented by a 5-bit binary number." range="4:0" value="0x00" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_RO_DATA" description="MDIO_RO_DATAMDIO is a read data register. The register does not support soft reset." value="0x00000000" startoffset="0x1104">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="cpu_data_out" description="Data register used by the MDIO module to read the PHY. The MDIO module first writes the 16-bit data read from the PHY to this register." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_PHYADDR" description="UD_MDIO_PHYADDR is a PHY physical address register. The register does not support softreset." value="0x00000001" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="RO"/>
				<Member name="phy_addr" description="Physical address for the external PHY." range="4:0" value="0x01" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_RO_STAT" description="UD_MDIO_RO_STAT is a PHY status register. The register does not support soft reset." value="0x00000003" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="speed_mdio2mac" description="Port speed obtained from the MDIO interface.&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="2" value="0x0" property="RO"/>
				<Member name="link_mdio2mac" description="Port link status obtained from the MDIO interface.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" value="0x1" property="RO"/>
				<Member name="duplex_mdio2mac" description="Port duplex working status obtained from the MDIO interface.&lt;br&gt;0: half duplex&lt;br&gt;1: full duplex" range="0" value="0x1" property="RO"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_ANEG_CTRL" description="UD_MDIO_ANEG_CTRLPHY is a PHY status offset address configuration register. Theregister does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;Assume that the PHY speed status is defined by bit[14] of the register whose address is 17. That is, ifinternal_addr_speed is set to 0x11 and speed_index is set to 0xE, the bit value can be read as the currentworking speed mode of the PHY over the MDIO interface." value="0x04631EA9" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RO"/>
				<Member name="internal_addr_speed" description="Address for the register in the PHY to store the status information (speed). The default value is set according to Intel 9785." range="26:22" value="0x11" property="RW"/>
				<Member name="internal_addr_link" description="Address for the register in the PHY to store the status information (link). The default value is set according to Intel 9785." range="21:17" value="0x11" property="RW"/>
				<Member name="internal_addr_duplex" description="Address for the register in the PHY to store the status information (duplex). The default value is set according to Intel 9785." range="16:12" value="0x11" property="RW"/>
				<Member name="speed_index" description="Offset address in the PHY status register that is used to store the speed information. The default value is set according to Intel 9785." range="11:8" value="0xE" property="RW"/>
				<Member name="link_index" description="Offset address in the PHY status register that is used to store the link information. The default value is set according to Intel 9785." range="7:4" value="0xA" property="RW"/>
				<Member name="duplex_index" description="Offset address in the PHY status register that is used to store the duplex information. The default value is set according to Intel 9785." range="3:0" value="0x9" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MDIO_IRQENA" description="UD_MDIO_IRQENA is a port status change scanning mask register. The register does notsupport soft reset.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;If the status information about the PHY connecting to the port cannot be obtained in scanning modeby configuring UD_MDIO_ANEG_CTRL, you can scan the PHY status register by usingMDIO_RWCTRL to check whether the port status changes and then generate an interrupt to instructsoftware to process.&lt;/li&gt;&lt;li&gt;link_partner status change refers to the change of any bit of link, speed, and duplex.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0114">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RO"/>
				<Member name="link_partner_ch_mask" description="Port link partner status scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="speed_ch_mask" description="Port speed mode scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="link_ch_mask" description="Port link mode scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="duplex_ch_mask" description="Port duplex mode scan change interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSEL" description="UD_MAC_PORTSEL is a port working status control register. The register does not supportsoft reset." value="0x00000001" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="mode_ctrl" description="Port working mode.&lt;br&gt;0: MII&lt;br&gt;1: RMII" range="1" value="0x0" property="RW"/>
				<Member name="stat_ctrl" description="Port working status information select.&lt;br&gt;0: status information obtained from the MDIO interface&lt;br&gt;1: status information set by the CPU" range="0" value="0x1" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_RO_STAT" description="UD_MAC_RO_STAT is a port status register. The register does not support soft reset." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="speed_stat" description="Current speed mode of the port.&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="2" value="0x0" property="RO"/>
				<Member name="link_stat" description="Current link status of the port.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" value="0x0" property="RO"/>
				<Member name="duplex_stat" description="Current duplex status of the port.&lt;br&gt;0: half duplex&lt;br&gt;1: full duplex" range="0" value="0x0" property="RO"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_PORTSET" description="UD_MAC_PORTSET is a port working status configuration register. The register does notsupport soft reset." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="speed_stat_dio" description="Port speed mode set by the CPU.&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="2" value="0x0" property="RW"/>
				<Member name="link_stat_dio" description="Port link status set by the CPU.&lt;br&gt;0: No link exists.&lt;br&gt;1: A link exists." range="1" value="0x0" property="RW"/>
				<Member name="duplex_stat_dio" description="Port duplex mode set by the CPU.&lt;br&gt;0: half duplex&lt;br&gt;1: full duplex" range="0" value="0x0" property="RW"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_STAT_CHANGE" description="UD_MAC_STAT_CHANGE is a port status change indicator register. The register does notsupport soft reset." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="speed_stat_ch" description="Port speed mode change indicator.&lt;br&gt;0: not changed&lt;br&gt;1: changed&lt;br&gt;Writing 1 clears this register." range="2" value="0x0" property="WC"/>
				<Member name="link_stat_ch" description="Port link status change indicator.&lt;br&gt;0: not changed&lt;br&gt;1: changed&lt;br&gt;Writing 1 clears this register." range="1" value="0x0" property="WC"/>
				<Member name="duplex_stat_ch" description="Port duplex mode change indicator.&lt;br&gt;0: not changed&lt;br&gt;1: changed&lt;br&gt;Writing 1 clears this register." range="0" value="0x0" property="WC"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MAC_SET" description="UD_MAC_SET is an MAC function configuration register. The register does not support softreset." value="0x202755EE" startoffset="0x0210">
				<Member name="reversed" description="Reserved." range="31:30" value="0x0" property="RO"/>
				<Member name="add_pad_en" description="Port auto-addition PAD enable during transmission.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x1" property="RW"/>
				<Member name="crcgen_dis" description="Port CRC generation disable control.&lt;br&gt;0: CRC is recalculated for the transmitted frame.&lt;br&gt;1: CRC is not recalculated for the transmitted frame." range="28" value="0x0" property="RW"/>
				<Member name="cntr_rdclr_en" description="Port statistics counter read clear enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="cntr_clr_all" description="Port statistics counter clear control.&lt;br&gt;0: not clear&lt;br&gt;1: clear&lt;br&gt;Note: If cntr_clr_all is set to 1, the next all-clear operation can be performed only after this bit is set to 0 and then to 1." range="26" value="0x0" property="RW"/>
				<Member name="cntr_roll_dis" description="Port statistics acyclic counter enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x0" property="RW"/>
				<Member name="colthreshold" description="Port collision count statistics threshold.&lt;br&gt;The default value is 0x1, which indicates the number of frames for one collision." range="24:21" value="0x1" property="RW"/>
				<Member name="in_loop_en" description="Port inloop enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Inloop and outloop cannot be enabled at the same time. When the network interface is in normal status, you need to soft-reset the ETH module after the normal status changes to inloop or outloop status." range="20" value="0x0" property="RW"/>
				<Member name="ex_loop_en" description="Port outloop enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: Inloop and outloop cannot be enabled at the same time. When the network interface is in normal status, you need to soft-reset the ETH module after the normal status changes to inloop or outloop status." range="19" value="0x0" property="RW"/>
				<Member name="pause_en" description="Port pause frame TX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x1" property="RW"/>
				<Member name="rx_shframe_en" description="Port short frame RX enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: If rx_shframe_en is set to 1, the minimum length of the received frame is rx_min_thr. If rx_shframe_en is set to 0, the minimum frame length is 64 bytes (including CRC) by default." range="17" value="0x1" property="RW"/>
				<Member name="rx_min_thr" description="Minimum length of the received frame.&lt;br&gt;The value ranges from 42 bytes to 63 bytes. The default value is 42 bytes.&lt;br&gt;Note: If rx_min_thr is set to a value smaller than 42, 42 is used." range="16:11" value="0x2A" property="RW"/>
				<Member name="len_max" description="Maximum length of the received frame. The default value is 1518 bytes.&lt;br&gt;The value ranges from 1518 bytes to 1535 bytes.&lt;br&gt;Note: If len_max is set to a value greater than 2000, 2000 is used. If len_max is set to a value smaller than 256, 256 is used." range="10:0" value="0x5EE" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_L32" description="GLB_HOSTMAC_L32 is a lower 32-bit local MAC address register. The register does notsupport soft reset." value="0x00000000" startoffset="0x1300">
				<Member name="local_mac" description="Lower 32 bits of the local MAC address." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1300"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_HOSTMAC_H16" description="GLB_HOSTMAC_H16 is an upper 16-bit local MAC address register. The register does notsupport soft reset." value="0x00000000" startoffset="0x1304">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="local_mac_47_32_" description="Upper 16 bits of the local MAC address." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_SOFT_RESET" description="GLB_SOFT_RESET is an internal soft reset register. The register does not support soft reset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The duration for each soft reset must be at least 2 ms." value="0x00000000" startoffset="0x1308">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="soft_reset" description="Internal soft reset.&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;To deassert soft reset in soft reset status, you must set this bit to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_FWCTRL" description="GLB_FWCTRL is a forward control register. The register does not support soft reset." value="0x00000020" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="RO"/>
				<Member name="fwall2cpu_up" description="Whether to forcibly forward all valid frames received by the ETH MAC port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0" property="RO"/>
				<Member name="fw2cpu_ena_up" description="ETH MAC port received frame forwarded to CPU port enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4:0" value="0x00" property="RO"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MACTCTRL" description="GLB_MACTCTRL is an MAC filter table control register. The register does not support softreset.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;If the highest byte of a destination MAC address is even, the frame is a unicast frame.&lt;/li&gt;&lt;li&gt;If the highest byte of a destination MAC address is odd, the frame is a multicast frame.&lt;/li&gt;&lt;li&gt;If all bytes of a destination MAC address are 0xFF, the frame is a broadcast frame.&lt;/li&gt;&lt;/ul&gt;" value="0x00000020" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="RO"/>
				<Member name="mact_ena_up" description="All port MAC filters enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="6" value="0x0" property="RO"/>
				<Member name="broad2cpu_up" description="Whether to forward the broadcast frames received by the ETH MAC port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="4" value="0x0" property="RO"/>
				<Member name="multi2cpu_up" description="Whether to forward the multicast frames (not listed in the filter table) received by the ETH MAC port to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" value="0x0" property="RO"/>
				<Member name="uni2cpu_up" description="Whether to forward the unicast frames received by the downlink port but not listed in the filter table to the CPU port.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" value="0x0" property="RO"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_ENDIAN_MOD" description="GLB_ENDIAN_MOD is an endian mode control register. The register does not support softreset." value="0x00000003" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RO"/>
				<Member name="in_edian" description="Endian mode of writing to the SDRAM during packet reception.&lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode.&lt;br&gt;Data is reversed by byte." range="1" value="0x1" property="RW"/>
				<Member name="out_edian" description="Endian mode of reading the SDRAM during packet transmission.&lt;br&gt;0: big-endian mode&lt;br&gt;1: little-endian mode." range="0" value="0x1" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_STAT" description="GLB_IRQ_STAT is an interrupt status register. The register does not support soft reset." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="RO"/>
				<Member name="int_mdio_finish" description="Whether the MDIO interface completes the CPU operation.&lt;br&gt;0: The MDIO interface does not complete the CPU operation.&lt;br&gt;1: The MDIO interface completes the CPU operation and an interrupt is generated.&lt;br&gt;After this interrupt program starts, software determines whether the MDIO interface completes the operation by querying MDIO_RWCTRL[finish]." range="12" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="11:8" value="0x0" property="RO"/>
				<Member name="int_rxd_up" description="Interrupt enable (multi-packet interrupt) for frames on the ETH MAC port to be received by the CPU.&lt;br&gt;0: invalid&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the RX queue.&lt;br&gt;After this interrupt program starts, software determines whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_up]." range="7" value="0x0" property="RO"/>
				<Member name="int_freeeq_up" description="Interrupt indicating that the TX queue changes from non-empty to empty. If this interrupt is generated, the CPU writes a new group of frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated when the TX queue changes from non-empty to empty.&lt;br&gt;After this interrupt program starts, software determines whether the current TX queue is empty by querying UD_GLB_ADDRQ_STAT[eq_cnt]. If the current TX queue is not empty, the interrupt is invalid." range="6" value="0x0" property="RO"/>
				<Member name="int_stat_up" description="Interrupt indicating whether the port status changes. This interrupt is generated when the MDIO auto-negotiates with the changes in the speed, duplex mode, and link status of the PHY.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: A port status change interrupt is generated.&lt;br&gt;After this interrupt program starts, software determines which status changes based on the configuration of UD_MDIO_IRQENA." range="5" value="0x0" property="RO"/>
				<Member name="int_duplex_up" description="Interrupt indicating whether the ETH duplex status changes.&lt;br&gt;0: The ETH duplex mode is not changed.&lt;br&gt;1: The ETH duplex status changes and an interrupt is generated.&lt;br&gt;After this interrupt program starts, software determines whether the duplex mode changes by querying UD_MAC_STAT_CHANGE[duplex_stat_ch]." range="4" value="0x0" property="RO"/>
				<Member name="int_speed_up" description="Interrupt indicating whether the ETH speed status changes.&lt;br&gt;The ETH speed mode is not changed.&lt;br&gt;1: The speed mode changes and an interrupt is generated.&lt;br&gt;After this interrupt program starts, software determines whether the speed mode changes by querying UD_MAC_STAT_CHANGE[speed_stat_ch]." range="3" value="0x0" property="RO"/>
				<Member name="int_link_up" description="Interrupt indicating whether the ETH link status changes&lt;br&gt;The ETH link status is not changed.&lt;br&gt;1: The ETH link status changes and an interrupt is generated.&lt;br&gt;After this interrupt program starts, software determines whether the link status changes by querying UD_MAC_STAT_CHANGE[link_stat_ch]." range="2" value="0x0" property="RO"/>
				<Member name="int_tx_up" description="Interrupt indicating whether the ETH MAC port has transmitted a frame received from the CPU.&lt;br&gt;The ETH MAC port has not transmitted a frame.&lt;br&gt;1: The ETH MAC port has transmitted a frame and an interrupt is generated.&lt;br&gt;After this interrupt program starts, software determines whether to release the buffer space of the transmitted frame by querying the current TX queue address eq_out_index in UD_GLB_QSTAT." range="1" value="0x0" property="RO"/>
				<Member name="int_rx_up" description="Interrupt indicating whether there is a frame in the ETH to be received by the CPU.&lt;br&gt;0: invalid&lt;br&gt;1: The interrupt is valid. There are frames to be received by the CPU in the RX queue.&lt;br&gt;After this interrupt program starts, software determines whether there are frames to be received by querying GLB_IRQ_RAW[iraw_rxd_up]." range="0" value="0x0" property="RO"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_ENA" description="GLB_IRQ_ENA is an interrupt enable register. The register does not support soft reset." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RO"/>
				<Member name="ien_all" description="All interrupts enable.&lt;br&gt;0: disabled (all interrupts cannot be reported)&lt;br&gt;1: enabled (all interrupts are reported based on the configuration)" range="19" value="0x0" property="RW"/>
				<Member name="ien_up" description="All ETH MAC port interrupts enable.&lt;br&gt;0: disabled (all ETH MAC port interrupts cannot be reported)&lt;br&gt;1: enabled (all ETH MAC port interrupts are reported based on the configuration)" range="18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:13" value="0x00" property="RO"/>
				<Member name="ien_mdio_finish" description="Indicator enable for the MDIO to complete the CPU operation.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:8" value="0x0" property="RO"/>
				<Member name="ien_rxd_up" description="Interrupt enable (multi-packet interrupt) for frames on the ETH MAC port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="ien_freeeq_up" description="Interrupt signal enable for the TX queue of the ETH MAC port to change from non-empty to empty.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="ien_stat_up" description="Interrupt signal enable for ETH MAC port status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="ien_duplex_up" description="Interrupt enable for ETH MAC port duplex mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="ien_speed_up" description="Interrupt enable for ETH MAC port speed mode changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="ien_link_up" description="Interrupt enable for ETH MAC port link status changes.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="ien_tx_up" description="Indicator enable for the completion of transmitting a frame from the CPU by the ETH MAC port.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="ien_rx_up" description="Interrupt enable for frames on the ETH MAC port to be received by the CPU.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_IRQ_RAW" description="GLB_IRQ_RAW is a raw interrupt register. The register does not support soft reset. Writing1 clears this register." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="RO"/>
				<Member name="iraw_mdio_finish" description="Raw interrupt status for the MDIO to complete the CPU operation.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved." range="11:8" value="0x0" property="RO"/>
				<Member name="iraw_rxd_up" description="Raw interrupt status (multi-packet interrupt) for frames on the ETH MAC port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="WC"/>
				<Member name="iraw_freeeq_up" description="Raw interrupt status for the TX queue of the ETH MAC port to change from non-empty to empty, indicating that the TX queue changes from non-empty to empty and the CPU can write a group of new frames to be transmitted.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="WC"/>
				<Member name="iraw_stat_up" description="Raw interrupt status for ETH MAC port status changes, indicating that an interrupt is generated when the MDIO obtains the speed change, duplex mode change, and link status change of the PHY in auto-negotiation mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="WC"/>
				<Member name="iraw_duplex_up" description="Raw interrupt status for ETH MAC port duplex mode changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="WC"/>
				<Member name="iraw_speed_up" description="Raw interrupt status for ETH MAC port speed mode changes.&lt;br&gt;0: invalid&lt;br&gt;1: The speed mode changes and an interrupt is generated.&lt;br&gt;Writing 1 clears this register." range="3" value="0x0" property="WC"/>
				<Member name="iraw_link_up" description="Raw interrupt status for ETH MAC port link status changes.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="WC"/>
				<Member name="iraw_tx_up" description="Raw interrupt status for the completion of transmitting a frame from the CPU by the ETH MAC port.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="WC"/>
				<Member name="iraw_rx_up" description="Raw interrupt status for frames on the ETH MAC port to be received by the CPU.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="WC"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC_M_L32" description="GLB_MAC_m_L32 is a lower 32-bit register for filter table MACm." value="0x00000000" startoffset="0x1400+m*0x8">
				<Member name="flt_mac_m" description="Lower 32 bits of filter table MACm (m = 0?7)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1400+m*0x8"/>
			</RegisterGroup>
			<RegisterGroup name="GLB_MAC_M_H16" description="GLB_MAC2_H16 is an upper 16-bit register for filter table MACm." value="0x00000000" startoffset="0x1404+m*0x8">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="RO"/>
				<Member name="fw2cpu_up" description="Whether to forward the frames that are received from the ETH MAC port and hit the filter to the CPU port when the ETH MAC port enables this filter.&lt;br&gt;0: no&lt;br&gt;1: yes" range="21" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:18" value="0x0" property="RO"/>
				<Member name="mac_m_up" description="Filter configuration control for the ETH MAC port (m = 0?7).&lt;br&gt;0: The ETH MAC port does not use this filter.&lt;br&gt;1: The ETH MAC port uses this filter." range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" value="0x0" property="RO"/>
				<Member name="flt_mac_m" description="Upper 16 bits of filter table MACm(m = 0?7)." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x1404+m*0x8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IRQN_SET" description="UD_GLB_IRQN_SET is a multi-packet interrupt configuration register. The register does notsupport soft reset." value="0x0800003A" startoffset="0x0340">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RO"/>
				<Member name="int_frm_cnt" description="This field is used to set the multi-packet interrupt function. That is, this field defines the number of packets to be received before a multi-packet interrupt is reported.&lt;br&gt;Note: The minimum value of int_frm_cnt is 1. In this case, the multi-packet interrupt is equivalent to the single-packet interrupt." range="28:24" value="0x08" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:16" value="0x00" property="RO"/>
				<Member name="age_timer" description="After the multi-packet interrupt function is enabled, if the number of received packets cannot reach the specified value required for reporting the multi-packet interrupt after a period, this period is defined as the aging time for generating the multi-packet interrupt.&lt;br&gt;Note: age_timer is counted in the unit of the cycle of the main clock divided by 256." range="15:0" value="0x003A" property="RW"/>
				<Register offset="0x0340"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QLEN_SET" description="UD_GLB_QLEN_SET is a queue length configuration register. The register does not supportsoft reset." value="0x00002020" startoffset="0x0344">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00000" property="RO"/>
				<Member name="iq_len" description="RX (packet receiving) queue length configuration.&lt;br&gt;Note: iq_len cannot be set to 0; otherwise, it is forcibly set to 1. The sum of iq_len and eq_len cannot be greater than 64. Otherwise, iq_len (non-zero) takes priority over eq_len and eq_len is iq_len subtracted from 64." range="13:8" value="0x20" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RO"/>
				<Member name="eq_len" description="TX (packet transmitting) queue length configuration.&lt;br&gt;Note: eq_len cannot be set to 0; otherwise, it is forcibly set to 1." range="5:0" value="0x20" property="RW"/>
				<Register offset="0x0344"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_LEVEL" description="UD_GLB_FC_LEVEL is a traffic control register. The register does not support soft reset." value="0x00000508" startoffset="0x0348">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="RO"/>
				<Member name="qlimit_ena" description="Traffic control enable for the RX queue.&lt;br&gt;0: disabled (do not transmit a traffic control message based on the status of the RX queue).&lt;br&gt;1: enabled (transmit a traffic control message based on the status of the RX queue)." range="14" value="0x0" property="RW"/>
				<Member name="qlimit_up" description="Upper limit of traffic control for the RX queue. When the available space of the RX queue is less than the upper limit, a traffic control message is transmitted to the peer end if the traffic control for the RX queue is enabled.&lt;br&gt;Note: If the upper limit qlimit_up is set to 0, the RX queue fails to enter the traffic control status.&lt;br&gt;The upper limit qlimit_up must be less than the lower limit qlimit_down." range="13:8" value="0x05" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RO"/>
				<Member name="qlimit_down" description="Lower limit of traffic control for RX queue. When the available space of the RX queue is greater than or equal to the lower limit, the current traffic control is disabled if the RX queue is in traffic control status." range="5:0" value="0x08" property="RW"/>
				<Register offset="0x0348"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_CAUSE" description="UD_GLB_CAUSE is a register for reporting causes to the CPU. The register does notsupport soft reset." value="0x00000000" startoffset="0x034C">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="mact_cause" description="Packet matching result types by querying the MAC table.&lt;br&gt;000: forcible forwarding&lt;br&gt;001: packet whose destination MAC address is the local MAC address&lt;br&gt;010: broadcast packet&lt;br&gt;011: packet matching the MAC table&lt;br&gt;100: multicast packet not matching the MAC table&lt;br&gt;101: unicast packet not matching the MAC table&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RO"/>
				<Register offset="0x034C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_RXFRM_SADDR" description="UD_GLB_RXFRM_SADDR is an RX frame start address register. The register does notsupport soft reset." value="0x00000000" startoffset="0x0350">
				<Member name="rxfrm_saddr" description="Start address for a received frame." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0350"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQFRM_DES" description="UD_GLB_IQFRM_DES is an RX frame descriptor register. The register does not supportsoft reset." value="0x00000000" startoffset="0x0354">
				<Member name="reserved" description="Reserved." range="31:18" value="0x0000" property="RO"/>
				<Member name="fd_in_addr" description="Relative address for the first frame to be received in the RX queue. It serves as the index (0 to iq_len ? 1) of the absolute storage address for the frame." range="17:12" value="0x00" property="RO"/>
				<Member name="fd_in_len" description="Length of the frame to be received in the RX queue." range="11:0" value="0x000" property="RO"/>
				<Register offset="0x0354"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_IQ_ADDR" description="UD_GLB_IQ_ADDR is an RX frame start address register. The register does not support softreset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;If the address allocated by software is not word-aligned, the logic writes data based on the word-alignedaddress. In this case, the previously written data is invalid. For example, if the configured start addressfor a frame is 0xF000_8002 (non word-aligned address), the logic writes 0x00 or other data to both the0xF000_8000 and 0xF000_8001 addresses. Then, the logic writes the first byte (valid data) of thereceived frame to 0xF000_8002, writes the second byte (valid data) of the received frame to0xF000_8003, and writes the subsequent data to the buffer in sequence. The similar method is used forother non-word-aligned addresses." value="0x00000000" startoffset="0x0358">
				<Member name="startaddr_iq" description="Start address (configured by the CPU) for the storage space corresponding to a received frame. The received frame applies for the bus based on this address." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0358"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_BFC_STAT" description="UD_GLB_BFC_STAT is a counter register for the traffic control status of the forward bufferand aging time of the multi-packet interrupt. The register does not support soft reset." value="0x00000000" startoffset="0x035C">
				<Member name="timerover_cnt" description="Count of multi-packet interrupt aging time counter overflow events (the count reaches the configured value).&lt;br&gt;Note: If the value of timerover_cnt is too large during a period of time, &lt;br&gt;UD_GLB_IRQN_SET[int_frm_cnt] is inappropriate. The multi-packet interrupt is triggered by the aging time. Therefore, the configured value must be decreased." range="31:16" value="0x0000" property="RO"/>
				<Member name="flowctrl_cnt" description="Count that the forward buffer of the ETH MAC port enters the traffic control status.&lt;br&gt;Note: If the value of flowctrl_cnt is too large during a period of time, UD_GLB_FC_LEVEL[blimit_up] or UD_GLB_FC_LEVEL[blimit_down] is too small, or the external network deteriorates. In this case, the configured value may need to be reduced." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x035C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQ_ADDR" description="UD_GLB_EQ_ADDR is a TX queue start address register. The register does not support softreset.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;If the start address for a transmitted frame is not word-aligned, the logic reads data based on the wordaligned address. In this case, the previously read data is dropped due to invalidity. For example, if theconfigured start address for a transmitted frame is 0xF000_8102 (non word-aligned address), the logicdirectly drops the bytes read from the 0xF000_8100 and 0xF000_8101 addresses. Then, the logicconsiders the data read from 0xF000_8102 as the first byte (valid data) of the transmitted frame andconsiders the data read from 0xF000_8103 as the second byte (valid data) of the transmitted frame. Allsubsequent data is valid until the data of the specified frame length is read. The similar method is usedfor other non-word-aligned addresses." value="0x00000000" startoffset="0x0360">
				<Member name="add_fd_addr_out" description="Start address for the transmitted frame added by the CPU to the TX queue." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0360"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_EQFRM_LEN" description="UD_GLB_EQFRM_LEN is a TX queue frame length configuration register. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0364">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="RO"/>
				<Member name="add_fd_len_out" description="Length of a transmitted frame that is added to the TX queue by the CPU.&lt;br&gt;This register is configured to trigger hardware to write the start address and length of the transmitted frame to the TX queue for transmission. When transmitting a frame, software must write its start address and the frame length in sequence.&lt;br&gt;Note: The frames whose add_fd_len_out is less than 20 bytes or greater than 1600 bytes are dropped. That is, the length of the allowed frame must range from 20 bytes to 1600 bytes." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x0364"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_QSTAT" description="UD_GLB_QSTAT is a queue status register. The register does not support soft reset." value="0x00000000" startoffset="0x0368">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="RO"/>
				<Member name="iq_in_index" description="RX index of the RX (packet receiving) queue." range="29:24" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" value="0x0" property="RO"/>
				<Member name="cpuw_index" description="RX index of the frame start address for the RX (packet receiving) queue." range="21:16" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RO"/>
				<Member name="eq_in_index" description="RX index of frame descriptors in the TX (packet transmitting) queue." range="13:8" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RO"/>
				<Member name="eq_out_index" description="TX index of frame descriptors in the TX (packet transmitting) queue." range="5:0" value="0x00" property="RO"/>
				<Register offset="0x0368"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_ADDRQ_STAT" description="UD_GLB_ADDRQ_STAT is an address queue status register. The register does not supportsoft reset." value="0x03000000" startoffset="0x036C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="RO"/>
				<Member name="cpuaddr_in_rdy" description="Whether the CPU can configure the frame start address for the RX queue.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Note: cpuaddr_in_rdy and eq_in_rdy are set to 0 during reset. However, they are immediately set to 1 by the circuit after reset. That is, the iq address queue and eq descriptor queue are configurable after reset." range="25" value="0x1" property="RO"/>
				<Member name="eq_in_rdy" description="Whether the CPU can configure the frame descriptor (start address and length) of the TX queue.&lt;br&gt;0: no&lt;br&gt;1: yes" range="24" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" value="0x0" property="RO"/>
				<Member name="cpu_cnt" description="Start address number for available frames assigned by the CPU to the RX queue." range="21:16" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="RO"/>
				<Member name="iq_cnt" description="Used length of the RX queue (0 to iq_len)." range="13:8" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" value="0x0" property="RO"/>
				<Member name="eq_cnt" description="Used length of the TX queue (0 to eq_len)." range="5:0" value="0x00" property="RO"/>
				<Register offset="0x036C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_TIMECTRL" description="UD_GLB_FC_TIMECTRL is a traffic control time configuration register. The register doesnot support soft reset." value="0x07FF86A0" startoffset="0x0370">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RO"/>
				<Member name="flux_timer_cfg" description="Traffic limit time interval counter, which is used to count the frequency division clock generated by flux_timer_inter. If this counter is set to 0, traffic limit is disabled." range="26:17" value="0x3FF" property="RW"/>
				<Member name="flux_timer_inter" description="Traffic limit timeslot counter, which is used to count the main clock. The default count is 100000. For a 100-MHz main clock, the timeslot is 1 ms." range="16:0" value="0x186A0" property="RW"/>
				<Register offset="0x0370"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_RXLIMIT" description="UD_GLB_FC_RXLIMIT is a traffic control limit configuration register. The register doesnot support soft reset." value="0x00000000" startoffset="0x0374">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RO"/>
				<Member name="flux_cfg" description="Traffic limit upper threshold register. This field is used to limit the number of frames received by software at the traffic limit time interval. The frames received after the configured upper threshold is exceeded are selectively dropped or received based on the configuration. When these bits are all set to 0, that traffic limit is disabled." range="19:0" value="0x00000" property="RW"/>
				<Register offset="0x0374"/>
			</RegisterGroup>
			<RegisterGroup name="UD_GLB_FC_DROPCTRL" description="UD_GLB_FC_DROPCTRL is a packet drop control register for traffic limit. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0378">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000000" property="RO"/>
				<Member name="flux_uni" description="Whether to drop unicast packets when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" value="0x0" property="RW"/>
				<Member name="flux_multi" description="Whether to drop multicast packets when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="flux_broad" description="Whether to drop broadcast packets when the upper threshold of traffic limit is exceeded.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x0378"/>
			</RegisterGroup>
			<RegisterGroup name="UD_STS_PORTCNT" description="UD_STS_PORTCNT is a port status counter. The register does not support soft reset." value="0x00000000" startoffset="0x0584">
				<Member name="rxsof_cnt" description="Number of frame headers received by the port." range="31:28" value="0x0" property="RO"/>
				<Member name="rxeof_cnt" description="Number of frame tails received by the port." range="27:24" value="0x0" property="RO"/>
				<Member name="rxcrcok_cnt" description="Number of frames without CRC errors received by the port." range="23:20" value="0x0" property="RO"/>
				<Member name="rxcrcbad_cnt" description="Number of frames with CRC errors received by the port." range="19:16" value="0x0" property="RO"/>
				<Member name="txsof_cnt" description="Number of frame headers transmitted by the port." range="15:12" value="0x0" property="RO"/>
				<Member name="txeof_cnt" description="Number of frame tails transmitted by the port." range="11:8" value="0x0" property="RO"/>
				<Member name="txcrcok_cnt" description="Number of frames without CRC errors transmitted by the port." range="7:4" value="0x0" property="RO"/>
				<Member name="txcrcbad_cnt" description="Number of frames with CRC errors transmitted by the port." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x0584"/>
			</RegisterGroup>
			<RegisterGroup name="UD_PORT2CPU_PKTS" description="UD_PORT2CPU_PKTS is a register for counting the total number of packets received by theCPU port from the ETH MAC port. The register does not support soft reset." value="0x00000000" startoffset="0x05A0">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="pkts_cpu" description="Total number of packets received by the CPU port. Writing 0 clears this register, and writing 1 has no effect." range="15:0" value="0x0000" property="WC"/>
				<Register offset="0x05A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2IQ_ADDRCNT" description="UD_CPU2IQ_ADDRCNT is a register for the count of configuring the packet RX addressqueue by the CPU. The register does not support soft reset." value="0x00000000" startoffset="0x05A4">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="addr_cpu" description="Count of successfully configuring the packet RX address queue by the CPU. Writing 0 clears this register, and writing 1 has no effect." range="15:0" value="0x0000" property="WC"/>
				<Register offset="0x05A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_IRQCNT" description="UD_RX_IRQCNT is a register for the count of reporting the single-packet interrupt by theETH MAC port. The register does not support soft reset." value="0x00000000" startoffset="0x05A8">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="pkts_port" description="Number of reported frame RX interrupts. Writing 0 clears this register, and writing 1 has no effect." range="15:0" value="0x0000" property="WC"/>
				<Register offset="0x05A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_CPU2EQ_PKTS" description="UD_CPU2EQ_PKTS is a register for the total number of packets transmitted by the CPU portto the ETH MAC port. The register does not support soft reset." value="0x00000000" startoffset="0x05AC">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RO"/>
				<Member name="pkts_cpu2tx" description="Total number of packets transmitted from the CPU port to the ETH MAC port. Writing 0 clears this register, and writing 1 has no effect." range="15:0" value="0x0000" property="WC"/>
				<Register offset="0x05AC"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_DVCNT" description="UD_RX_DVCNT is an RXDV rising edge count register. The register does not support softreset." value="0x00000000" startoffset="0x0600">
				<Member name="rxdvrise" description="Number of all RXDV rising edges." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0600"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCTS" description="UD_RX_OCTS is a register for the total number of bytes received. The register does notsupport soft reset." value="0x00000000" startoffset="0x0604">
				<Member name="ifinoctets" description="Number of all received bytes, including the bytes in correct frames, error frames, and preambles. The frames without valid start of frame delimiters (SFDs) are not counted." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0604"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTOCTS" description="UD_RX_RIGHTOCTS is a register for the total number of bytes of received correct packets.The register does not support soft reset." value="0x00000000" startoffset="0x0608">
				<Member name="octets_rx" description="Number of the received bytes, including the bytes in correct frames and error frames but excluding the bytes in preambles. The frames without valid SFDs are not counted." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0608"/>
			</RegisterGroup>
			<RegisterGroup name="UD_HOSTMAC_PKTS" description="UD_HOSTMAC_PKTS is a register for the number of packets matching the local MACaddress. The register does not support soft reset." value="0x00000000" startoffset="0x060C">
				<Member name="local_mac_match" description="Number of correct received frames whose destination MAC address is the same as the local MAC address, excluding runt frames, giant frames, frames with CRC errors, pause frames, and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x060C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_RIGHTPKTS" description="UD_RX_RIGHTPKTS is a register for the total number of packets received by the port. Theregister does not support soft reset." value="0x00000000" startoffset="0x0610">
				<Member name="pkts" description="Number of all frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0610"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_BROADPKTS" description="UD_RX_BROADPKTS is a register for the number of correct broadcast packets. Theregister does not support soft reset." value="0x00000000" startoffset="0x0614">
				<Member name="broadcastpkts" description="Number of broadcast frames with valid length and without CRC errors, excluding pause frames and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0614"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_MULTPKTS" description="UD_RX_MULTPKTS is a register for the number of correct multicast packets. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0618">
				<Member name="multicastpkts" description="Number of multicast frames with valid length and without CRC errors, excluding pause frames and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0618"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_UNIPKTS" description="UD_RX_UNIPKTS is a register for the number of correct unicast packets. The register doesnot support soft reset." value="0x00000000" startoffset="0x061C">
				<Member name="ifinucastpkts" description="Number of unicast frames with valid length and without CRC errors, excluding pause frames and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x061C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_ERRPKTS" description="UD_RX_ERRPKTS is a register for the total number of incorrect packets. The register doesnot support soft reset." value="0x00000000" startoffset="0x0620">
				<Member name="ifinerrors" description="Number of all error frames, including frames with CRC errors, runt frames, giant frames, and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0620"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_CRCERR_PKTS" description="UD_RX_CRCERR_PKTS is a register for the number of CRC errors. The register does notsupport soft reset." value="0x00000000" startoffset="0x0624">
				<Member name="crcerr" description="Number of received frames with valid length (non runt and giant frames) but with CRC or alignment errors." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0624"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_LENERR_PKTS" description="UD_RX_LENERR_PKTS is a register for the number of packets with invalid length. Theregister does not support soft reset." value="0x00000000" startoffset="0x0628">
				<Member name="abnormalsizepkts" description="Number of frames with invalid length. The frames are runt or giant frames. That is, the frame length is less than the minimum valid length or greater than the maximum valid length." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0628"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_OCRCERR_PKTS" description="UD_RX_OCRCERR_PKTS is a register for the number of packets with odd nibbles and CRCerrors. The register does not support soft reset." value="0x00000000" startoffset="0x062C">
				<Member name="dot3alignmenterr" description="Number of received frames with odd nibbles and CRC errors." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x062C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RX_PAUSE_PKTS" description="UD_RX_PAUSE_PKTS is a register for the number of received pause packets. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0630">
				<Member name="dot3pause" description="Number of received pause frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0630"/>
			</RegisterGroup>
			<RegisterGroup name="UD_RF_OVERCNT" description="UD_RF_OVERCNT is a register for the count of RX FIFO overflow events. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0634">
				<Member name="dropevents" description="Count of RX FIFO overflow events during frame receiving." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0634"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_IPKTS" description="UD_FLUX_TOL_IPKTS is a register for the total number of received packets allowed by thetraffic limit. The register does not support soft reset." value="0x00000000" startoffset="0x0638">
				<Member name="flux_frame_cnt" description="Total number of correct received frames allowed by the traffic limit, excluding runt frames, giant frames, frames with CRC errors, pause frames, and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0638"/>
			</RegisterGroup>
			<RegisterGroup name="UD_FLUX_TOL_DPKTS" description="UD_FLUX_TOL_DPKTS is a register for the total number of packets dropped due to thetraffic limit. The register does not support soft reset." value="0x00000000" startoffset="0x063C">
				<Member name="flux_drop_cnt" description="Number of correct frames dropped due to traffic limit, excluding runt frames, giant frames, frames with CRC errors, pause frames, and transfer error frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x063C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_MN2CPU_PKTS" description="UD_MN2CPU_PKTS is a register for the number of packets not forwarded to the CPU portdue to the MAC limit. The register does not support soft reset." value="0x00000000" startoffset="0x064C">
				<Member name="mac_not2cpu_pkts" description="Number of packets not forwarded to the CPU port due to MAC limit." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x064C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PKTS" description="UD_TX_PKTS is a register for the total number of packets transmitted successfully. Theregister does not support soft reset." value="0x00000000" startoffset="0x0780">
				<Member name="pkts_tx" description="Number of all configured TX frames, excluding the frames dropped due to timeout and the TX frames whose UD_GLB_EQFRM_LEN value does not fall within the valid range." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0780"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_BROADPKTS" description="UD_TX_BROADPKTS is a register for the number of broadcast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000" startoffset="0x0784">
				<Member name="broadcastpkts_tx" description="Number of broadcast frames transmitted successfully (excluding retransmission)." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0784"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_MULTPKTS" description="UD_TX_MULTPKTS is a register for the number of multicast packets transmittedsuccessfully. The register does not support soft reset." value="0x00000000" startoffset="0x0788">
				<Member name="multicastpkts_tx" description="Number of multicast frames transmitted successfully (excluding retransmission)." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0788"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_UNIPKTS" description="UD_TX_UNIPKTS is a register for the number of unicast packets transmitted successfully.The register does not support soft reset." value="0x00000000" startoffset="0x078C">
				<Member name="ifoutucastpkts_tx" description="Number of unicast frames transmitted successfully (excluding retransmission)." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x078C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_OCTS" description="UD_TX_OCTS is a register for the total number of transmitted bytes. The register does notsupport soft reset." value="0x00000000" startoffset="0x0790">
				<Member name="octets_tx" description="Total number of transmitted bytes, including the bytes of retransmitted frames, correct frames, and error frames, but excluding the preamble bytes." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0790"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_PAUSE_PKTS" description="UD_TX_PAUSE_PKTS is a register for the number of transmitted pause frames. The registerdoes not support soft reset." value="0x00000000" startoffset="0x0794">
				<Member name="dot3outpause" description="Number of transmitted pause frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0794"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYCNT" description="UD_TX_RETRYCNT is a register for the total count of retransmissions. The register doesnot support soft reset." value="0x00000000" startoffset="0x0798">
				<Member name="retry_times_tx" description="Count of retransmissions for TX frames." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0798"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLCNT" description="UD_TX_COLCNT is a register for the total number of collisions. The register does notsupport soft reset." value="0x00000000" startoffset="0x079C">
				<Member name="collisions" description="Count of collisions." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x079C"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_LC_PKTS" description="UD_TX_LC_PKTS is a register for the number of packets with late collision. The registerdoes not support soft reset." value="0x00000000" startoffset="0x07A0">
				<Member name="dot3latecol" description="Number of packets with late collision." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x07A0"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_COLOK_PKTS" description="UD_TX_COLOK_PKTS is a register for the number of packets transmitted successfully withcollisions. The register does not support soft reset." value="0x00000000" startoffset="0x07A4">
				<Member name="dot3col_ok" description="Number of packets transmitted successfully with collisions." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x07A4"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRY15_PKTS" description="UD_TX_RETRY15_PKTS is a register for the number of packets dropped due to more than15 times of retransmission. The register does not support soft reset." value="0x00000000" startoffset="0x07A8">
				<Member name="dot3excessivecol" description="Number of the packets dropped due to more than 15 times of retransmission." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x07A8"/>
			</RegisterGroup>
			<RegisterGroup name="UD_TX_RETRYN_PKTS" description="UD_TX_RETRYN_PKTS is a register for the count of packets with the collision count beingequal to the threshold. The register does not support soft reset." value="0x00000000" startoffset="0x07AC">
				<Member name="dot3colcnt" description="Number of packets with the count of collisions being equal to the threshold. This register is set by configuring UD_MAC_SET[colthreshold]." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x07AC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="TSI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x600C0000"/>
			<RegisterGroup name="DMX_FILTERXY" description="DMX_FILTERxy is a filter configuration register." value="0x00000000" startoffset="0x4000+0x40*x+0x4*y">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="wdata_mode" description="Byte filter mode.&lt;br&gt;This field is valid only after bytes are masked or compared.&lt;br&gt;0: match&lt;br&gt;1: not match" range="16" property="WO"/>
				<Member name="wdata_content" description="Contents of the filtered byte." range="15:8" property="WO"/>
				<Member name="wdata_mask" description="Mask bit corresponding to each filtered byte.&lt;br&gt;If the mask bit is 0, the corresponding bits of the filtered byte are not compared and considered as matched bits." range="7:0" property="WO"/>
				<Register offset="0x4000"/>
				<Register offset="0x4004"/>
				<Register offset="0x4008"/>
				<Register offset="0x400c"/>
				<Register offset="0x4010"/>
				<Register offset="0x4014"/>
				<Register offset="0x4018"/>
				<Register offset="0x401c"/>
				<Register offset="0x4020"/>
				<Register offset="0x4024"/>
				<Register offset="0x4028"/>
				<Register offset="0x402c"/>
				<Register offset="0x4030"/>
				<Register offset="0x4034"/>
				<Register offset="0x4038"/>
				<Register offset="0x403c"/>
				<Register offset="0x4040"/>
				<Register offset="0x4044"/>
				<Register offset="0x4048"/>
				<Register offset="0x404c"/>
				<Register offset="0x4050"/>
				<Register offset="0x4054"/>
				<Register offset="0x4058"/>
				<Register offset="0x405c"/>
				<Register offset="0x4060"/>
				<Register offset="0x4064"/>
				<Register offset="0x4068"/>
				<Register offset="0x406c"/>
				<Register offset="0x4070"/>
				<Register offset="0x4074"/>
				<Register offset="0x4078"/>
				<Register offset="0x407c"/>
				<Register offset="0x4080"/>
				<Register offset="0x4084"/>
				<Register offset="0x4088"/>
				<Register offset="0x408c"/>
				<Register offset="0x4090"/>
				<Register offset="0x4094"/>
				<Register offset="0x4098"/>
				<Register offset="0x409c"/>
				<Register offset="0x40a0"/>
				<Register offset="0x40a4"/>
				<Register offset="0x40a8"/>
				<Register offset="0x40ac"/>
				<Register offset="0x40b0"/>
				<Register offset="0x40b4"/>
				<Register offset="0x40b8"/>
				<Register offset="0x40bc"/>
				<Register offset="0x40c0"/>
				<Register offset="0x40c4"/>
				<Register offset="0x40c8"/>
				<Register offset="0x40cc"/>
				<Register offset="0x40d0"/>
				<Register offset="0x40d4"/>
				<Register offset="0x40d8"/>
				<Register offset="0x40dc"/>
				<Register offset="0x40e0"/>
				<Register offset="0x40e4"/>
				<Register offset="0x40e8"/>
				<Register offset="0x40ec"/>
				<Register offset="0x40f0"/>
				<Register offset="0x40f4"/>
				<Register offset="0x40f8"/>
				<Register offset="0x40fc"/>
				<Register offset="0x4100"/>
				<Register offset="0x4104"/>
				<Register offset="0x4108"/>
				<Register offset="0x410c"/>
				<Register offset="0x4110"/>
				<Register offset="0x4114"/>
				<Register offset="0x4118"/>
				<Register offset="0x411c"/>
				<Register offset="0x4120"/>
				<Register offset="0x4124"/>
				<Register offset="0x4128"/>
				<Register offset="0x412c"/>
				<Register offset="0x4130"/>
				<Register offset="0x4134"/>
				<Register offset="0x4138"/>
				<Register offset="0x413c"/>
				<Register offset="0x4140"/>
				<Register offset="0x4144"/>
				<Register offset="0x4148"/>
				<Register offset="0x414c"/>
				<Register offset="0x4150"/>
				<Register offset="0x4154"/>
				<Register offset="0x4158"/>
				<Register offset="0x415c"/>
				<Register offset="0x4160"/>
				<Register offset="0x4164"/>
				<Register offset="0x4168"/>
				<Register offset="0x416c"/>
				<Register offset="0x4170"/>
				<Register offset="0x4174"/>
				<Register offset="0x4178"/>
				<Register offset="0x417c"/>
				<Register offset="0x4180"/>
				<Register offset="0x4184"/>
				<Register offset="0x4188"/>
				<Register offset="0x418c"/>
				<Register offset="0x4190"/>
				<Register offset="0x4194"/>
				<Register offset="0x4198"/>
				<Register offset="0x419c"/>
				<Register offset="0x41a0"/>
				<Register offset="0x41a4"/>
				<Register offset="0x41a8"/>
				<Register offset="0x41ac"/>
				<Register offset="0x41b0"/>
				<Register offset="0x41b4"/>
				<Register offset="0x41b8"/>
				<Register offset="0x41bc"/>
				<Register offset="0x41c0"/>
				<Register offset="0x41c4"/>
				<Register offset="0x41c8"/>
				<Register offset="0x41cc"/>
				<Register offset="0x41d0"/>
				<Register offset="0x41d4"/>
				<Register offset="0x41d8"/>
				<Register offset="0x41dc"/>
				<Register offset="0x41e0"/>
				<Register offset="0x41e4"/>
				<Register offset="0x41e8"/>
				<Register offset="0x41ec"/>
				<Register offset="0x41f0"/>
				<Register offset="0x41f4"/>
				<Register offset="0x41f8"/>
				<Register offset="0x41fc"/>
				<Register offset="0x4200"/>
				<Register offset="0x4204"/>
				<Register offset="0x4208"/>
				<Register offset="0x420c"/>
				<Register offset="0x4210"/>
				<Register offset="0x4214"/>
				<Register offset="0x4218"/>
				<Register offset="0x421c"/>
				<Register offset="0x4220"/>
				<Register offset="0x4224"/>
				<Register offset="0x4228"/>
				<Register offset="0x422c"/>
				<Register offset="0x4230"/>
				<Register offset="0x4234"/>
				<Register offset="0x4238"/>
				<Register offset="0x423c"/>
				<Register offset="0x4240"/>
				<Register offset="0x4244"/>
				<Register offset="0x4248"/>
				<Register offset="0x424c"/>
				<Register offset="0x4250"/>
				<Register offset="0x4254"/>
				<Register offset="0x4258"/>
				<Register offset="0x425c"/>
				<Register offset="0x4260"/>
				<Register offset="0x4264"/>
				<Register offset="0x4268"/>
				<Register offset="0x426c"/>
				<Register offset="0x4270"/>
				<Register offset="0x4274"/>
				<Register offset="0x4278"/>
				<Register offset="0x427c"/>
				<Register offset="0x4280"/>
				<Register offset="0x4284"/>
				<Register offset="0x4288"/>
				<Register offset="0x428c"/>
				<Register offset="0x4290"/>
				<Register offset="0x4294"/>
				<Register offset="0x4298"/>
				<Register offset="0x429c"/>
				<Register offset="0x42a0"/>
				<Register offset="0x42a4"/>
				<Register offset="0x42a8"/>
				<Register offset="0x42ac"/>
				<Register offset="0x42b0"/>
				<Register offset="0x42b4"/>
				<Register offset="0x42b8"/>
				<Register offset="0x42bc"/>
				<Register offset="0x42c0"/>
				<Register offset="0x42c4"/>
				<Register offset="0x42c8"/>
				<Register offset="0x42cc"/>
				<Register offset="0x42d0"/>
				<Register offset="0x42d4"/>
				<Register offset="0x42d8"/>
				<Register offset="0x42dc"/>
				<Register offset="0x42e0"/>
				<Register offset="0x42e4"/>
				<Register offset="0x42e8"/>
				<Register offset="0x42ec"/>
				<Register offset="0x42f0"/>
				<Register offset="0x42f4"/>
				<Register offset="0x42f8"/>
				<Register offset="0x42fc"/>
				<Register offset="0x4300"/>
				<Register offset="0x4304"/>
				<Register offset="0x4308"/>
				<Register offset="0x430c"/>
				<Register offset="0x4310"/>
				<Register offset="0x4314"/>
				<Register offset="0x4318"/>
				<Register offset="0x431c"/>
				<Register offset="0x4320"/>
				<Register offset="0x4324"/>
				<Register offset="0x4328"/>
				<Register offset="0x432c"/>
				<Register offset="0x4330"/>
				<Register offset="0x4334"/>
				<Register offset="0x4338"/>
				<Register offset="0x433c"/>
				<Register offset="0x4340"/>
				<Register offset="0x4344"/>
				<Register offset="0x4348"/>
				<Register offset="0x434c"/>
				<Register offset="0x4350"/>
				<Register offset="0x4354"/>
				<Register offset="0x4358"/>
				<Register offset="0x435c"/>
				<Register offset="0x4360"/>
				<Register offset="0x4364"/>
				<Register offset="0x4368"/>
				<Register offset="0x436c"/>
				<Register offset="0x4370"/>
				<Register offset="0x4374"/>
				<Register offset="0x4378"/>
				<Register offset="0x437c"/>
				<Register offset="0x4380"/>
				<Register offset="0x4384"/>
				<Register offset="0x4388"/>
				<Register offset="0x438c"/>
				<Register offset="0x4390"/>
				<Register offset="0x4394"/>
				<Register offset="0x4398"/>
				<Register offset="0x439c"/>
				<Register offset="0x43a0"/>
				<Register offset="0x43a4"/>
				<Register offset="0x43a8"/>
				<Register offset="0x43ac"/>
				<Register offset="0x43b0"/>
				<Register offset="0x43b4"/>
				<Register offset="0x43b8"/>
				<Register offset="0x43bc"/>
				<Register offset="0x43c0"/>
				<Register offset="0x43c4"/>
				<Register offset="0x43c8"/>
				<Register offset="0x43cc"/>
				<Register offset="0x43d0"/>
				<Register offset="0x43d4"/>
				<Register offset="0x43d8"/>
				<Register offset="0x43dc"/>
				<Register offset="0x43e0"/>
				<Register offset="0x43e4"/>
				<Register offset="0x43e8"/>
				<Register offset="0x43ec"/>
				<Register offset="0x43f0"/>
				<Register offset="0x43f4"/>
				<Register offset="0x43f8"/>
				<Register offset="0x43fc"/>
				<Register offset="0x4400"/>
				<Register offset="0x4404"/>
				<Register offset="0x4408"/>
				<Register offset="0x440c"/>
				<Register offset="0x4410"/>
				<Register offset="0x4414"/>
				<Register offset="0x4418"/>
				<Register offset="0x441c"/>
				<Register offset="0x4420"/>
				<Register offset="0x4424"/>
				<Register offset="0x4428"/>
				<Register offset="0x442c"/>
				<Register offset="0x4430"/>
				<Register offset="0x4434"/>
				<Register offset="0x4438"/>
				<Register offset="0x443c"/>
				<Register offset="0x4440"/>
				<Register offset="0x4444"/>
				<Register offset="0x4448"/>
				<Register offset="0x444c"/>
				<Register offset="0x4450"/>
				<Register offset="0x4454"/>
				<Register offset="0x4458"/>
				<Register offset="0x445c"/>
				<Register offset="0x4460"/>
				<Register offset="0x4464"/>
				<Register offset="0x4468"/>
				<Register offset="0x446c"/>
				<Register offset="0x4470"/>
				<Register offset="0x4474"/>
				<Register offset="0x4478"/>
				<Register offset="0x447c"/>
				<Register offset="0x4480"/>
				<Register offset="0x4484"/>
				<Register offset="0x4488"/>
				<Register offset="0x448c"/>
				<Register offset="0x4490"/>
				<Register offset="0x4494"/>
				<Register offset="0x4498"/>
				<Register offset="0x449c"/>
				<Register offset="0x44a0"/>
				<Register offset="0x44a4"/>
				<Register offset="0x44a8"/>
				<Register offset="0x44ac"/>
				<Register offset="0x44b0"/>
				<Register offset="0x44b4"/>
				<Register offset="0x44b8"/>
				<Register offset="0x44bc"/>
				<Register offset="0x44c0"/>
				<Register offset="0x44c4"/>
				<Register offset="0x44c8"/>
				<Register offset="0x44cc"/>
				<Register offset="0x44d0"/>
				<Register offset="0x44d4"/>
				<Register offset="0x44d8"/>
				<Register offset="0x44dc"/>
				<Register offset="0x44e0"/>
				<Register offset="0x44e4"/>
				<Register offset="0x44e8"/>
				<Register offset="0x44ec"/>
				<Register offset="0x44f0"/>
				<Register offset="0x44f4"/>
				<Register offset="0x44f8"/>
				<Register offset="0x44fc"/>
				<Register offset="0x4500"/>
				<Register offset="0x4504"/>
				<Register offset="0x4508"/>
				<Register offset="0x450c"/>
				<Register offset="0x4510"/>
				<Register offset="0x4514"/>
				<Register offset="0x4518"/>
				<Register offset="0x451c"/>
				<Register offset="0x4520"/>
				<Register offset="0x4524"/>
				<Register offset="0x4528"/>
				<Register offset="0x452c"/>
				<Register offset="0x4530"/>
				<Register offset="0x4534"/>
				<Register offset="0x4538"/>
				<Register offset="0x453c"/>
				<Register offset="0x4540"/>
				<Register offset="0x4544"/>
				<Register offset="0x4548"/>
				<Register offset="0x454c"/>
				<Register offset="0x4550"/>
				<Register offset="0x4554"/>
				<Register offset="0x4558"/>
				<Register offset="0x455c"/>
				<Register offset="0x4560"/>
				<Register offset="0x4564"/>
				<Register offset="0x4568"/>
				<Register offset="0x456c"/>
				<Register offset="0x4570"/>
				<Register offset="0x4574"/>
				<Register offset="0x4578"/>
				<Register offset="0x457c"/>
				<Register offset="0x4580"/>
				<Register offset="0x4584"/>
				<Register offset="0x4588"/>
				<Register offset="0x458c"/>
				<Register offset="0x4590"/>
				<Register offset="0x4594"/>
				<Register offset="0x4598"/>
				<Register offset="0x459c"/>
				<Register offset="0x45a0"/>
				<Register offset="0x45a4"/>
				<Register offset="0x45a8"/>
				<Register offset="0x45ac"/>
				<Register offset="0x45b0"/>
				<Register offset="0x45b4"/>
				<Register offset="0x45b8"/>
				<Register offset="0x45bc"/>
				<Register offset="0x45c0"/>
				<Register offset="0x45c4"/>
				<Register offset="0x45c8"/>
				<Register offset="0x45cc"/>
				<Register offset="0x45d0"/>
				<Register offset="0x45d4"/>
				<Register offset="0x45d8"/>
				<Register offset="0x45dc"/>
				<Register offset="0x45e0"/>
				<Register offset="0x45e4"/>
				<Register offset="0x45e8"/>
				<Register offset="0x45ec"/>
				<Register offset="0x45f0"/>
				<Register offset="0x45f4"/>
				<Register offset="0x45f8"/>
				<Register offset="0x45fc"/>
				<Register offset="0x4600"/>
				<Register offset="0x4604"/>
				<Register offset="0x4608"/>
				<Register offset="0x460c"/>
				<Register offset="0x4610"/>
				<Register offset="0x4614"/>
				<Register offset="0x4618"/>
				<Register offset="0x461c"/>
				<Register offset="0x4620"/>
				<Register offset="0x4624"/>
				<Register offset="0x4628"/>
				<Register offset="0x462c"/>
				<Register offset="0x4630"/>
				<Register offset="0x4634"/>
				<Register offset="0x4638"/>
				<Register offset="0x463c"/>
				<Register offset="0x4640"/>
				<Register offset="0x4644"/>
				<Register offset="0x4648"/>
				<Register offset="0x464c"/>
				<Register offset="0x4650"/>
				<Register offset="0x4654"/>
				<Register offset="0x4658"/>
				<Register offset="0x465c"/>
				<Register offset="0x4660"/>
				<Register offset="0x4664"/>
				<Register offset="0x4668"/>
				<Register offset="0x466c"/>
				<Register offset="0x4670"/>
				<Register offset="0x4674"/>
				<Register offset="0x4678"/>
				<Register offset="0x467c"/>
				<Register offset="0x4680"/>
				<Register offset="0x4684"/>
				<Register offset="0x4688"/>
				<Register offset="0x468c"/>
				<Register offset="0x4690"/>
				<Register offset="0x4694"/>
				<Register offset="0x4698"/>
				<Register offset="0x469c"/>
				<Register offset="0x46a0"/>
				<Register offset="0x46a4"/>
				<Register offset="0x46a8"/>
				<Register offset="0x46ac"/>
				<Register offset="0x46b0"/>
				<Register offset="0x46b4"/>
				<Register offset="0x46b8"/>
				<Register offset="0x46bc"/>
				<Register offset="0x46c0"/>
				<Register offset="0x46c4"/>
				<Register offset="0x46c8"/>
				<Register offset="0x46cc"/>
				<Register offset="0x46d0"/>
				<Register offset="0x46d4"/>
				<Register offset="0x46d8"/>
				<Register offset="0x46dc"/>
				<Register offset="0x46e0"/>
				<Register offset="0x46e4"/>
				<Register offset="0x46e8"/>
				<Register offset="0x46ec"/>
				<Register offset="0x46f0"/>
				<Register offset="0x46f4"/>
				<Register offset="0x46f8"/>
				<Register offset="0x46fc"/>
				<Register offset="0x4700"/>
				<Register offset="0x4704"/>
				<Register offset="0x4708"/>
				<Register offset="0x470c"/>
				<Register offset="0x4710"/>
				<Register offset="0x4714"/>
				<Register offset="0x4718"/>
				<Register offset="0x471c"/>
				<Register offset="0x4720"/>
				<Register offset="0x4724"/>
				<Register offset="0x4728"/>
				<Register offset="0x472c"/>
				<Register offset="0x4730"/>
				<Register offset="0x4734"/>
				<Register offset="0x4738"/>
				<Register offset="0x473c"/>
				<Register offset="0x4740"/>
				<Register offset="0x4744"/>
				<Register offset="0x4748"/>
				<Register offset="0x474c"/>
				<Register offset="0x4750"/>
				<Register offset="0x4754"/>
				<Register offset="0x4758"/>
				<Register offset="0x475c"/>
				<Register offset="0x4760"/>
				<Register offset="0x4764"/>
				<Register offset="0x4768"/>
				<Register offset="0x476c"/>
				<Register offset="0x4770"/>
				<Register offset="0x4774"/>
				<Register offset="0x4778"/>
				<Register offset="0x477c"/>
				<Register offset="0x4780"/>
				<Register offset="0x4784"/>
				<Register offset="0x4788"/>
				<Register offset="0x478c"/>
				<Register offset="0x4790"/>
				<Register offset="0x4794"/>
				<Register offset="0x4798"/>
				<Register offset="0x479c"/>
				<Register offset="0x47a0"/>
				<Register offset="0x47a4"/>
				<Register offset="0x47a8"/>
				<Register offset="0x47ac"/>
				<Register offset="0x47b0"/>
				<Register offset="0x47b4"/>
				<Register offset="0x47b8"/>
				<Register offset="0x47bc"/>
				<Register offset="0x47c0"/>
				<Register offset="0x47c4"/>
				<Register offset="0x47c8"/>
				<Register offset="0x47cc"/>
				<Register offset="0x47d0"/>
				<Register offset="0x47d4"/>
				<Register offset="0x47d8"/>
				<Register offset="0x47dc"/>
				<Register offset="0x47e0"/>
				<Register offset="0x47e4"/>
				<Register offset="0x47e8"/>
				<Register offset="0x47ec"/>
				<Register offset="0x47f0"/>
				<Register offset="0x47f4"/>
				<Register offset="0x47f8"/>
				<Register offset="0x47fc"/>
				<Register offset="0x4800"/>
				<Register offset="0x4804"/>
				<Register offset="0x4808"/>
				<Register offset="0x480c"/>
				<Register offset="0x4810"/>
				<Register offset="0x4814"/>
				<Register offset="0x4818"/>
				<Register offset="0x481c"/>
				<Register offset="0x4820"/>
				<Register offset="0x4824"/>
				<Register offset="0x4828"/>
				<Register offset="0x482c"/>
				<Register offset="0x4830"/>
				<Register offset="0x4834"/>
				<Register offset="0x4838"/>
				<Register offset="0x483c"/>
				<Register offset="0x4840"/>
				<Register offset="0x4844"/>
				<Register offset="0x4848"/>
				<Register offset="0x484c"/>
				<Register offset="0x4850"/>
				<Register offset="0x4854"/>
				<Register offset="0x4858"/>
				<Register offset="0x485c"/>
				<Register offset="0x4860"/>
				<Register offset="0x4864"/>
				<Register offset="0x4868"/>
				<Register offset="0x486c"/>
				<Register offset="0x4870"/>
				<Register offset="0x4874"/>
				<Register offset="0x4878"/>
				<Register offset="0x487c"/>
				<Register offset="0x4880"/>
				<Register offset="0x4884"/>
				<Register offset="0x4888"/>
				<Register offset="0x488c"/>
				<Register offset="0x4890"/>
				<Register offset="0x4894"/>
				<Register offset="0x4898"/>
				<Register offset="0x489c"/>
				<Register offset="0x48a0"/>
				<Register offset="0x48a4"/>
				<Register offset="0x48a8"/>
				<Register offset="0x48ac"/>
				<Register offset="0x48b0"/>
				<Register offset="0x48b4"/>
				<Register offset="0x48b8"/>
				<Register offset="0x48bc"/>
				<Register offset="0x48c0"/>
				<Register offset="0x48c4"/>
				<Register offset="0x48c8"/>
				<Register offset="0x48cc"/>
				<Register offset="0x48d0"/>
				<Register offset="0x48d4"/>
				<Register offset="0x48d8"/>
				<Register offset="0x48dc"/>
				<Register offset="0x48e0"/>
				<Register offset="0x48e4"/>
				<Register offset="0x48e8"/>
				<Register offset="0x48ec"/>
				<Register offset="0x48f0"/>
				<Register offset="0x48f4"/>
				<Register offset="0x48f8"/>
				<Register offset="0x48fc"/>
				<Register offset="0x4900"/>
				<Register offset="0x4904"/>
				<Register offset="0x4908"/>
				<Register offset="0x490c"/>
				<Register offset="0x4910"/>
				<Register offset="0x4914"/>
				<Register offset="0x4918"/>
				<Register offset="0x491c"/>
				<Register offset="0x4920"/>
				<Register offset="0x4924"/>
				<Register offset="0x4928"/>
				<Register offset="0x492c"/>
				<Register offset="0x4930"/>
				<Register offset="0x4934"/>
				<Register offset="0x4938"/>
				<Register offset="0x493c"/>
				<Register offset="0x4940"/>
				<Register offset="0x4944"/>
				<Register offset="0x4948"/>
				<Register offset="0x494c"/>
				<Register offset="0x4950"/>
				<Register offset="0x4954"/>
				<Register offset="0x4958"/>
				<Register offset="0x495c"/>
				<Register offset="0x4960"/>
				<Register offset="0x4964"/>
				<Register offset="0x4968"/>
				<Register offset="0x496c"/>
				<Register offset="0x4970"/>
				<Register offset="0x4974"/>
				<Register offset="0x4978"/>
				<Register offset="0x497c"/>
				<Register offset="0x4980"/>
				<Register offset="0x4984"/>
				<Register offset="0x4988"/>
				<Register offset="0x498c"/>
				<Register offset="0x4990"/>
				<Register offset="0x4994"/>
				<Register offset="0x4998"/>
				<Register offset="0x499c"/>
				<Register offset="0x49a0"/>
				<Register offset="0x49a4"/>
				<Register offset="0x49a8"/>
				<Register offset="0x49ac"/>
				<Register offset="0x49b0"/>
				<Register offset="0x49b4"/>
				<Register offset="0x49b8"/>
				<Register offset="0x49bc"/>
				<Register offset="0x49c0"/>
				<Register offset="0x49c4"/>
				<Register offset="0x49c8"/>
				<Register offset="0x49cc"/>
				<Register offset="0x49d0"/>
				<Register offset="0x49d4"/>
				<Register offset="0x49d8"/>
				<Register offset="0x49dc"/>
				<Register offset="0x49e0"/>
				<Register offset="0x49e4"/>
				<Register offset="0x49e8"/>
				<Register offset="0x49ec"/>
				<Register offset="0x49f0"/>
				<Register offset="0x49f4"/>
				<Register offset="0x49f8"/>
				<Register offset="0x49fc"/>
				<Register offset="0x4a00"/>
				<Register offset="0x4a04"/>
				<Register offset="0x4a08"/>
				<Register offset="0x4a0c"/>
				<Register offset="0x4a10"/>
				<Register offset="0x4a14"/>
				<Register offset="0x4a18"/>
				<Register offset="0x4a1c"/>
				<Register offset="0x4a20"/>
				<Register offset="0x4a24"/>
				<Register offset="0x4a28"/>
				<Register offset="0x4a2c"/>
				<Register offset="0x4a30"/>
				<Register offset="0x4a34"/>
				<Register offset="0x4a38"/>
				<Register offset="0x4a3c"/>
				<Register offset="0x4a40"/>
				<Register offset="0x4a44"/>
				<Register offset="0x4a48"/>
				<Register offset="0x4a4c"/>
				<Register offset="0x4a50"/>
				<Register offset="0x4a54"/>
				<Register offset="0x4a58"/>
				<Register offset="0x4a5c"/>
				<Register offset="0x4a60"/>
				<Register offset="0x4a64"/>
				<Register offset="0x4a68"/>
				<Register offset="0x4a6c"/>
				<Register offset="0x4a70"/>
				<Register offset="0x4a74"/>
				<Register offset="0x4a78"/>
				<Register offset="0x4a7c"/>
				<Register offset="0x4a80"/>
				<Register offset="0x4a84"/>
				<Register offset="0x4a88"/>
				<Register offset="0x4a8c"/>
				<Register offset="0x4a90"/>
				<Register offset="0x4a94"/>
				<Register offset="0x4a98"/>
				<Register offset="0x4a9c"/>
				<Register offset="0x4aa0"/>
				<Register offset="0x4aa4"/>
				<Register offset="0x4aa8"/>
				<Register offset="0x4aac"/>
				<Register offset="0x4ab0"/>
				<Register offset="0x4ab4"/>
				<Register offset="0x4ab8"/>
				<Register offset="0x4abc"/>
				<Register offset="0x4ac0"/>
				<Register offset="0x4ac4"/>
				<Register offset="0x4ac8"/>
				<Register offset="0x4acc"/>
				<Register offset="0x4ad0"/>
				<Register offset="0x4ad4"/>
				<Register offset="0x4ad8"/>
				<Register offset="0x4adc"/>
				<Register offset="0x4ae0"/>
				<Register offset="0x4ae4"/>
				<Register offset="0x4ae8"/>
				<Register offset="0x4aec"/>
				<Register offset="0x4af0"/>
				<Register offset="0x4af4"/>
				<Register offset="0x4af8"/>
				<Register offset="0x4afc"/>
				<Register offset="0x4b00"/>
				<Register offset="0x4b04"/>
				<Register offset="0x4b08"/>
				<Register offset="0x4b0c"/>
				<Register offset="0x4b10"/>
				<Register offset="0x4b14"/>
				<Register offset="0x4b18"/>
				<Register offset="0x4b1c"/>
				<Register offset="0x4b20"/>
				<Register offset="0x4b24"/>
				<Register offset="0x4b28"/>
				<Register offset="0x4b2c"/>
				<Register offset="0x4b30"/>
				<Register offset="0x4b34"/>
				<Register offset="0x4b38"/>
				<Register offset="0x4b3c"/>
				<Register offset="0x4b40"/>
				<Register offset="0x4b44"/>
				<Register offset="0x4b48"/>
				<Register offset="0x4b4c"/>
				<Register offset="0x4b50"/>
				<Register offset="0x4b54"/>
				<Register offset="0x4b58"/>
				<Register offset="0x4b5c"/>
				<Register offset="0x4b60"/>
				<Register offset="0x4b64"/>
				<Register offset="0x4b68"/>
				<Register offset="0x4b6c"/>
				<Register offset="0x4b70"/>
				<Register offset="0x4b74"/>
				<Register offset="0x4b78"/>
				<Register offset="0x4b7c"/>
				<Register offset="0x4b80"/>
				<Register offset="0x4b84"/>
				<Register offset="0x4b88"/>
				<Register offset="0x4b8c"/>
				<Register offset="0x4b90"/>
				<Register offset="0x4b94"/>
				<Register offset="0x4b98"/>
				<Register offset="0x4b9c"/>
				<Register offset="0x4ba0"/>
				<Register offset="0x4ba4"/>
				<Register offset="0x4ba8"/>
				<Register offset="0x4bac"/>
				<Register offset="0x4bb0"/>
				<Register offset="0x4bb4"/>
				<Register offset="0x4bb8"/>
				<Register offset="0x4bbc"/>
				<Register offset="0x4bc0"/>
				<Register offset="0x4bc4"/>
				<Register offset="0x4bc8"/>
				<Register offset="0x4bcc"/>
				<Register offset="0x4bd0"/>
				<Register offset="0x4bd4"/>
				<Register offset="0x4bd8"/>
				<Register offset="0x4bdc"/>
				<Register offset="0x4be0"/>
				<Register offset="0x4be4"/>
				<Register offset="0x4be8"/>
				<Register offset="0x4bec"/>
				<Register offset="0x4bf0"/>
				<Register offset="0x4bf4"/>
				<Register offset="0x4bf8"/>
				<Register offset="0x4bfc"/>
				<Register offset="0x4c00"/>
				<Register offset="0x4c04"/>
				<Register offset="0x4c08"/>
				<Register offset="0x4c0c"/>
				<Register offset="0x4c10"/>
				<Register offset="0x4c14"/>
				<Register offset="0x4c18"/>
				<Register offset="0x4c1c"/>
				<Register offset="0x4c20"/>
				<Register offset="0x4c24"/>
				<Register offset="0x4c28"/>
				<Register offset="0x4c2c"/>
				<Register offset="0x4c30"/>
				<Register offset="0x4c34"/>
				<Register offset="0x4c38"/>
				<Register offset="0x4c3c"/>
				<Register offset="0x4c40"/>
				<Register offset="0x4c44"/>
				<Register offset="0x4c48"/>
				<Register offset="0x4c4c"/>
				<Register offset="0x4c50"/>
				<Register offset="0x4c54"/>
				<Register offset="0x4c58"/>
				<Register offset="0x4c5c"/>
				<Register offset="0x4c60"/>
				<Register offset="0x4c64"/>
				<Register offset="0x4c68"/>
				<Register offset="0x4c6c"/>
				<Register offset="0x4c70"/>
				<Register offset="0x4c74"/>
				<Register offset="0x4c78"/>
				<Register offset="0x4c7c"/>
				<Register offset="0x4c80"/>
				<Register offset="0x4c84"/>
				<Register offset="0x4c88"/>
				<Register offset="0x4c8c"/>
				<Register offset="0x4c90"/>
				<Register offset="0x4c94"/>
				<Register offset="0x4c98"/>
				<Register offset="0x4c9c"/>
				<Register offset="0x4ca0"/>
				<Register offset="0x4ca4"/>
				<Register offset="0x4ca8"/>
				<Register offset="0x4cac"/>
				<Register offset="0x4cb0"/>
				<Register offset="0x4cb4"/>
				<Register offset="0x4cb8"/>
				<Register offset="0x4cbc"/>
				<Register offset="0x4cc0"/>
				<Register offset="0x4cc4"/>
				<Register offset="0x4cc8"/>
				<Register offset="0x4ccc"/>
				<Register offset="0x4cd0"/>
				<Register offset="0x4cd4"/>
				<Register offset="0x4cd8"/>
				<Register offset="0x4cdc"/>
				<Register offset="0x4ce0"/>
				<Register offset="0x4ce4"/>
				<Register offset="0x4ce8"/>
				<Register offset="0x4cec"/>
				<Register offset="0x4cf0"/>
				<Register offset="0x4cf4"/>
				<Register offset="0x4cf8"/>
				<Register offset="0x4cfc"/>
				<Register offset="0x4d00"/>
				<Register offset="0x4d04"/>
				<Register offset="0x4d08"/>
				<Register offset="0x4d0c"/>
				<Register offset="0x4d10"/>
				<Register offset="0x4d14"/>
				<Register offset="0x4d18"/>
				<Register offset="0x4d1c"/>
				<Register offset="0x4d20"/>
				<Register offset="0x4d24"/>
				<Register offset="0x4d28"/>
				<Register offset="0x4d2c"/>
				<Register offset="0x4d30"/>
				<Register offset="0x4d34"/>
				<Register offset="0x4d38"/>
				<Register offset="0x4d3c"/>
				<Register offset="0x4d40"/>
				<Register offset="0x4d44"/>
				<Register offset="0x4d48"/>
				<Register offset="0x4d4c"/>
				<Register offset="0x4d50"/>
				<Register offset="0x4d54"/>
				<Register offset="0x4d58"/>
				<Register offset="0x4d5c"/>
				<Register offset="0x4d60"/>
				<Register offset="0x4d64"/>
				<Register offset="0x4d68"/>
				<Register offset="0x4d6c"/>
				<Register offset="0x4d70"/>
				<Register offset="0x4d74"/>
				<Register offset="0x4d78"/>
				<Register offset="0x4d7c"/>
				<Register offset="0x4d80"/>
				<Register offset="0x4d84"/>
				<Register offset="0x4d88"/>
				<Register offset="0x4d8c"/>
				<Register offset="0x4d90"/>
				<Register offset="0x4d94"/>
				<Register offset="0x4d98"/>
				<Register offset="0x4d9c"/>
				<Register offset="0x4da0"/>
				<Register offset="0x4da4"/>
				<Register offset="0x4da8"/>
				<Register offset="0x4dac"/>
				<Register offset="0x4db0"/>
				<Register offset="0x4db4"/>
				<Register offset="0x4db8"/>
				<Register offset="0x4dbc"/>
				<Register offset="0x4dc0"/>
				<Register offset="0x4dc4"/>
				<Register offset="0x4dc8"/>
				<Register offset="0x4dcc"/>
				<Register offset="0x4dd0"/>
				<Register offset="0x4dd4"/>
				<Register offset="0x4dd8"/>
				<Register offset="0x4ddc"/>
				<Register offset="0x4de0"/>
				<Register offset="0x4de4"/>
				<Register offset="0x4de8"/>
				<Register offset="0x4dec"/>
				<Register offset="0x4df0"/>
				<Register offset="0x4df4"/>
				<Register offset="0x4df8"/>
				<Register offset="0x4dfc"/>
				<Register offset="0x4e00"/>
				<Register offset="0x4e04"/>
				<Register offset="0x4e08"/>
				<Register offset="0x4e0c"/>
				<Register offset="0x4e10"/>
				<Register offset="0x4e14"/>
				<Register offset="0x4e18"/>
				<Register offset="0x4e1c"/>
				<Register offset="0x4e20"/>
				<Register offset="0x4e24"/>
				<Register offset="0x4e28"/>
				<Register offset="0x4e2c"/>
				<Register offset="0x4e30"/>
				<Register offset="0x4e34"/>
				<Register offset="0x4e38"/>
				<Register offset="0x4e3c"/>
				<Register offset="0x4e40"/>
				<Register offset="0x4e44"/>
				<Register offset="0x4e48"/>
				<Register offset="0x4e4c"/>
				<Register offset="0x4e50"/>
				<Register offset="0x4e54"/>
				<Register offset="0x4e58"/>
				<Register offset="0x4e5c"/>
				<Register offset="0x4e60"/>
				<Register offset="0x4e64"/>
				<Register offset="0x4e68"/>
				<Register offset="0x4e6c"/>
				<Register offset="0x4e70"/>
				<Register offset="0x4e74"/>
				<Register offset="0x4e78"/>
				<Register offset="0x4e7c"/>
				<Register offset="0x4e80"/>
				<Register offset="0x4e84"/>
				<Register offset="0x4e88"/>
				<Register offset="0x4e8c"/>
				<Register offset="0x4e90"/>
				<Register offset="0x4e94"/>
				<Register offset="0x4e98"/>
				<Register offset="0x4e9c"/>
				<Register offset="0x4ea0"/>
				<Register offset="0x4ea4"/>
				<Register offset="0x4ea8"/>
				<Register offset="0x4eac"/>
				<Register offset="0x4eb0"/>
				<Register offset="0x4eb4"/>
				<Register offset="0x4eb8"/>
				<Register offset="0x4ebc"/>
				<Register offset="0x4ec0"/>
				<Register offset="0x4ec4"/>
				<Register offset="0x4ec8"/>
				<Register offset="0x4ecc"/>
				<Register offset="0x4ed0"/>
				<Register offset="0x4ed4"/>
				<Register offset="0x4ed8"/>
				<Register offset="0x4edc"/>
				<Register offset="0x4ee0"/>
				<Register offset="0x4ee4"/>
				<Register offset="0x4ee8"/>
				<Register offset="0x4eec"/>
				<Register offset="0x4ef0"/>
				<Register offset="0x4ef4"/>
				<Register offset="0x4ef8"/>
				<Register offset="0x4efc"/>
				<Register offset="0x4f00"/>
				<Register offset="0x4f04"/>
				<Register offset="0x4f08"/>
				<Register offset="0x4f0c"/>
				<Register offset="0x4f10"/>
				<Register offset="0x4f14"/>
				<Register offset="0x4f18"/>
				<Register offset="0x4f1c"/>
				<Register offset="0x4f20"/>
				<Register offset="0x4f24"/>
				<Register offset="0x4f28"/>
				<Register offset="0x4f2c"/>
				<Register offset="0x4f30"/>
				<Register offset="0x4f34"/>
				<Register offset="0x4f38"/>
				<Register offset="0x4f3c"/>
				<Register offset="0x4f40"/>
				<Register offset="0x4f44"/>
				<Register offset="0x4f48"/>
				<Register offset="0x4f4c"/>
				<Register offset="0x4f50"/>
				<Register offset="0x4f54"/>
				<Register offset="0x4f58"/>
				<Register offset="0x4f5c"/>
				<Register offset="0x4f60"/>
				<Register offset="0x4f64"/>
				<Register offset="0x4f68"/>
				<Register offset="0x4f6c"/>
				<Register offset="0x4f70"/>
				<Register offset="0x4f74"/>
				<Register offset="0x4f78"/>
				<Register offset="0x4f7c"/>
				<Register offset="0x4f80"/>
				<Register offset="0x4f84"/>
				<Register offset="0x4f88"/>
				<Register offset="0x4f8c"/>
				<Register offset="0x4f90"/>
				<Register offset="0x4f94"/>
				<Register offset="0x4f98"/>
				<Register offset="0x4f9c"/>
				<Register offset="0x4fa0"/>
				<Register offset="0x4fa4"/>
				<Register offset="0x4fa8"/>
				<Register offset="0x4fac"/>
				<Register offset="0x4fb0"/>
				<Register offset="0x4fb4"/>
				<Register offset="0x4fb8"/>
				<Register offset="0x4fbc"/>
				<Register offset="0x4fc0"/>
				<Register offset="0x4fc4"/>
				<Register offset="0x4fc8"/>
				<Register offset="0x4fcc"/>
				<Register offset="0x4fd0"/>
				<Register offset="0x4fd4"/>
				<Register offset="0x4fd8"/>
				<Register offset="0x4fdc"/>
				<Register offset="0x4fe0"/>
				<Register offset="0x4fe4"/>
				<Register offset="0x4fe8"/>
				<Register offset="0x4fec"/>
				<Register offset="0x4ff0"/>
				<Register offset="0x4ff4"/>
				<Register offset="0x4ff8"/>
				<Register offset="0x4ffc"/>
				<Register offset="0x5000"/>
				<Register offset="0x5004"/>
				<Register offset="0x5008"/>
				<Register offset="0x500c"/>
				<Register offset="0x5010"/>
				<Register offset="0x5014"/>
				<Register offset="0x5018"/>
				<Register offset="0x501c"/>
				<Register offset="0x5020"/>
				<Register offset="0x5024"/>
				<Register offset="0x5028"/>
				<Register offset="0x502c"/>
				<Register offset="0x5030"/>
				<Register offset="0x5034"/>
				<Register offset="0x5038"/>
				<Register offset="0x503c"/>
				<Register offset="0x5040"/>
				<Register offset="0x5044"/>
				<Register offset="0x5048"/>
				<Register offset="0x504c"/>
				<Register offset="0x5050"/>
				<Register offset="0x5054"/>
				<Register offset="0x5058"/>
				<Register offset="0x505c"/>
				<Register offset="0x5060"/>
				<Register offset="0x5064"/>
				<Register offset="0x5068"/>
				<Register offset="0x506c"/>
				<Register offset="0x5070"/>
				<Register offset="0x5074"/>
				<Register offset="0x5078"/>
				<Register offset="0x507c"/>
				<Register offset="0x5080"/>
				<Register offset="0x5084"/>
				<Register offset="0x5088"/>
				<Register offset="0x508c"/>
				<Register offset="0x5090"/>
				<Register offset="0x5094"/>
				<Register offset="0x5098"/>
				<Register offset="0x509c"/>
				<Register offset="0x50a0"/>
				<Register offset="0x50a4"/>
				<Register offset="0x50a8"/>
				<Register offset="0x50ac"/>
				<Register offset="0x50b0"/>
				<Register offset="0x50b4"/>
				<Register offset="0x50b8"/>
				<Register offset="0x50bc"/>
				<Register offset="0x50c0"/>
				<Register offset="0x50c4"/>
				<Register offset="0x50c8"/>
				<Register offset="0x50cc"/>
				<Register offset="0x50d0"/>
				<Register offset="0x50d4"/>
				<Register offset="0x50d8"/>
				<Register offset="0x50dc"/>
				<Register offset="0x50e0"/>
				<Register offset="0x50e4"/>
				<Register offset="0x50e8"/>
				<Register offset="0x50ec"/>
				<Register offset="0x50f0"/>
				<Register offset="0x50f4"/>
				<Register offset="0x50f8"/>
				<Register offset="0x50fc"/>
				<Register offset="0x5100"/>
				<Register offset="0x5104"/>
				<Register offset="0x5108"/>
				<Register offset="0x510c"/>
				<Register offset="0x5110"/>
				<Register offset="0x5114"/>
				<Register offset="0x5118"/>
				<Register offset="0x511c"/>
				<Register offset="0x5120"/>
				<Register offset="0x5124"/>
				<Register offset="0x5128"/>
				<Register offset="0x512c"/>
				<Register offset="0x5130"/>
				<Register offset="0x5134"/>
				<Register offset="0x5138"/>
				<Register offset="0x513c"/>
				<Register offset="0x5140"/>
				<Register offset="0x5144"/>
				<Register offset="0x5148"/>
				<Register offset="0x514c"/>
				<Register offset="0x5150"/>
				<Register offset="0x5154"/>
				<Register offset="0x5158"/>
				<Register offset="0x515c"/>
				<Register offset="0x5160"/>
				<Register offset="0x5164"/>
				<Register offset="0x5168"/>
				<Register offset="0x516c"/>
				<Register offset="0x5170"/>
				<Register offset="0x5174"/>
				<Register offset="0x5178"/>
				<Register offset="0x517c"/>
				<Register offset="0x5180"/>
				<Register offset="0x5184"/>
				<Register offset="0x5188"/>
				<Register offset="0x518c"/>
				<Register offset="0x5190"/>
				<Register offset="0x5194"/>
				<Register offset="0x5198"/>
				<Register offset="0x519c"/>
				<Register offset="0x51a0"/>
				<Register offset="0x51a4"/>
				<Register offset="0x51a8"/>
				<Register offset="0x51ac"/>
				<Register offset="0x51b0"/>
				<Register offset="0x51b4"/>
				<Register offset="0x51b8"/>
				<Register offset="0x51bc"/>
				<Register offset="0x51c0"/>
				<Register offset="0x51c4"/>
				<Register offset="0x51c8"/>
				<Register offset="0x51cc"/>
				<Register offset="0x51d0"/>
				<Register offset="0x51d4"/>
				<Register offset="0x51d8"/>
				<Register offset="0x51dc"/>
				<Register offset="0x51e0"/>
				<Register offset="0x51e4"/>
				<Register offset="0x51e8"/>
				<Register offset="0x51ec"/>
				<Register offset="0x51f0"/>
				<Register offset="0x51f4"/>
				<Register offset="0x51f8"/>
				<Register offset="0x51fc"/>
				<Register offset="0x5200"/>
				<Register offset="0x5204"/>
				<Register offset="0x5208"/>
				<Register offset="0x520c"/>
				<Register offset="0x5210"/>
				<Register offset="0x5214"/>
				<Register offset="0x5218"/>
				<Register offset="0x521c"/>
				<Register offset="0x5220"/>
				<Register offset="0x5224"/>
				<Register offset="0x5228"/>
				<Register offset="0x522c"/>
				<Register offset="0x5230"/>
				<Register offset="0x5234"/>
				<Register offset="0x5238"/>
				<Register offset="0x523c"/>
				<Register offset="0x5240"/>
				<Register offset="0x5244"/>
				<Register offset="0x5248"/>
				<Register offset="0x524c"/>
				<Register offset="0x5250"/>
				<Register offset="0x5254"/>
				<Register offset="0x5258"/>
				<Register offset="0x525c"/>
				<Register offset="0x5260"/>
				<Register offset="0x5264"/>
				<Register offset="0x5268"/>
				<Register offset="0x526c"/>
				<Register offset="0x5270"/>
				<Register offset="0x5274"/>
				<Register offset="0x5278"/>
				<Register offset="0x527c"/>
				<Register offset="0x5280"/>
				<Register offset="0x5284"/>
				<Register offset="0x5288"/>
				<Register offset="0x528c"/>
				<Register offset="0x5290"/>
				<Register offset="0x5294"/>
				<Register offset="0x5298"/>
				<Register offset="0x529c"/>
				<Register offset="0x52a0"/>
				<Register offset="0x52a4"/>
				<Register offset="0x52a8"/>
				<Register offset="0x52ac"/>
				<Register offset="0x52b0"/>
				<Register offset="0x52b4"/>
				<Register offset="0x52b8"/>
				<Register offset="0x52bc"/>
				<Register offset="0x52c0"/>
				<Register offset="0x52c4"/>
				<Register offset="0x52c8"/>
				<Register offset="0x52cc"/>
				<Register offset="0x52d0"/>
				<Register offset="0x52d4"/>
				<Register offset="0x52d8"/>
				<Register offset="0x52dc"/>
				<Register offset="0x52e0"/>
				<Register offset="0x52e4"/>
				<Register offset="0x52e8"/>
				<Register offset="0x52ec"/>
				<Register offset="0x52f0"/>
				<Register offset="0x52f4"/>
				<Register offset="0x52f8"/>
				<Register offset="0x52fc"/>
				<Register offset="0x5300"/>
				<Register offset="0x5304"/>
				<Register offset="0x5308"/>
				<Register offset="0x530c"/>
				<Register offset="0x5310"/>
				<Register offset="0x5314"/>
				<Register offset="0x5318"/>
				<Register offset="0x531c"/>
				<Register offset="0x5320"/>
				<Register offset="0x5324"/>
				<Register offset="0x5328"/>
				<Register offset="0x532c"/>
				<Register offset="0x5330"/>
				<Register offset="0x5334"/>
				<Register offset="0x5338"/>
				<Register offset="0x533c"/>
				<Register offset="0x5340"/>
				<Register offset="0x5344"/>
				<Register offset="0x5348"/>
				<Register offset="0x534c"/>
				<Register offset="0x5350"/>
				<Register offset="0x5354"/>
				<Register offset="0x5358"/>
				<Register offset="0x535c"/>
				<Register offset="0x5360"/>
				<Register offset="0x5364"/>
				<Register offset="0x5368"/>
				<Register offset="0x536c"/>
				<Register offset="0x5370"/>
				<Register offset="0x5374"/>
				<Register offset="0x5378"/>
				<Register offset="0x537c"/>
				<Register offset="0x5380"/>
				<Register offset="0x5384"/>
				<Register offset="0x5388"/>
				<Register offset="0x538c"/>
				<Register offset="0x5390"/>
				<Register offset="0x5394"/>
				<Register offset="0x5398"/>
				<Register offset="0x539c"/>
				<Register offset="0x53a0"/>
				<Register offset="0x53a4"/>
				<Register offset="0x53a8"/>
				<Register offset="0x53ac"/>
				<Register offset="0x53b0"/>
				<Register offset="0x53b4"/>
				<Register offset="0x53b8"/>
				<Register offset="0x53bc"/>
				<Register offset="0x53c0"/>
				<Register offset="0x53c4"/>
				<Register offset="0x53c8"/>
				<Register offset="0x53cc"/>
				<Register offset="0x53d0"/>
				<Register offset="0x53d4"/>
				<Register offset="0x53d8"/>
				<Register offset="0x53dc"/>
				<Register offset="0x53e0"/>
				<Register offset="0x53e4"/>
				<Register offset="0x53e8"/>
				<Register offset="0x53ec"/>
				<Register offset="0x53f0"/>
				<Register offset="0x53f4"/>
				<Register offset="0x53f8"/>
				<Register offset="0x53fc"/>
				<Register offset="0x5400"/>
				<Register offset="0x5404"/>
				<Register offset="0x5408"/>
				<Register offset="0x540c"/>
				<Register offset="0x5410"/>
				<Register offset="0x5414"/>
				<Register offset="0x5418"/>
				<Register offset="0x541c"/>
				<Register offset="0x5420"/>
				<Register offset="0x5424"/>
				<Register offset="0x5428"/>
				<Register offset="0x542c"/>
				<Register offset="0x5430"/>
				<Register offset="0x5434"/>
				<Register offset="0x5438"/>
				<Register offset="0x543c"/>
				<Register offset="0x5440"/>
				<Register offset="0x5444"/>
				<Register offset="0x5448"/>
				<Register offset="0x544c"/>
				<Register offset="0x5450"/>
				<Register offset="0x5454"/>
				<Register offset="0x5458"/>
				<Register offset="0x545c"/>
				<Register offset="0x5460"/>
				<Register offset="0x5464"/>
				<Register offset="0x5468"/>
				<Register offset="0x546c"/>
				<Register offset="0x5470"/>
				<Register offset="0x5474"/>
				<Register offset="0x5478"/>
				<Register offset="0x547c"/>
				<Register offset="0x5480"/>
				<Register offset="0x5484"/>
				<Register offset="0x5488"/>
				<Register offset="0x548c"/>
				<Register offset="0x5490"/>
				<Register offset="0x5494"/>
				<Register offset="0x5498"/>
				<Register offset="0x549c"/>
				<Register offset="0x54a0"/>
				<Register offset="0x54a4"/>
				<Register offset="0x54a8"/>
				<Register offset="0x54ac"/>
				<Register offset="0x54b0"/>
				<Register offset="0x54b4"/>
				<Register offset="0x54b8"/>
				<Register offset="0x54bc"/>
				<Register offset="0x54c0"/>
				<Register offset="0x54c4"/>
				<Register offset="0x54c8"/>
				<Register offset="0x54cc"/>
				<Register offset="0x54d0"/>
				<Register offset="0x54d4"/>
				<Register offset="0x54d8"/>
				<Register offset="0x54dc"/>
				<Register offset="0x54e0"/>
				<Register offset="0x54e4"/>
				<Register offset="0x54e8"/>
				<Register offset="0x54ec"/>
				<Register offset="0x54f0"/>
				<Register offset="0x54f4"/>
				<Register offset="0x54f8"/>
				<Register offset="0x54fc"/>
				<Register offset="0x5500"/>
				<Register offset="0x5504"/>
				<Register offset="0x5508"/>
				<Register offset="0x550c"/>
				<Register offset="0x5510"/>
				<Register offset="0x5514"/>
				<Register offset="0x5518"/>
				<Register offset="0x551c"/>
				<Register offset="0x5520"/>
				<Register offset="0x5524"/>
				<Register offset="0x5528"/>
				<Register offset="0x552c"/>
				<Register offset="0x5530"/>
				<Register offset="0x5534"/>
				<Register offset="0x5538"/>
				<Register offset="0x553c"/>
				<Register offset="0x5540"/>
				<Register offset="0x5544"/>
				<Register offset="0x5548"/>
				<Register offset="0x554c"/>
				<Register offset="0x5550"/>
				<Register offset="0x5554"/>
				<Register offset="0x5558"/>
				<Register offset="0x555c"/>
				<Register offset="0x5560"/>
				<Register offset="0x5564"/>
				<Register offset="0x5568"/>
				<Register offset="0x556c"/>
				<Register offset="0x5570"/>
				<Register offset="0x5574"/>
				<Register offset="0x5578"/>
				<Register offset="0x557c"/>
				<Register offset="0x5580"/>
				<Register offset="0x5584"/>
				<Register offset="0x5588"/>
				<Register offset="0x558c"/>
				<Register offset="0x5590"/>
				<Register offset="0x5594"/>
				<Register offset="0x5598"/>
				<Register offset="0x559c"/>
				<Register offset="0x55a0"/>
				<Register offset="0x55a4"/>
				<Register offset="0x55a8"/>
				<Register offset="0x55ac"/>
				<Register offset="0x55b0"/>
				<Register offset="0x55b4"/>
				<Register offset="0x55b8"/>
				<Register offset="0x55bc"/>
				<Register offset="0x55c0"/>
				<Register offset="0x55c4"/>
				<Register offset="0x55c8"/>
				<Register offset="0x55cc"/>
				<Register offset="0x55d0"/>
				<Register offset="0x55d4"/>
				<Register offset="0x55d8"/>
				<Register offset="0x55dc"/>
				<Register offset="0x55e0"/>
				<Register offset="0x55e4"/>
				<Register offset="0x55e8"/>
				<Register offset="0x55ec"/>
				<Register offset="0x55f0"/>
				<Register offset="0x55f4"/>
				<Register offset="0x55f8"/>
				<Register offset="0x55fc"/>
				<Register offset="0x5600"/>
				<Register offset="0x5604"/>
				<Register offset="0x5608"/>
				<Register offset="0x560c"/>
				<Register offset="0x5610"/>
				<Register offset="0x5614"/>
				<Register offset="0x5618"/>
				<Register offset="0x561c"/>
				<Register offset="0x5620"/>
				<Register offset="0x5624"/>
				<Register offset="0x5628"/>
				<Register offset="0x562c"/>
				<Register offset="0x5630"/>
				<Register offset="0x5634"/>
				<Register offset="0x5638"/>
				<Register offset="0x563c"/>
				<Register offset="0x5640"/>
				<Register offset="0x5644"/>
				<Register offset="0x5648"/>
				<Register offset="0x564c"/>
				<Register offset="0x5650"/>
				<Register offset="0x5654"/>
				<Register offset="0x5658"/>
				<Register offset="0x565c"/>
				<Register offset="0x5660"/>
				<Register offset="0x5664"/>
				<Register offset="0x5668"/>
				<Register offset="0x566c"/>
				<Register offset="0x5670"/>
				<Register offset="0x5674"/>
				<Register offset="0x5678"/>
				<Register offset="0x567c"/>
				<Register offset="0x5680"/>
				<Register offset="0x5684"/>
				<Register offset="0x5688"/>
				<Register offset="0x568c"/>
				<Register offset="0x5690"/>
				<Register offset="0x5694"/>
				<Register offset="0x5698"/>
				<Register offset="0x569c"/>
				<Register offset="0x56a0"/>
				<Register offset="0x56a4"/>
				<Register offset="0x56a8"/>
				<Register offset="0x56ac"/>
				<Register offset="0x56b0"/>
				<Register offset="0x56b4"/>
				<Register offset="0x56b8"/>
				<Register offset="0x56bc"/>
				<Register offset="0x56c0"/>
				<Register offset="0x56c4"/>
				<Register offset="0x56c8"/>
				<Register offset="0x56cc"/>
				<Register offset="0x56d0"/>
				<Register offset="0x56d4"/>
				<Register offset="0x56d8"/>
				<Register offset="0x56dc"/>
				<Register offset="0x56e0"/>
				<Register offset="0x56e4"/>
				<Register offset="0x56e8"/>
				<Register offset="0x56ec"/>
				<Register offset="0x56f0"/>
				<Register offset="0x56f4"/>
				<Register offset="0x56f8"/>
				<Register offset="0x56fc"/>
				<Register offset="0x5700"/>
				<Register offset="0x5704"/>
				<Register offset="0x5708"/>
				<Register offset="0x570c"/>
				<Register offset="0x5710"/>
				<Register offset="0x5714"/>
				<Register offset="0x5718"/>
				<Register offset="0x571c"/>
				<Register offset="0x5720"/>
				<Register offset="0x5724"/>
				<Register offset="0x5728"/>
				<Register offset="0x572c"/>
				<Register offset="0x5730"/>
				<Register offset="0x5734"/>
				<Register offset="0x5738"/>
				<Register offset="0x573c"/>
				<Register offset="0x5740"/>
				<Register offset="0x5744"/>
				<Register offset="0x5748"/>
				<Register offset="0x574c"/>
				<Register offset="0x5750"/>
				<Register offset="0x5754"/>
				<Register offset="0x5758"/>
				<Register offset="0x575c"/>
				<Register offset="0x5760"/>
				<Register offset="0x5764"/>
				<Register offset="0x5768"/>
				<Register offset="0x576c"/>
				<Register offset="0x5770"/>
				<Register offset="0x5774"/>
				<Register offset="0x5778"/>
				<Register offset="0x577c"/>
				<Register offset="0x5780"/>
				<Register offset="0x5784"/>
				<Register offset="0x5788"/>
				<Register offset="0x578c"/>
				<Register offset="0x5790"/>
				<Register offset="0x5794"/>
				<Register offset="0x5798"/>
				<Register offset="0x579c"/>
				<Register offset="0x57a0"/>
				<Register offset="0x57a4"/>
				<Register offset="0x57a8"/>
				<Register offset="0x57ac"/>
				<Register offset="0x57b0"/>
				<Register offset="0x57b4"/>
				<Register offset="0x57b8"/>
				<Register offset="0x57bc"/>
				<Register offset="0x57c0"/>
				<Register offset="0x57c4"/>
				<Register offset="0x57c8"/>
				<Register offset="0x57cc"/>
				<Register offset="0x57d0"/>
				<Register offset="0x57d4"/>
				<Register offset="0x57d8"/>
				<Register offset="0x57dc"/>
				<Register offset="0x57e0"/>
				<Register offset="0x57e4"/>
				<Register offset="0x57e8"/>
				<Register offset="0x57ec"/>
				<Register offset="0x57f0"/>
				<Register offset="0x57f4"/>
				<Register offset="0x57f8"/>
				<Register offset="0x57fc"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ENN" description="DMX_FILTER_ENn is a filter enable register." value="0x00000000" startoffset="0x6000+0x4*n">
				<Member name="dmx_filter_en" description="32 filters enable for channel n.&lt;br&gt;Bit 32 to bit 0 each correspond to a filter.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x6000"/>
				<Register offset="0x6004"/>
				<Register offset="0x6008"/>
				<Register offset="0x600c"/>
				<Register offset="0x6010"/>
				<Register offset="0x6014"/>
				<Register offset="0x6018"/>
				<Register offset="0x601c"/>
				<Register offset="0x6020"/>
				<Register offset="0x6024"/>
				<Register offset="0x6028"/>
				<Register offset="0x602c"/>
				<Register offset="0x6030"/>
				<Register offset="0x6034"/>
				<Register offset="0x6038"/>
				<Register offset="0x603c"/>
				<Register offset="0x6040"/>
				<Register offset="0x6044"/>
				<Register offset="0x6048"/>
				<Register offset="0x604c"/>
				<Register offset="0x6050"/>
				<Register offset="0x6054"/>
				<Register offset="0x6058"/>
				<Register offset="0x605c"/>
				<Register offset="0x6060"/>
				<Register offset="0x6064"/>
				<Register offset="0x6068"/>
				<Register offset="0x606c"/>
				<Register offset="0x6070"/>
				<Register offset="0x6074"/>
				<Register offset="0x6078"/>
				<Register offset="0x607c"/>
				<Register offset="0x6080"/>
				<Register offset="0x6084"/>
				<Register offset="0x6088"/>
				<Register offset="0x608c"/>
				<Register offset="0x6090"/>
				<Register offset="0x6094"/>
				<Register offset="0x6098"/>
				<Register offset="0x609c"/>
				<Register offset="0x60a0"/>
				<Register offset="0x60a4"/>
				<Register offset="0x60a8"/>
				<Register offset="0x60ac"/>
				<Register offset="0x60b0"/>
				<Register offset="0x60b4"/>
				<Register offset="0x60b8"/>
				<Register offset="0x60bc"/>
				<Register offset="0x60c0"/>
				<Register offset="0x60c4"/>
				<Register offset="0x60c8"/>
				<Register offset="0x60cc"/>
				<Register offset="0x60d0"/>
				<Register offset="0x60d4"/>
				<Register offset="0x60d8"/>
				<Register offset="0x60dc"/>
				<Register offset="0x60e0"/>
				<Register offset="0x60e4"/>
				<Register offset="0x60e8"/>
				<Register offset="0x60ec"/>
				<Register offset="0x60f0"/>
				<Register offset="0x60f4"/>
				<Register offset="0x60f8"/>
				<Register offset="0x60fc"/>
				<Register offset="0x6100"/>
				<Register offset="0x6104"/>
				<Register offset="0x6108"/>
				<Register offset="0x610c"/>
				<Register offset="0x6110"/>
				<Register offset="0x6114"/>
				<Register offset="0x6118"/>
				<Register offset="0x611c"/>
				<Register offset="0x6120"/>
				<Register offset="0x6124"/>
				<Register offset="0x6128"/>
				<Register offset="0x612c"/>
				<Register offset="0x6130"/>
				<Register offset="0x6134"/>
				<Register offset="0x6138"/>
				<Register offset="0x613c"/>
				<Register offset="0x6140"/>
				<Register offset="0x6144"/>
				<Register offset="0x6148"/>
				<Register offset="0x614c"/>
				<Register offset="0x6150"/>
				<Register offset="0x6154"/>
				<Register offset="0x6158"/>
				<Register offset="0x615c"/>
				<Register offset="0x6160"/>
				<Register offset="0x6164"/>
				<Register offset="0x6168"/>
				<Register offset="0x616c"/>
				<Register offset="0x6170"/>
				<Register offset="0x6174"/>
				<Register offset="0x6178"/>
				<Register offset="0x617c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_MINN" description="DMX_FILTER_MINn is a minimum filter byte configuration register." value="0x00000002" startoffset="0x6200+0x4*n">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="dmx_flt_min_byte" description="Minimum filter byte of channel n.&lt;br&gt;For the section data, the value range is 2?12 corresponding to the minimum filter byte range 4?14 bytes. For the PES data, the value range is 1?12 corresponding to the minimum filter byte range 6?17 bytes." range="3:0" property="RW"/>
				<Register offset="0x6200"/>
				<Register offset="0x6204"/>
				<Register offset="0x6208"/>
				<Register offset="0x620c"/>
				<Register offset="0x6210"/>
				<Register offset="0x6214"/>
				<Register offset="0x6218"/>
				<Register offset="0x621c"/>
				<Register offset="0x6220"/>
				<Register offset="0x6224"/>
				<Register offset="0x6228"/>
				<Register offset="0x622c"/>
				<Register offset="0x6230"/>
				<Register offset="0x6234"/>
				<Register offset="0x6238"/>
				<Register offset="0x623c"/>
				<Register offset="0x6240"/>
				<Register offset="0x6244"/>
				<Register offset="0x6248"/>
				<Register offset="0x624c"/>
				<Register offset="0x6250"/>
				<Register offset="0x6254"/>
				<Register offset="0x6258"/>
				<Register offset="0x625c"/>
				<Register offset="0x6260"/>
				<Register offset="0x6264"/>
				<Register offset="0x6268"/>
				<Register offset="0x626c"/>
				<Register offset="0x6270"/>
				<Register offset="0x6274"/>
				<Register offset="0x6278"/>
				<Register offset="0x627c"/>
				<Register offset="0x6280"/>
				<Register offset="0x6284"/>
				<Register offset="0x6288"/>
				<Register offset="0x628c"/>
				<Register offset="0x6290"/>
				<Register offset="0x6294"/>
				<Register offset="0x6298"/>
				<Register offset="0x629c"/>
				<Register offset="0x62a0"/>
				<Register offset="0x62a4"/>
				<Register offset="0x62a8"/>
				<Register offset="0x62ac"/>
				<Register offset="0x62b0"/>
				<Register offset="0x62b4"/>
				<Register offset="0x62b8"/>
				<Register offset="0x62bc"/>
				<Register offset="0x62c0"/>
				<Register offset="0x62c4"/>
				<Register offset="0x62c8"/>
				<Register offset="0x62cc"/>
				<Register offset="0x62d0"/>
				<Register offset="0x62d4"/>
				<Register offset="0x62d8"/>
				<Register offset="0x62dc"/>
				<Register offset="0x62e0"/>
				<Register offset="0x62e4"/>
				<Register offset="0x62e8"/>
				<Register offset="0x62ec"/>
				<Register offset="0x62f0"/>
				<Register offset="0x62f4"/>
				<Register offset="0x62f8"/>
				<Register offset="0x62fc"/>
				<Register offset="0x6300"/>
				<Register offset="0x6304"/>
				<Register offset="0x6308"/>
				<Register offset="0x630c"/>
				<Register offset="0x6310"/>
				<Register offset="0x6314"/>
				<Register offset="0x6318"/>
				<Register offset="0x631c"/>
				<Register offset="0x6320"/>
				<Register offset="0x6324"/>
				<Register offset="0x6328"/>
				<Register offset="0x632c"/>
				<Register offset="0x6330"/>
				<Register offset="0x6334"/>
				<Register offset="0x6338"/>
				<Register offset="0x633c"/>
				<Register offset="0x6340"/>
				<Register offset="0x6344"/>
				<Register offset="0x6348"/>
				<Register offset="0x634c"/>
				<Register offset="0x6350"/>
				<Register offset="0x6354"/>
				<Register offset="0x6358"/>
				<Register offset="0x635c"/>
				<Register offset="0x6360"/>
				<Register offset="0x6364"/>
				<Register offset="0x6368"/>
				<Register offset="0x636c"/>
				<Register offset="0x6370"/>
				<Register offset="0x6374"/>
				<Register offset="0x6378"/>
				<Register offset="0x637c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FLT_NUMN" description="DMX_FLT_NUMn is a filtered byte number configuration register." value="0x00000000" startoffset="0x6400+0x4*n">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="new_flt_min_byte" description="Number of valid filtered bytes for filter n, ranging from 0 to 16." range="4:0" property="RW"/>
				<Register offset="0x6400"/>
				<Register offset="0x6404"/>
				<Register offset="0x6408"/>
				<Register offset="0x640c"/>
				<Register offset="0x6410"/>
				<Register offset="0x6414"/>
				<Register offset="0x6418"/>
				<Register offset="0x641c"/>
				<Register offset="0x6420"/>
				<Register offset="0x6424"/>
				<Register offset="0x6428"/>
				<Register offset="0x642c"/>
				<Register offset="0x6430"/>
				<Register offset="0x6434"/>
				<Register offset="0x6438"/>
				<Register offset="0x643c"/>
				<Register offset="0x6440"/>
				<Register offset="0x6444"/>
				<Register offset="0x6448"/>
				<Register offset="0x644c"/>
				<Register offset="0x6450"/>
				<Register offset="0x6454"/>
				<Register offset="0x6458"/>
				<Register offset="0x645c"/>
				<Register offset="0x6460"/>
				<Register offset="0x6464"/>
				<Register offset="0x6468"/>
				<Register offset="0x646c"/>
				<Register offset="0x6470"/>
				<Register offset="0x6474"/>
				<Register offset="0x6478"/>
				<Register offset="0x647c"/>
				<Register offset="0x6480"/>
				<Register offset="0x6484"/>
				<Register offset="0x6488"/>
				<Register offset="0x648c"/>
				<Register offset="0x6490"/>
				<Register offset="0x6494"/>
				<Register offset="0x6498"/>
				<Register offset="0x649c"/>
				<Register offset="0x64a0"/>
				<Register offset="0x64a4"/>
				<Register offset="0x64a8"/>
				<Register offset="0x64ac"/>
				<Register offset="0x64b0"/>
				<Register offset="0x64b4"/>
				<Register offset="0x64b8"/>
				<Register offset="0x64bc"/>
				<Register offset="0x64c0"/>
				<Register offset="0x64c4"/>
				<Register offset="0x64c8"/>
				<Register offset="0x64cc"/>
				<Register offset="0x64d0"/>
				<Register offset="0x64d4"/>
				<Register offset="0x64d8"/>
				<Register offset="0x64dc"/>
				<Register offset="0x64e0"/>
				<Register offset="0x64e4"/>
				<Register offset="0x64e8"/>
				<Register offset="0x64ec"/>
				<Register offset="0x64f0"/>
				<Register offset="0x64f4"/>
				<Register offset="0x64f8"/>
				<Register offset="0x64fc"/>
				<Register offset="0x6500"/>
				<Register offset="0x6504"/>
				<Register offset="0x6508"/>
				<Register offset="0x650c"/>
				<Register offset="0x6510"/>
				<Register offset="0x6514"/>
				<Register offset="0x6518"/>
				<Register offset="0x651c"/>
				<Register offset="0x6520"/>
				<Register offset="0x6524"/>
				<Register offset="0x6528"/>
				<Register offset="0x652c"/>
				<Register offset="0x6530"/>
				<Register offset="0x6534"/>
				<Register offset="0x6538"/>
				<Register offset="0x653c"/>
				<Register offset="0x6540"/>
				<Register offset="0x6544"/>
				<Register offset="0x6548"/>
				<Register offset="0x654c"/>
				<Register offset="0x6550"/>
				<Register offset="0x6554"/>
				<Register offset="0x6558"/>
				<Register offset="0x655c"/>
				<Register offset="0x6560"/>
				<Register offset="0x6564"/>
				<Register offset="0x6568"/>
				<Register offset="0x656c"/>
				<Register offset="0x6570"/>
				<Register offset="0x6574"/>
				<Register offset="0x6578"/>
				<Register offset="0x657c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID0X" description="DMX_FILTER_ID0x is specified filter enable register 0." value="0x03020100" startoffset="0x9000+0x20*n">
				<Member name="flt_id3" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id2" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id1" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id0" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x9000"/>
				<Register offset="0x9020"/>
				<Register offset="0x9040"/>
				<Register offset="0x9060"/>
				<Register offset="0x9080"/>
				<Register offset="0x90a0"/>
				<Register offset="0x90c0"/>
				<Register offset="0x90e0"/>
				<Register offset="0x9100"/>
				<Register offset="0x9120"/>
				<Register offset="0x9140"/>
				<Register offset="0x9160"/>
				<Register offset="0x9180"/>
				<Register offset="0x91a0"/>
				<Register offset="0x91c0"/>
				<Register offset="0x91e0"/>
				<Register offset="0x9200"/>
				<Register offset="0x9220"/>
				<Register offset="0x9240"/>
				<Register offset="0x9260"/>
				<Register offset="0x9280"/>
				<Register offset="0x92a0"/>
				<Register offset="0x92c0"/>
				<Register offset="0x92e0"/>
				<Register offset="0x9300"/>
				<Register offset="0x9320"/>
				<Register offset="0x9340"/>
				<Register offset="0x9360"/>
				<Register offset="0x9380"/>
				<Register offset="0x93a0"/>
				<Register offset="0x93c0"/>
				<Register offset="0x93e0"/>
				<Register offset="0x9400"/>
				<Register offset="0x9420"/>
				<Register offset="0x9440"/>
				<Register offset="0x9460"/>
				<Register offset="0x9480"/>
				<Register offset="0x94a0"/>
				<Register offset="0x94c0"/>
				<Register offset="0x94e0"/>
				<Register offset="0x9500"/>
				<Register offset="0x9520"/>
				<Register offset="0x9540"/>
				<Register offset="0x9560"/>
				<Register offset="0x9580"/>
				<Register offset="0x95a0"/>
				<Register offset="0x95c0"/>
				<Register offset="0x95e0"/>
				<Register offset="0x9600"/>
				<Register offset="0x9620"/>
				<Register offset="0x9640"/>
				<Register offset="0x9660"/>
				<Register offset="0x9680"/>
				<Register offset="0x96a0"/>
				<Register offset="0x96c0"/>
				<Register offset="0x96e0"/>
				<Register offset="0x9700"/>
				<Register offset="0x9720"/>
				<Register offset="0x9740"/>
				<Register offset="0x9760"/>
				<Register offset="0x9780"/>
				<Register offset="0x97a0"/>
				<Register offset="0x97c0"/>
				<Register offset="0x97e0"/>
				<Register offset="0x9800"/>
				<Register offset="0x9820"/>
				<Register offset="0x9840"/>
				<Register offset="0x9860"/>
				<Register offset="0x9880"/>
				<Register offset="0x98a0"/>
				<Register offset="0x98c0"/>
				<Register offset="0x98e0"/>
				<Register offset="0x9900"/>
				<Register offset="0x9920"/>
				<Register offset="0x9940"/>
				<Register offset="0x9960"/>
				<Register offset="0x9980"/>
				<Register offset="0x99a0"/>
				<Register offset="0x99c0"/>
				<Register offset="0x99e0"/>
				<Register offset="0x9a00"/>
				<Register offset="0x9a20"/>
				<Register offset="0x9a40"/>
				<Register offset="0x9a60"/>
				<Register offset="0x9a80"/>
				<Register offset="0x9aa0"/>
				<Register offset="0x9ac0"/>
				<Register offset="0x9ae0"/>
				<Register offset="0x9b00"/>
				<Register offset="0x9b20"/>
				<Register offset="0x9b40"/>
				<Register offset="0x9b60"/>
				<Register offset="0x9b80"/>
				<Register offset="0x9ba0"/>
				<Register offset="0x9bc0"/>
				<Register offset="0x9be0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID1X" description="DMX_FILTER_ID1x is specified filter enable register 1." value="0x07060504" startoffset="0x9004+0x20*n">
				<Member name="flt_id7" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id6" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id5" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id4" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x9004"/>
				<Register offset="0x9024"/>
				<Register offset="0x9044"/>
				<Register offset="0x9064"/>
				<Register offset="0x9084"/>
				<Register offset="0x90a4"/>
				<Register offset="0x90c4"/>
				<Register offset="0x90e4"/>
				<Register offset="0x9104"/>
				<Register offset="0x9124"/>
				<Register offset="0x9144"/>
				<Register offset="0x9164"/>
				<Register offset="0x9184"/>
				<Register offset="0x91a4"/>
				<Register offset="0x91c4"/>
				<Register offset="0x91e4"/>
				<Register offset="0x9204"/>
				<Register offset="0x9224"/>
				<Register offset="0x9244"/>
				<Register offset="0x9264"/>
				<Register offset="0x9284"/>
				<Register offset="0x92a4"/>
				<Register offset="0x92c4"/>
				<Register offset="0x92e4"/>
				<Register offset="0x9304"/>
				<Register offset="0x9324"/>
				<Register offset="0x9344"/>
				<Register offset="0x9364"/>
				<Register offset="0x9384"/>
				<Register offset="0x93a4"/>
				<Register offset="0x93c4"/>
				<Register offset="0x93e4"/>
				<Register offset="0x9404"/>
				<Register offset="0x9424"/>
				<Register offset="0x9444"/>
				<Register offset="0x9464"/>
				<Register offset="0x9484"/>
				<Register offset="0x94a4"/>
				<Register offset="0x94c4"/>
				<Register offset="0x94e4"/>
				<Register offset="0x9504"/>
				<Register offset="0x9524"/>
				<Register offset="0x9544"/>
				<Register offset="0x9564"/>
				<Register offset="0x9584"/>
				<Register offset="0x95a4"/>
				<Register offset="0x95c4"/>
				<Register offset="0x95e4"/>
				<Register offset="0x9604"/>
				<Register offset="0x9624"/>
				<Register offset="0x9644"/>
				<Register offset="0x9664"/>
				<Register offset="0x9684"/>
				<Register offset="0x96a4"/>
				<Register offset="0x96c4"/>
				<Register offset="0x96e4"/>
				<Register offset="0x9704"/>
				<Register offset="0x9724"/>
				<Register offset="0x9744"/>
				<Register offset="0x9764"/>
				<Register offset="0x9784"/>
				<Register offset="0x97a4"/>
				<Register offset="0x97c4"/>
				<Register offset="0x97e4"/>
				<Register offset="0x9804"/>
				<Register offset="0x9824"/>
				<Register offset="0x9844"/>
				<Register offset="0x9864"/>
				<Register offset="0x9884"/>
				<Register offset="0x98a4"/>
				<Register offset="0x98c4"/>
				<Register offset="0x98e4"/>
				<Register offset="0x9904"/>
				<Register offset="0x9924"/>
				<Register offset="0x9944"/>
				<Register offset="0x9964"/>
				<Register offset="0x9984"/>
				<Register offset="0x99a4"/>
				<Register offset="0x99c4"/>
				<Register offset="0x99e4"/>
				<Register offset="0x9a04"/>
				<Register offset="0x9a24"/>
				<Register offset="0x9a44"/>
				<Register offset="0x9a64"/>
				<Register offset="0x9a84"/>
				<Register offset="0x9aa4"/>
				<Register offset="0x9ac4"/>
				<Register offset="0x9ae4"/>
				<Register offset="0x9b04"/>
				<Register offset="0x9b24"/>
				<Register offset="0x9b44"/>
				<Register offset="0x9b64"/>
				<Register offset="0x9b84"/>
				<Register offset="0x9ba4"/>
				<Register offset="0x9bc4"/>
				<Register offset="0x9be4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID2X" description="DMX_FILTER_ID2x is specified filter enable register 2." value="0x0B0A0908" startoffset="0x9008+0x20*n">
				<Member name="flt_id11" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id10" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id9" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id8" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x9008"/>
				<Register offset="0x9028"/>
				<Register offset="0x9048"/>
				<Register offset="0x9068"/>
				<Register offset="0x9088"/>
				<Register offset="0x90a8"/>
				<Register offset="0x90c8"/>
				<Register offset="0x90e8"/>
				<Register offset="0x9108"/>
				<Register offset="0x9128"/>
				<Register offset="0x9148"/>
				<Register offset="0x9168"/>
				<Register offset="0x9188"/>
				<Register offset="0x91a8"/>
				<Register offset="0x91c8"/>
				<Register offset="0x91e8"/>
				<Register offset="0x9208"/>
				<Register offset="0x9228"/>
				<Register offset="0x9248"/>
				<Register offset="0x9268"/>
				<Register offset="0x9288"/>
				<Register offset="0x92a8"/>
				<Register offset="0x92c8"/>
				<Register offset="0x92e8"/>
				<Register offset="0x9308"/>
				<Register offset="0x9328"/>
				<Register offset="0x9348"/>
				<Register offset="0x9368"/>
				<Register offset="0x9388"/>
				<Register offset="0x93a8"/>
				<Register offset="0x93c8"/>
				<Register offset="0x93e8"/>
				<Register offset="0x9408"/>
				<Register offset="0x9428"/>
				<Register offset="0x9448"/>
				<Register offset="0x9468"/>
				<Register offset="0x9488"/>
				<Register offset="0x94a8"/>
				<Register offset="0x94c8"/>
				<Register offset="0x94e8"/>
				<Register offset="0x9508"/>
				<Register offset="0x9528"/>
				<Register offset="0x9548"/>
				<Register offset="0x9568"/>
				<Register offset="0x9588"/>
				<Register offset="0x95a8"/>
				<Register offset="0x95c8"/>
				<Register offset="0x95e8"/>
				<Register offset="0x9608"/>
				<Register offset="0x9628"/>
				<Register offset="0x9648"/>
				<Register offset="0x9668"/>
				<Register offset="0x9688"/>
				<Register offset="0x96a8"/>
				<Register offset="0x96c8"/>
				<Register offset="0x96e8"/>
				<Register offset="0x9708"/>
				<Register offset="0x9728"/>
				<Register offset="0x9748"/>
				<Register offset="0x9768"/>
				<Register offset="0x9788"/>
				<Register offset="0x97a8"/>
				<Register offset="0x97c8"/>
				<Register offset="0x97e8"/>
				<Register offset="0x9808"/>
				<Register offset="0x9828"/>
				<Register offset="0x9848"/>
				<Register offset="0x9868"/>
				<Register offset="0x9888"/>
				<Register offset="0x98a8"/>
				<Register offset="0x98c8"/>
				<Register offset="0x98e8"/>
				<Register offset="0x9908"/>
				<Register offset="0x9928"/>
				<Register offset="0x9948"/>
				<Register offset="0x9968"/>
				<Register offset="0x9988"/>
				<Register offset="0x99a8"/>
				<Register offset="0x99c8"/>
				<Register offset="0x99e8"/>
				<Register offset="0x9a08"/>
				<Register offset="0x9a28"/>
				<Register offset="0x9a48"/>
				<Register offset="0x9a68"/>
				<Register offset="0x9a88"/>
				<Register offset="0x9aa8"/>
				<Register offset="0x9ac8"/>
				<Register offset="0x9ae8"/>
				<Register offset="0x9b08"/>
				<Register offset="0x9b28"/>
				<Register offset="0x9b48"/>
				<Register offset="0x9b68"/>
				<Register offset="0x9b88"/>
				<Register offset="0x9ba8"/>
				<Register offset="0x9bc8"/>
				<Register offset="0x9be8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID3X" description="DMX_FILTER_ID3x is specified filter enable register 3." value="0x0F0E0D0C" startoffset="0x900C+0x20*n">
				<Member name="flt_id15" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id14" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id13" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id12" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x900c"/>
				<Register offset="0x902c"/>
				<Register offset="0x904c"/>
				<Register offset="0x906c"/>
				<Register offset="0x908c"/>
				<Register offset="0x90ac"/>
				<Register offset="0x90cc"/>
				<Register offset="0x90ec"/>
				<Register offset="0x910c"/>
				<Register offset="0x912c"/>
				<Register offset="0x914c"/>
				<Register offset="0x916c"/>
				<Register offset="0x918c"/>
				<Register offset="0x91ac"/>
				<Register offset="0x91cc"/>
				<Register offset="0x91ec"/>
				<Register offset="0x920c"/>
				<Register offset="0x922c"/>
				<Register offset="0x924c"/>
				<Register offset="0x926c"/>
				<Register offset="0x928c"/>
				<Register offset="0x92ac"/>
				<Register offset="0x92cc"/>
				<Register offset="0x92ec"/>
				<Register offset="0x930c"/>
				<Register offset="0x932c"/>
				<Register offset="0x934c"/>
				<Register offset="0x936c"/>
				<Register offset="0x938c"/>
				<Register offset="0x93ac"/>
				<Register offset="0x93cc"/>
				<Register offset="0x93ec"/>
				<Register offset="0x940c"/>
				<Register offset="0x942c"/>
				<Register offset="0x944c"/>
				<Register offset="0x946c"/>
				<Register offset="0x948c"/>
				<Register offset="0x94ac"/>
				<Register offset="0x94cc"/>
				<Register offset="0x94ec"/>
				<Register offset="0x950c"/>
				<Register offset="0x952c"/>
				<Register offset="0x954c"/>
				<Register offset="0x956c"/>
				<Register offset="0x958c"/>
				<Register offset="0x95ac"/>
				<Register offset="0x95cc"/>
				<Register offset="0x95ec"/>
				<Register offset="0x960c"/>
				<Register offset="0x962c"/>
				<Register offset="0x964c"/>
				<Register offset="0x966c"/>
				<Register offset="0x968c"/>
				<Register offset="0x96ac"/>
				<Register offset="0x96cc"/>
				<Register offset="0x96ec"/>
				<Register offset="0x970c"/>
				<Register offset="0x972c"/>
				<Register offset="0x974c"/>
				<Register offset="0x976c"/>
				<Register offset="0x978c"/>
				<Register offset="0x97ac"/>
				<Register offset="0x97cc"/>
				<Register offset="0x97ec"/>
				<Register offset="0x980c"/>
				<Register offset="0x982c"/>
				<Register offset="0x984c"/>
				<Register offset="0x986c"/>
				<Register offset="0x988c"/>
				<Register offset="0x98ac"/>
				<Register offset="0x98cc"/>
				<Register offset="0x98ec"/>
				<Register offset="0x990c"/>
				<Register offset="0x992c"/>
				<Register offset="0x994c"/>
				<Register offset="0x996c"/>
				<Register offset="0x998c"/>
				<Register offset="0x99ac"/>
				<Register offset="0x99cc"/>
				<Register offset="0x99ec"/>
				<Register offset="0x9a0c"/>
				<Register offset="0x9a2c"/>
				<Register offset="0x9a4c"/>
				<Register offset="0x9a6c"/>
				<Register offset="0x9a8c"/>
				<Register offset="0x9aac"/>
				<Register offset="0x9acc"/>
				<Register offset="0x9aec"/>
				<Register offset="0x9b0c"/>
				<Register offset="0x9b2c"/>
				<Register offset="0x9b4c"/>
				<Register offset="0x9b6c"/>
				<Register offset="0x9b8c"/>
				<Register offset="0x9bac"/>
				<Register offset="0x9bcc"/>
				<Register offset="0x9bec"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID4X" description="DMX_FILTER_ID4x is specified filter enable register 4." value="0x13121110" startoffset="0x9010+0x20*n">
				<Member name="flt_id19" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id18" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id17" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id16" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x9010"/>
				<Register offset="0x9030"/>
				<Register offset="0x9050"/>
				<Register offset="0x9070"/>
				<Register offset="0x9090"/>
				<Register offset="0x90b0"/>
				<Register offset="0x90d0"/>
				<Register offset="0x90f0"/>
				<Register offset="0x9110"/>
				<Register offset="0x9130"/>
				<Register offset="0x9150"/>
				<Register offset="0x9170"/>
				<Register offset="0x9190"/>
				<Register offset="0x91b0"/>
				<Register offset="0x91d0"/>
				<Register offset="0x91f0"/>
				<Register offset="0x9210"/>
				<Register offset="0x9230"/>
				<Register offset="0x9250"/>
				<Register offset="0x9270"/>
				<Register offset="0x9290"/>
				<Register offset="0x92b0"/>
				<Register offset="0x92d0"/>
				<Register offset="0x92f0"/>
				<Register offset="0x9310"/>
				<Register offset="0x9330"/>
				<Register offset="0x9350"/>
				<Register offset="0x9370"/>
				<Register offset="0x9390"/>
				<Register offset="0x93b0"/>
				<Register offset="0x93d0"/>
				<Register offset="0x93f0"/>
				<Register offset="0x9410"/>
				<Register offset="0x9430"/>
				<Register offset="0x9450"/>
				<Register offset="0x9470"/>
				<Register offset="0x9490"/>
				<Register offset="0x94b0"/>
				<Register offset="0x94d0"/>
				<Register offset="0x94f0"/>
				<Register offset="0x9510"/>
				<Register offset="0x9530"/>
				<Register offset="0x9550"/>
				<Register offset="0x9570"/>
				<Register offset="0x9590"/>
				<Register offset="0x95b0"/>
				<Register offset="0x95d0"/>
				<Register offset="0x95f0"/>
				<Register offset="0x9610"/>
				<Register offset="0x9630"/>
				<Register offset="0x9650"/>
				<Register offset="0x9670"/>
				<Register offset="0x9690"/>
				<Register offset="0x96b0"/>
				<Register offset="0x96d0"/>
				<Register offset="0x96f0"/>
				<Register offset="0x9710"/>
				<Register offset="0x9730"/>
				<Register offset="0x9750"/>
				<Register offset="0x9770"/>
				<Register offset="0x9790"/>
				<Register offset="0x97b0"/>
				<Register offset="0x97d0"/>
				<Register offset="0x97f0"/>
				<Register offset="0x9810"/>
				<Register offset="0x9830"/>
				<Register offset="0x9850"/>
				<Register offset="0x9870"/>
				<Register offset="0x9890"/>
				<Register offset="0x98b0"/>
				<Register offset="0x98d0"/>
				<Register offset="0x98f0"/>
				<Register offset="0x9910"/>
				<Register offset="0x9930"/>
				<Register offset="0x9950"/>
				<Register offset="0x9970"/>
				<Register offset="0x9990"/>
				<Register offset="0x99b0"/>
				<Register offset="0x99d0"/>
				<Register offset="0x99f0"/>
				<Register offset="0x9a10"/>
				<Register offset="0x9a30"/>
				<Register offset="0x9a50"/>
				<Register offset="0x9a70"/>
				<Register offset="0x9a90"/>
				<Register offset="0x9ab0"/>
				<Register offset="0x9ad0"/>
				<Register offset="0x9af0"/>
				<Register offset="0x9b10"/>
				<Register offset="0x9b30"/>
				<Register offset="0x9b50"/>
				<Register offset="0x9b70"/>
				<Register offset="0x9b90"/>
				<Register offset="0x9bb0"/>
				<Register offset="0x9bd0"/>
				<Register offset="0x9bf0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID5X" description="DMX_FILTER_ID5x is specified filter enable register 5." value="0x17161514" startoffset="0x9014+0x20*n">
				<Member name="flt_id23" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id22" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id21" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id20" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x9014"/>
				<Register offset="0x9034"/>
				<Register offset="0x9054"/>
				<Register offset="0x9074"/>
				<Register offset="0x9094"/>
				<Register offset="0x90b4"/>
				<Register offset="0x90d4"/>
				<Register offset="0x90f4"/>
				<Register offset="0x9114"/>
				<Register offset="0x9134"/>
				<Register offset="0x9154"/>
				<Register offset="0x9174"/>
				<Register offset="0x9194"/>
				<Register offset="0x91b4"/>
				<Register offset="0x91d4"/>
				<Register offset="0x91f4"/>
				<Register offset="0x9214"/>
				<Register offset="0x9234"/>
				<Register offset="0x9254"/>
				<Register offset="0x9274"/>
				<Register offset="0x9294"/>
				<Register offset="0x92b4"/>
				<Register offset="0x92d4"/>
				<Register offset="0x92f4"/>
				<Register offset="0x9314"/>
				<Register offset="0x9334"/>
				<Register offset="0x9354"/>
				<Register offset="0x9374"/>
				<Register offset="0x9394"/>
				<Register offset="0x93b4"/>
				<Register offset="0x93d4"/>
				<Register offset="0x93f4"/>
				<Register offset="0x9414"/>
				<Register offset="0x9434"/>
				<Register offset="0x9454"/>
				<Register offset="0x9474"/>
				<Register offset="0x9494"/>
				<Register offset="0x94b4"/>
				<Register offset="0x94d4"/>
				<Register offset="0x94f4"/>
				<Register offset="0x9514"/>
				<Register offset="0x9534"/>
				<Register offset="0x9554"/>
				<Register offset="0x9574"/>
				<Register offset="0x9594"/>
				<Register offset="0x95b4"/>
				<Register offset="0x95d4"/>
				<Register offset="0x95f4"/>
				<Register offset="0x9614"/>
				<Register offset="0x9634"/>
				<Register offset="0x9654"/>
				<Register offset="0x9674"/>
				<Register offset="0x9694"/>
				<Register offset="0x96b4"/>
				<Register offset="0x96d4"/>
				<Register offset="0x96f4"/>
				<Register offset="0x9714"/>
				<Register offset="0x9734"/>
				<Register offset="0x9754"/>
				<Register offset="0x9774"/>
				<Register offset="0x9794"/>
				<Register offset="0x97b4"/>
				<Register offset="0x97d4"/>
				<Register offset="0x97f4"/>
				<Register offset="0x9814"/>
				<Register offset="0x9834"/>
				<Register offset="0x9854"/>
				<Register offset="0x9874"/>
				<Register offset="0x9894"/>
				<Register offset="0x98b4"/>
				<Register offset="0x98d4"/>
				<Register offset="0x98f4"/>
				<Register offset="0x9914"/>
				<Register offset="0x9934"/>
				<Register offset="0x9954"/>
				<Register offset="0x9974"/>
				<Register offset="0x9994"/>
				<Register offset="0x99b4"/>
				<Register offset="0x99d4"/>
				<Register offset="0x99f4"/>
				<Register offset="0x9a14"/>
				<Register offset="0x9a34"/>
				<Register offset="0x9a54"/>
				<Register offset="0x9a74"/>
				<Register offset="0x9a94"/>
				<Register offset="0x9ab4"/>
				<Register offset="0x9ad4"/>
				<Register offset="0x9af4"/>
				<Register offset="0x9b14"/>
				<Register offset="0x9b34"/>
				<Register offset="0x9b54"/>
				<Register offset="0x9b74"/>
				<Register offset="0x9b94"/>
				<Register offset="0x9bb4"/>
				<Register offset="0x9bd4"/>
				<Register offset="0x9bf4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID6X" description="DMX_FILTER_ID6x is specified filter enable register 6." value="0x1B1A1918" startoffset="0x9018+0x20*n">
				<Member name="flt_id27" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id26" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id25" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id24" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x9018"/>
				<Register offset="0x9038"/>
				<Register offset="0x9058"/>
				<Register offset="0x9078"/>
				<Register offset="0x9098"/>
				<Register offset="0x90b8"/>
				<Register offset="0x90d8"/>
				<Register offset="0x90f8"/>
				<Register offset="0x9118"/>
				<Register offset="0x9138"/>
				<Register offset="0x9158"/>
				<Register offset="0x9178"/>
				<Register offset="0x9198"/>
				<Register offset="0x91b8"/>
				<Register offset="0x91d8"/>
				<Register offset="0x91f8"/>
				<Register offset="0x9218"/>
				<Register offset="0x9238"/>
				<Register offset="0x9258"/>
				<Register offset="0x9278"/>
				<Register offset="0x9298"/>
				<Register offset="0x92b8"/>
				<Register offset="0x92d8"/>
				<Register offset="0x92f8"/>
				<Register offset="0x9318"/>
				<Register offset="0x9338"/>
				<Register offset="0x9358"/>
				<Register offset="0x9378"/>
				<Register offset="0x9398"/>
				<Register offset="0x93b8"/>
				<Register offset="0x93d8"/>
				<Register offset="0x93f8"/>
				<Register offset="0x9418"/>
				<Register offset="0x9438"/>
				<Register offset="0x9458"/>
				<Register offset="0x9478"/>
				<Register offset="0x9498"/>
				<Register offset="0x94b8"/>
				<Register offset="0x94d8"/>
				<Register offset="0x94f8"/>
				<Register offset="0x9518"/>
				<Register offset="0x9538"/>
				<Register offset="0x9558"/>
				<Register offset="0x9578"/>
				<Register offset="0x9598"/>
				<Register offset="0x95b8"/>
				<Register offset="0x95d8"/>
				<Register offset="0x95f8"/>
				<Register offset="0x9618"/>
				<Register offset="0x9638"/>
				<Register offset="0x9658"/>
				<Register offset="0x9678"/>
				<Register offset="0x9698"/>
				<Register offset="0x96b8"/>
				<Register offset="0x96d8"/>
				<Register offset="0x96f8"/>
				<Register offset="0x9718"/>
				<Register offset="0x9738"/>
				<Register offset="0x9758"/>
				<Register offset="0x9778"/>
				<Register offset="0x9798"/>
				<Register offset="0x97b8"/>
				<Register offset="0x97d8"/>
				<Register offset="0x97f8"/>
				<Register offset="0x9818"/>
				<Register offset="0x9838"/>
				<Register offset="0x9858"/>
				<Register offset="0x9878"/>
				<Register offset="0x9898"/>
				<Register offset="0x98b8"/>
				<Register offset="0x98d8"/>
				<Register offset="0x98f8"/>
				<Register offset="0x9918"/>
				<Register offset="0x9938"/>
				<Register offset="0x9958"/>
				<Register offset="0x9978"/>
				<Register offset="0x9998"/>
				<Register offset="0x99b8"/>
				<Register offset="0x99d8"/>
				<Register offset="0x99f8"/>
				<Register offset="0x9a18"/>
				<Register offset="0x9a38"/>
				<Register offset="0x9a58"/>
				<Register offset="0x9a78"/>
				<Register offset="0x9a98"/>
				<Register offset="0x9ab8"/>
				<Register offset="0x9ad8"/>
				<Register offset="0x9af8"/>
				<Register offset="0x9b18"/>
				<Register offset="0x9b38"/>
				<Register offset="0x9b58"/>
				<Register offset="0x9b78"/>
				<Register offset="0x9b98"/>
				<Register offset="0x9bb8"/>
				<Register offset="0x9bd8"/>
				<Register offset="0x9bf8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_FILTER_ID7X" description="DMX_FILTER_ID7x is specified filter enable register 7." value="0x1F1E1D1C" startoffset="0x901C+0x20*n">
				<Member name="flt_id31" description="ID of the filter to be enabled." range="31:24" property="RW"/>
				<Member name="flt_id30" description="ID of the filter to be enabled." range="23:16" property="RW"/>
				<Member name="flt_id29" description="ID of the filter to be enabled." range="15:8" property="RW"/>
				<Member name="flt_id28" description="ID of the filter to be enabled." range="7:0" property="RW"/>
				<Register offset="0x901c"/>
				<Register offset="0x903c"/>
				<Register offset="0x905c"/>
				<Register offset="0x907c"/>
				<Register offset="0x909c"/>
				<Register offset="0x90bc"/>
				<Register offset="0x90dc"/>
				<Register offset="0x90fc"/>
				<Register offset="0x911c"/>
				<Register offset="0x913c"/>
				<Register offset="0x915c"/>
				<Register offset="0x917c"/>
				<Register offset="0x919c"/>
				<Register offset="0x91bc"/>
				<Register offset="0x91dc"/>
				<Register offset="0x91fc"/>
				<Register offset="0x921c"/>
				<Register offset="0x923c"/>
				<Register offset="0x925c"/>
				<Register offset="0x927c"/>
				<Register offset="0x929c"/>
				<Register offset="0x92bc"/>
				<Register offset="0x92dc"/>
				<Register offset="0x92fc"/>
				<Register offset="0x931c"/>
				<Register offset="0x933c"/>
				<Register offset="0x935c"/>
				<Register offset="0x937c"/>
				<Register offset="0x939c"/>
				<Register offset="0x93bc"/>
				<Register offset="0x93dc"/>
				<Register offset="0x93fc"/>
				<Register offset="0x941c"/>
				<Register offset="0x943c"/>
				<Register offset="0x945c"/>
				<Register offset="0x947c"/>
				<Register offset="0x949c"/>
				<Register offset="0x94bc"/>
				<Register offset="0x94dc"/>
				<Register offset="0x94fc"/>
				<Register offset="0x951c"/>
				<Register offset="0x953c"/>
				<Register offset="0x955c"/>
				<Register offset="0x957c"/>
				<Register offset="0x959c"/>
				<Register offset="0x95bc"/>
				<Register offset="0x95dc"/>
				<Register offset="0x95fc"/>
				<Register offset="0x961c"/>
				<Register offset="0x963c"/>
				<Register offset="0x965c"/>
				<Register offset="0x967c"/>
				<Register offset="0x969c"/>
				<Register offset="0x96bc"/>
				<Register offset="0x96dc"/>
				<Register offset="0x96fc"/>
				<Register offset="0x971c"/>
				<Register offset="0x973c"/>
				<Register offset="0x975c"/>
				<Register offset="0x977c"/>
				<Register offset="0x979c"/>
				<Register offset="0x97bc"/>
				<Register offset="0x97dc"/>
				<Register offset="0x97fc"/>
				<Register offset="0x981c"/>
				<Register offset="0x983c"/>
				<Register offset="0x985c"/>
				<Register offset="0x987c"/>
				<Register offset="0x989c"/>
				<Register offset="0x98bc"/>
				<Register offset="0x98dc"/>
				<Register offset="0x98fc"/>
				<Register offset="0x991c"/>
				<Register offset="0x993c"/>
				<Register offset="0x995c"/>
				<Register offset="0x997c"/>
				<Register offset="0x999c"/>
				<Register offset="0x99bc"/>
				<Register offset="0x99dc"/>
				<Register offset="0x99fc"/>
				<Register offset="0x9a1c"/>
				<Register offset="0x9a3c"/>
				<Register offset="0x9a5c"/>
				<Register offset="0x9a7c"/>
				<Register offset="0x9a9c"/>
				<Register offset="0x9abc"/>
				<Register offset="0x9adc"/>
				<Register offset="0x9afc"/>
				<Register offset="0x9b1c"/>
				<Register offset="0x9b3c"/>
				<Register offset="0x9b5c"/>
				<Register offset="0x9b7c"/>
				<Register offset="0x9b9c"/>
				<Register offset="0x9bbc"/>
				<Register offset="0x9bdc"/>
				<Register offset="0x9bfc"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT0_3" description="SCD_FLT0_3 is filters 0?3. The filters are used to filter the first start code byte after 000001in the ES. An SCD index can be created only after any of the filters successfully filters thefirst start code. A maximum of 10 byte filters are provided and they are ORed. Thedescriptions apply to SCD_FLT4_7 and SCD_FLT8_11." value="0x00000000" startoffset="0x8000">
				<Member name="flt3" description="Byte filter 3." range="31:24" property="RW"/>
				<Member name="flt2" description="Byte filter 2." range="23:16" property="RW"/>
				<Member name="flt1" description="Byte filter 1." range="15:8" property="RW"/>
				<Member name="flt0" description="Byte filter 0." range="7:0" property="RW"/>
				<Register offset="0x8000"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT4_7" description="SCD_FLT4_7 are filters 4–7." value="0x00000000" startoffset="0x8004">
				<Member name="flt7" description="Byte filter 7." range="31:24" property="RW"/>
				<Member name="flt6" description="Byte filter 6." range="23:16" property="RW"/>
				<Member name="flt5" description="Byte filter 5." range="15:8" property="RW"/>
				<Member name="flt4" description="Byte filter 4." range="7:0" property="RW"/>
				<Register offset="0x8004"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT8_11" description="SCD_FLT8_11 are filters 8–11." value="0xFF000000" startoffset="0x8008">
				<Member name="flt_range0_hi" description="Upper limit of range filter 0.&lt;br&gt;The upper and lower limits specify the filter range of the start code range filter." range="31:24" property="RW"/>
				<Member name="flt_range0_lo" description="Lower limit of range filter 0." range="23:16" property="RW"/>
				<Member name="flt9" description="Byte filter 9." range="15:8" property="RW"/>
				<Member name="flt8" description="Byte filter 8." range="7:0" property="RW"/>
				<Register offset="0x8008"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT_R21" description="SCD_FLT_R21 are range filters 1–2." value="0x00000000" startoffset="0x800C">
				<Member name="flt_range2_hi" description="Upper limit of range filter 2." range="31:24" property="RW"/>
				<Member name="flt_range2_lo" description="Lower limit of range filter 2." range="23:16" property="RW"/>
				<Member name="flt_range1_hi" description="Upper limit of range filter 1." range="15:8" property="RW"/>
				<Member name="flt_range1_lo" description="Lower limit of range filter 1." range="7:0" property="RW"/>
				<Register offset="0x800C"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT_R43" description="SCD_FLT_R43 are range filters 3–4." value="0x00000000" startoffset="0x8010">
				<Member name="flt_range4_hi" description="Upper limit of range filter 4." range="31:24" property="RW"/>
				<Member name="flt_range4_lo" description="Lower limit of range filter 4." range="23:16" property="RW"/>
				<Member name="flt_range3_hi" description="Upper limit of range filter 3." range="15:8" property="RW"/>
				<Member name="flt_range3_lo" description="Lower limit of range filter 3." range="7:0" property="RW"/>
				<Register offset="0x8010"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_FLT_R65" description="SCD_FLT_R65 are range filters 5–6." value="0x00000000" startoffset="0x8014">
				<Member name="flt_range6_hi" description="Upper limit of range filter 6." range="31:24" property="RW"/>
				<Member name="flt_range6_lo" description="Lower limit of range filter 6." range="23:16" property="RW"/>
				<Member name="flt_range5_hi" description="Upper limit of range filter 5." range="15:8" property="RW"/>
				<Member name="flt_range5_lo" description="Lower limit of range filter 5." range="7:0" property="RW"/>
				<Register offset="0x8014"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_SETA" description="SCD_SETa is SCD0–7 configuration register." value="0x0000007F" startoffset="0x8020+0x4*a">
				<Member name="flt_range_en6" description="Range filter 6 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="flt_range_en5" description="Range filter 5 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="flt_range_en4" description="Range filter 4 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="flt_range_en3" description="Range filter 3 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="flt_range_en2" description="Range filter 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26:24" property="RO"/>
				<Member name="tpit_en" description="TPIT index creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="pes_en" description="PES index creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="esscd_en" description="ES index (based on 000001) creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="m4_short_en" description="ES index (based on the MPEG4 short header) creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="flt_range_en1" description="Range filter 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="flt_range_en0" description="Range filter 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="flt_byte_en9_0" description="Byte filter enable. These bits correspond to byte filters 9–0 respectively.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="scd_ch" description="ID of the channel for which an index is created. The channel must be a recording channel and the channel ID is 0?95." range="6:0" property="RW"/>
				<Register offset="0x8020"/>
				<Register offset="0x8024"/>
				<Register offset="0x8028"/>
				<Register offset="0x802c"/>
				<Register offset="0x8030"/>
				<Register offset="0x8034"/>
				<Register offset="0x8038"/>
				<Register offset="0x803c"/>
			</RegisterGroup>
			<RegisterGroup name="TPIT_SETB" description="TPIT_SETb is a TPIT0–9 configuration register." value="0x0000007F" startoffset="0x8060+0x4*b">
				<Member name="reserved" description="Reserved (read as 0)." range="31:8" property="RO"/>
				<Member name="tpit_en" description="TPIT index creation enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="tpit_ch" description="ID of the channel for which a TPIT index is created. The channel must be a recording channel and the channel ID is 0?95. If a TPIT has been created by using SCD_SETa, you do not need to configure the TPIT index again." range="6:0" property="RW"/>
				<Register offset="0x8060"/>
				<Register offset="0x8064"/>
				<Register offset="0x8068"/>
				<Register offset="0x806c"/>
				<Register offset="0x8070"/>
				<Register offset="0x8074"/>
				<Register offset="0x8078"/>
				<Register offset="0x807c"/>
				<Register offset="0x8080"/>
				<Register offset="0x8084"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF0" description="SCD_BUF0 is an scd_buf0 register (corresponding to 128 buffers of the DAV). Thedescription applies to SCD_BUF1 to SCD_BUF7." value="0x00000000" startoffset="0x80A0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80A0"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF1" description="SCD_BUF1 is an scd_buf1 register." value="0x00000000" startoffset="0x80A4">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80A4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF2" description="SCD_BUF2 is an scd_buf2 register." value="0x00000000" startoffset="0x80A8">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80A8"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF3" description="SCD_BUF3 is an scd_buf3 register." value="0x00000000" startoffset="0x80AC">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80AC"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF4" description="SCD_BUF4 is an scd_buf4 register." value="0x00000000" startoffset="0x80B0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80B0"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF5" description="SCD_BUF5 is an scd_buf5 register." value="0x00000000" startoffset="0x80B4">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80B4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF6" description="SCD_BUF6 is an scd_buf6 register." value="0x00000000" startoffset="0x80B8">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80B8"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_BUF7" description="SCD_BUF7 is an scd_buf7 register." value="0x00000000" startoffset="0x80BC">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="buf_num" description="ID of the buffer for storing index data. The buffer ID ranges from 0 to 127." range="6:0" property="RW"/>
				<Register offset="0x80BC"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_CLRCH" description="SCD_CLRCH is an SCD channel clear register. Each time this register is written, its SCDchannel status is cleared." value="0x00000000" startoffset="0x80C0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:3" property="RO"/>
				<Member name="ch_id" description="ID of an SCD channel. Writing to this field clears the information about the SCD_SETa channel. The channel ID ranges from 0 to 7." range="2:0" property="RW"/>
				<Register offset="0x80C0"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_CLRBUF" description="SCD_CLRBUF is an SCD buffer clear register. Each time this register is written, its SCDbuffer status is cleared." value="0x00000000" startoffset="0x80C4">
				<Member name="reserved" description="Reserved (read as 0)." range="31:3" property="RO"/>
				<Member name="buf_id" description="ID of an SCD buffer. Writing to this field clears the information about the SCD buffer. The buffer ID ranges from 0 to 7." range="2:0" property="RW"/>
				<Register offset="0x80C4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_NEW_FLTEN" description="SCD_NEW_FLTEN is a new filter enable register for the SCD channel." value="0x00000000" startoffset="0x8200" endoffset="0x821C">
				<Member name="reserved" description="Reserved (read as 0)." range="31:16" property="RO"/>
				<Member name="new_flt_en" description="New filter enable for the SCD channel." range="15:0" property="RW"/>
				<Register offset="0x8200"/>
				<Register offset="0x8204"/>
				<Register offset="0x8208"/>
				<Register offset="0x820c"/>
				<Register offset="0x8210"/>
				<Register offset="0x8214"/>
				<Register offset="0x8218"/>
				<Register offset="0x821c"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_NEW_FLTSET" description="SCD_NEW_FLTSET is a new filter configuration register for the SCD channel." value="0x0000FFFF" startoffset="0x8220" endoffset="0x825C">
				<Member name="reserved" description="Reserved (read as 0)." range="31:24" property="RO"/>
				<Member name="new_flt_mask" description="New filter mask for the SCD channel. The filtering starts after the start code of the ES is masked." range="23:16" property="RW"/>
				<Member name="new_flt_byte_l" description="Lower limit of the new filter for the SCD channel." range="15:8" property="RW"/>
				<Member name="new_flt_byte_h" description="Upper limit of the new filter for the SCD channel." range="7:0" property="RW"/>
				<Register offset="0x8220"/>
				<Register offset="0x8224"/>
				<Register offset="0x8228"/>
				<Register offset="0x822c"/>
				<Register offset="0x8230"/>
				<Register offset="0x8234"/>
				<Register offset="0x8238"/>
				<Register offset="0x823c"/>
				<Register offset="0x8240"/>
				<Register offset="0x8244"/>
				<Register offset="0x8248"/>
				<Register offset="0x824c"/>
				<Register offset="0x8250"/>
				<Register offset="0x8254"/>
				<Register offset="0x8258"/>
				<Register offset="0x825c"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_NEW_FLT_NEG" description="SCD_NEW_FLT_NEG is a filter mode register of the new filter for the SCD channel." value="0x00000000" startoffset="0x8260">
				<Member name="reserved" description="Reserved (read as 0)." range="31:16" property="RO"/>
				<Member name="new_flt_neg" description="Filter mode of the new filter for the SCD channel. If the data passes filtering, the data is forcibly discarded. Otherwise, the data is received.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15:0" property="RW"/>
				<Register offset="0x8260"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_OLD_FLT_NEG" description="SCD_OLD_FLT_NEG is the filter mode register of the old filter for the SCD channel." value="0x00000000" startoffset="0x8264">
				<Member name="reserved" description="Reserved (read as 0)." range="31:17" property="RO"/>
				<Member name="old_flt_neg" description="Filter mode of the old filter for the SCD channel. If the data passes the filtering, the data is forcibly discarded. Otherwise, the data is received.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16:0" property="RW"/>
				<Register offset="0x8264"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_OLD_FLT_MASK" description="SCD_OLD_FLT_MASK is the filter mask register of the old filter for the SCD channel." value="0x000000FF" startoffset="0x8300" endoffset="0x8340">
				<Member name="reserved" description="Reserved (read as 0)." range="31:8" property="RO"/>
				<Member name="old_flt_mask" description="Old filter mask for the SCD channel. The filtering starts after the start code of the ES is masked." range="7:0" property="RW"/>
				<Register offset="0x8300"/>
				<Register offset="0x8304"/>
				<Register offset="0x8308"/>
				<Register offset="0x830c"/>
				<Register offset="0x8310"/>
				<Register offset="0x8314"/>
				<Register offset="0x8318"/>
				<Register offset="0x831c"/>
				<Register offset="0x8320"/>
				<Register offset="0x8324"/>
				<Register offset="0x8328"/>
				<Register offset="0x832c"/>
				<Register offset="0x8330"/>
				<Register offset="0x8334"/>
				<Register offset="0x8338"/>
				<Register offset="0x833c"/>
				<Register offset="0x8340"/>
			</RegisterGroup>
			<RegisterGroup name="PVR_INT_SCAN" description="PVR_INT_SCAN is a PVR interrupt query register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:24" property="RO"/>
				<Member name="total_raw_sync" description="Raw total sync interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" property="RO"/>
				<Member name="total_raw_err" description="Raw total ERR interrupt (tsp_err and tei).&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" property="RO"/>
				<Member name="total_raw_clr" description="Raw total CLR interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="21" property="RO"/>
				<Member name="total_raw_pcr" description="Raw total PCR interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" property="RO"/>
				<Member name="total_raw_sps" description="Raw total SPS interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="RO"/>
				<Member name="total_raw_disc" description="Raw total DISC interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="RO"/>
				<Member name="total_raw_fltcrc" description="Raw total filter CRC interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="RO"/>
				<Member name="total_raw_peslen" description="Raw total filter PES length interrupt." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:9" property="RO"/>
				<Member name="total_int_dav" description="Total DAV interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="total_int_sync" description="Total sync interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="total_int_err" description="Total ERR interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="total_int_clr" description="Total dmx_clr DMX channel clear interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="total_int_pcr" description="Total PCR interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="total_int_sps" description="Total SPS interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="total_int_disc" description="Total DISC interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="total_int_fltcrc" description="Total filter CRC interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="total_int_peslen" description="Total flt_peslen interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PVR_INT" description="ENA_PVR_INT is PVR total interrupt enable register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_pvr_int" description="PVR total interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_INF_SYNC" description="RAW_INF_SYNC is a raw DVB sync/sync loss interrupt register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="raw_inf3_syncoff" description="Raw DVB sync loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RWC"/>
				<Member name="raw_inf3_syncon" description="Raw DVB sync interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RWC"/>
				<Member name="raw_inf2_syncoff" description="Raw DVB sync loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RWC"/>
				<Member name="raw_inf2_syncon" description="Raw DVB sync interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RWC"/>
				<Member name="raw_inf1_syncoff" description="Raw DVB sync loss interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RWC"/>
				<Member name="raw_inf1_syncon" description="Raw DVB sync interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PCR_ARRI" description="RAW_PCR_ARRI is a raw PCR arrival interrupt register." value="0x00000000" startoffset="0x0104">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="raw_pcr" description="Raw PCR arrival interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15:0" property="RWC"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_SPS" description="RAW_SPS is a raw time shift interrupt register." value="0x00000000" startoffset="0x0108">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="raw_sps" description="Raw time shift interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7:0" property="RWC"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_TEI" description="RAW_TEI is a raw TEI interrupt register." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="tei_dmx" description="ID of the DMX of the TEI." range="18:16" property="RWC"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="tei_ch" description="ID of the channel of the TEI." range="14:8" property="RWC"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="raw_tei" description="Raw TEI interrupt." range="0" property="RWC"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_ERR" description="RAW_ERR is a raw error interrupt register." value="0x00000000" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="err_dmx" description="ID of the error DMX." range="18:16" property="RWC"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="err_ch" description="ID of the error channel." range="14:8" property="RWC"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="err_tei" description="Raw error interrupt." range="0" property="RWC"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_DISC0" description="RAW_DISC0 is a raw DISC interrupt 0 register." value="0x00000000" startoffset="0x0114">
				<Member name="raw_disc0" description="Raw DISC interrupt 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_DISC1" description="RAW_DISC1 is a raw DISC interrupt 1 register." value="0x00000000" startoffset="0x0118">
				<Member name="raw_disc1" description="Raw DISC interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_DISC2" description="RAW_DISC2 is a raw DISC interrupt 2 register." value="0x00000000" startoffset="0x011C">
				<Member name="raw_disc2" description="Raw DISC interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLTCRC0" description="RAW_FLTCRC0 is raw filter CRC error interrupt 0 register." value="0x00000000" startoffset="0x0120">
				<Member name="raw_fltcrc0" description="Raw filter CRC error interrupt 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLTCRC1" description="RAW_FLTCRC1 is raw filter CRC error interrupt 1 register." value="0x00000000" startoffset="0x0124">
				<Member name="raw_fltcrc1" description="Raw filter CRC error interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLTCRC2" description="RAW_FLTCRC2 is raw filter CRC error interrupt 2 register." value="0x00000000" startoffset="0x0128">
				<Member name="raw_fltcrc2" description="Raw filter CRC error interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PES_LEN0" description="RAW_PES_LEN0 is raw filter PES length error interrupt 0 register." value="0x00000000" startoffset="0x012C">
				<Member name="raw_pes_len0" description="Raw filter PES length error interrupt 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PES_LEN1" description="RAW_PES_LEN1 is raw filter PES length error interrupt 1 register." value="0x00000000" startoffset="0x0130">
				<Member name="raw_pes_len1" description="Raw filter PES length error interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_PES_LEN2" description="RAW_PES_LEN2 is raw filter PES length error interrupt 2 register." value="0x00000000" startoffset="0x0134">
				<Member name="raw_pes_len2" description="Raw filter PES length error interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FLT_CLR" description="RAW_FLT_CLR is a raw filter clear channel interrupt register." value="0x00000000" startoffset="0x0138">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="flt_clr_ch" description="ID of the channel to be cleared by using the filter." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="raw_flt_clr" description="Raw filter channel clear interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_REC_CLR" description="RAW_REC_CLR is a raw recording channel clear interrupt register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="rec_clr_ch" description="ID of the recording channel to be cleared." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="raw_rec_clr" description="Raw recording channel clear interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RWC"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_INF_SYNC" description="ENA_INF_SYNC is a DVB sync/sync loss interrupt enable register." value="0x00000000" startoffset="0x0200">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="ena_inf3_syncoff" description="Sync loss interrupt enable for DVB port 3.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="ena_inf3_syncon" description="Sync interrupt enable for DVB port 3.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="ena_inf2_syncoff" description="Sync loss interrupt enable for DVB port 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="ena_inf2_syncon" description="Sync interrupt enable for DVB port 2.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ena_inf1_syncoff" description="Sync loss interrupt enable for DVB port 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ena_inf1_syncon" description="Sync interrupt enable for DVB port 1.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PCR_ARRI" description="ENA_PCR_ARRI is a PCR arrival interrupt enable register." value="0x00000000" startoffset="0x0204">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ena_pcr" description="PCR arrival interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15:0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_SPS" description="ENA_SPS is a time shift interrupt enable register." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ena_sps" description="Time shift interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:0" property="RW"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_TEI" description="ENA_TEI is a TEI interrupt enable register." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_tei" description="TEI interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_ERR" description="ENA_ERR is an error interrupt enable register." value="0x00000000" startoffset="0x0210">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="err_tei" description="Error interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_DISC0" description="ENA_DISC0 is DISC 0 interrupt enable register." value="0x00000000" startoffset="0x0214">
				<Member name="ena_disc0" description="DISC 0 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0214"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_DISC1" description="ENA_DISC1 is DISC 1 interrupt enable register." value="0x00000000" startoffset="0x0218">
				<Member name="ena_disc1" description="DISC 1 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_DISC2" description="ENA_DISC2 is DISC 2 interrupt enable register." value="0x00000000" startoffset="0x021C">
				<Member name="ena_disc2" description="DISC 2 interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLTCRC0" description="ENA_FLTCRC0 is filter CRC error interrupt 0 enable register." value="0x00000000" startoffset="0x0220">
				<Member name="ena_fltcrc0" description="Filter CRC error interrupt 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0220"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLTCRC1" description="ENA_FLTCRC1 is filter CRC error interrupt 1 enable register." value="0x00000000" startoffset="0x0224">
				<Member name="ena_fltcrc1" description="Filter CRC error interrupt 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0224"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLTCRC2" description="ENA_FLTCRC2 is filter CRC error interrupt 2 enable register." value="0x00000000" startoffset="0x0228">
				<Member name="ena_fltcrc2" description="Filter CRC error interrupt 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0228"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PES_LEN0" description="ENA_PES_LEN0 is filter PES length error interrupt 0 enable register." value="0x00000000" startoffset="0x022C">
				<Member name="ena_pes_len0" description="Filter PES length error interrupt 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x022C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PES_LEN1" description="ENA_PES_LEN1 is filter PES length error interrupt 1 enable register." value="0x00000000" startoffset="0x0230">
				<Member name="ena_pes_len1" description="Filter PES length error interrupt 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0230"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_PES_LEN2" description="ENA_PES_LEN2 is filter PES length error interrupt 2 enable register." value="0x00000000" startoffset="0x0234">
				<Member name="ena_pes_len2" description="Filter PES length error interrupt 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31:0" property="RW"/>
				<Register offset="0x0234"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FLT_CLR" description="ENA_FLT_CLR is a filter clear channel interrupt enable register." value="0x00000000" startoffset="0x0238">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_flt_clr" description="Filter clear channel interrupt enable." range="0" property="RW"/>
				<Register offset="0x0238"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_REC_CLR" description="ENA_REC_CLR is a recording channel clear interrupt enable register." value="0x00000000" startoffset="0x023C">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ena_rec_clr" description="Recording channel clear interrupt enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x023C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_INF_SYNC" description="STA_INF_SYNC is a DVB sync/sync loss interrupt status register." value="0x00000000" startoffset="0x0300">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="sta_inf3_syncoff" description="Sync loss interrupt status of DVB port 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="sta_inf3_syncon" description="Sync interrupt status of DVB port 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="sta_inf2_syncoff" description="Sync loss interrupt status of DVB port 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="sta_inf2_syncon" description="Sync interrupt status of DVB port 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="sta_inf1_syncoff" description="Sync loss interrupt status of DVB port 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="sta_inf1_syncon" description="Sync interrupt status of DVB port 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PCR_ARRI" description="STA_PCR_ARRI is a PCR arrival interrupt status register." value="0x00000000" startoffset="0x0304">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="sta_pcr" description="PCR arrival interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15:0" property="RO"/>
				<Register offset="0x0304"/>
			</RegisterGroup>
			<RegisterGroup name="STA_SPS" description="STA_SPS is a time shift interrupt status register." value="0x00000000" startoffset="0x0308">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="sta_sps" description="Time shift interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x0308"/>
			</RegisterGroup>
			<RegisterGroup name="STA_TEI" description="STA_TEI is a TEI interrupt status register." value="0x00000000" startoffset="0x030C">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="tei_dmx" description="ID of the DMX of the TEI." range="18:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="tei_ch" description="ID of the channel of the TEI." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="sta_tei" description="TEI interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x030C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_ERR" description="STA_ERR is an error interrupt status register." value="0x00000000" startoffset="0x0310">
				<Member name="reserved" description="Reserved." range="31:19" property="RO"/>
				<Member name="err_dmx" description="ID of the error DMX." range="18:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="err_ch" description="ID of the error channel." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="err_tei" description="Error interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0310"/>
			</RegisterGroup>
			<RegisterGroup name="STA_DISC0" description="STA_DISC0 is DISC interrupt status 0 register." value="0x00000000" startoffset="0x0314">
				<Member name="sta_disc0" description="DISC interrupt status 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0314"/>
			</RegisterGroup>
			<RegisterGroup name="STA_DISC1" description="STA_DISC1 is DISC interrupt status 1 register." value="0x00000000" startoffset="0x0318">
				<Member name="sta_disc1" description="DISC interrupt status 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0318"/>
			</RegisterGroup>
			<RegisterGroup name="STA_DISC2" description="STA_DISC2 is DISC interrupt status 2 register." value="0x00000000" startoffset="0x031C">
				<Member name="sta_disc2" description="DISC interrupt status 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x031C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLTCRC0" description="STA_FLTCRC0 is filter CRC error interrupt status 0 register." value="0x00000000" startoffset="0x0320">
				<Member name="sta_fltcrc0" description="Filter CRC error interrupt status 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0320"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLTCRC1" description="STA_FLTCRC1 is filter CRC error interrupt status 1 register." value="0x00000000" startoffset="0x0324">
				<Member name="sta_fltcrc1" description="Filter CRC error interrupt status 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0324"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLTCRC2" description="STA_FLTCRC2 is filter CRC error interrupt status 2 register." value="0x00000000" startoffset="0x0328">
				<Member name="sta_fltcrc2" description="Filter CRC error interrupt status 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0328"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PES_LEN0" description="ENA_PES_LEN0 is filter PES length error interrupt status 0 register." value="0x00000000" startoffset="0x032C">
				<Member name="sta_pes_len0" description="Filter PES length error interrupt status 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x032C"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PES_LEN1" description="ENA_PES_LEN1 is filter PES length error interrupt status 1 register." value="0x00000000" startoffset="0x0330">
				<Member name="sta_pes_len1" description="Filter PES length error interrupt status 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0330"/>
			</RegisterGroup>
			<RegisterGroup name="STA_PES_LEN2" description="ENA_PES_LEN2 is filter PES length error interrupt status 2 register." value="0x00000000" startoffset="0x0334">
				<Member name="sta_pes_len2" description="Filter PES length error interrupt status 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0x0334"/>
			</RegisterGroup>
			<RegisterGroup name="STA_FLT_CLR" description="STA_FLT_CLR is a filter clear channel interrupt status register." value="0x00000000" startoffset="0x0338">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="flt_clr_ch" description="ID of the channel to be cleared by using the filter." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="sta_flt_clr" description="Filter clear channel interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0338"/>
			</RegisterGroup>
			<RegisterGroup name="STA_REC_CLR" description="STA_REC_CLR is a recording channel clear interrupt status register." value="0x00000000" startoffset="0x033C">
				<Member name="reserved" description="Reserved." range="31:15" property="RO"/>
				<Member name="rec_clr_ch" description="ID of the recording channel to be cleared." range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="sta_rec_clr" description="Recording channel clear interrupt status.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x033C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FQ_CHN_0" description="RAW_FQ_CHN_0 is a raw overflow or almost overflow interrupt register for free descriptorqueues 31–0." value="0x00000000" startoffset="0xC020">
				<Member name="iraw_fq_chn_0" description="Raw overflow or almost overflow interrupt for free descriptor queues 31–0. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC020"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_FQ_CHN_1" description="RAW_FQ_CHN_1 is a raw overflow or almost overflow interrupt register for free descriptorqueues 39–32." value="0x00000000" startoffset="0xC024">
				<Member name="reserved" description="Reserved." range="31:8" property="RWC"/>
				<Member name="iraw_fq_chn_1" description="Raw overflow or almost overflow interrupt for free descriptor queues 39–32. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" property="RWC"/>
				<Register offset="0xC024"/>
			</RegisterGroup>
			<RegisterGroup name="INT_FQ_CHN_0" description="INT_FQ_CHN_0 is an overflow or almost overflow interrupt status register for freedescriptor queues 31–0." value="0x00000000" startoffset="0xC028">
				<Member name="iint_fq_chn_0" description="Status of the overflow or almost overflow interrupt for free descriptor queues 31–0.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC028"/>
			</RegisterGroup>
			<RegisterGroup name="INT_FQ_CHN_1" description="INT_FQ_CHN_1 is an overflow or almost overflow interrupt status register for freedescriptor queues 39–32." value="0x00000000" startoffset="0xC02C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="iint_fq_chn_1" description="Status of the overflow or almost overflow interrupt for free descriptor queues 39–32.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;After the read test through the AHB master bus is started, this register can be set to word1 of the data that is returned after the burst16 read operation." range="7:0" property="RO"/>
				<Register offset="0xC02C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FQ_CHN_0" description="ENA_FQ_CHN_0 is an overflow or almost overflow interrupt enable register for freedescriptor queues 31–0." value="0x00000000" startoffset="0xC030">
				<Member name="iena_fq_chn_0" description="Overflow or almost overflow interrupt enable for free descriptor queues 31–0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC030"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_FQ_CHN_1" description="ENA_FQ_CHN_1 is an overflow or almost overflow interrupt enable register for freedescriptor queues 39–32." value="0x00000000" startoffset="0xC034">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="iena_fq_chn_1" description="Overflow or almost overflow interrupt enable for free descriptor queues 39–32.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB Master debugging function is enabled, this register can be set to word1 during the burst16 write operation." range="7:0" property="RW"/>
				<Register offset="0xC034"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_FQ_CHN_0" description="TYPE_FQ_CHN_0 is an overflow or almost overflow interrupt type indicator register for freedescriptor queues 31–0." value="0x00000000" startoffset="0xC038">
				<Member name="itype_fq_chn_0" description="Overflow or almost overflow interrupt type indicator for free descriptor queues 31–0.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC038"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_FQ_CHN_1" description="TYPE_FQ_CHN_1 is an overflow or almost overflow interrupt type indicator register for freedescriptor queues 39–32." value="0x00000000" startoffset="0xC03C">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="itype_fq_chn_1" description="Overflow or almost overflow interrupt type indicator for free descriptor queues 39–32.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt&lt;br&gt;When the AHB Master debugging function is enabled, this register can be set to word1 during the burst16 write operation." range="7:0" property="RO"/>
				<Register offset="0xC03C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_0" description="RAW_OQ_DESC_0 is a raw descriptor output interrupt register for linked-list channels 31–0." value="0x00000000" startoffset="0xC040">
				<Member name="iraw_oq_desc_0" description="Enable for the raw descriptor output interrupt of linked-list channels 31–0. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC040"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_1" description="RAW_OQ_DESC_1 is a raw descriptor output interrupt register for linked-list channels 63–32." value="0x00000000" startoffset="0xC044">
				<Member name="iraw_oq_desc_1" description="Raw descriptor output interrupt for linked-list channels 63–32. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC044"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_2" description="RAW_OQ_DESC_2 is a raw descriptor output interrupt register for linked-list channels 95–64." value="0x00000000" startoffset="0xC048">
				<Member name="iraw_oq_desc_2" description="Raw descriptor output interrupt for linked-list channels 95–64. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC048"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_DESC_3" description="RAW_OQ_DESC_3 is a raw descriptor output interrupt register for linked-list channels 127–96." value="0x00000000" startoffset="0xC04C">
				<Member name="iraw_oq_desc_3" description="Raw descriptor output interrupt for linked-list channels 127–96. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC04C"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_0" description="INT_OQ_DESC_0 is a descriptor output interrupt status register for linked-list channels 31–0." value="0x00000000" startoffset="0xC050">
				<Member name="iint_oq_desc_0" description="Status of the descriptor output interrupt for linked-list channels 31–0.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC050"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_1" description="INT_OQ_DESC_1 is a descriptor output interrupt status register for linked-list channels 63–32." value="0x00000000" startoffset="0xC054">
				<Member name="iint_oq_desc_1" description="Status of the descriptor output interrupt for linked-list channels 63–32.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC054"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_2" description="INT_OQ_DESC_2 is a descriptor output interrupt status register for linked-list channels 95–64." value="0x00000000" startoffset="0xC058">
				<Member name="iint_oq_desc_2" description="Status of the descriptor output interrupt for linked-list channels 95–64.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC058"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_DESC_3" description="INT_OQ_DESC_3 is a descriptor output interrupt status register for linked-list channels 127–96." value="0x00000000" startoffset="0xC05C">
				<Member name="iint_oq_desc_3" description="Status of the descriptor output interrupt for linked-list channels 127–96.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC05C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_0" description="ENA_OQ_DESC_0 is a descriptor output interrupt enable register for linked-list channels 31–0." value="0x00000000" startoffset="0xC060">
				<Member name="iena_oq_desc_0" description="Enable for the descriptor output interrupt of linked-list channels 31–0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC060"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_1" description="ENA_OQ_DESC_1 is a descriptor output interrupt enable register for linked-list channels 63–32." value="0x00000000" startoffset="0xC064">
				<Member name="iena_oq_desc_1" description="Enable for the descriptor output interrupt of linked-list channels 63–32.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC064"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_2" description="ENA_OQ_DESC_2 is a descriptor output interrupt enable register for linked-list channels 95–64." value="0x00000000" startoffset="0xC068">
				<Member name="iena_oq_desc_2" description="Enable for the descriptor output interrupt of linked-list channels 95–64.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC068"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_DESC_3" description="ENA_OQ_DESC_3 is a descriptor output interrupt enable register for linked-list channels127–96." value="0x00000000" startoffset="0xC06C">
				<Member name="iena_oq_desc_3" description="Enable for the descriptor output interrupt of linked-list channels 127–96.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC06C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_0" description="RAW_OQ_EOP_0 is a raw EOP interrupt register for linked-list channels 31–0." value="0x00000000" startoffset="0xC070">
				<Member name="iraw_oq_eop_0" description="Raw EOP interrupt for linked-list channels 31–0. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC070"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_1" description="RAW_OQ_EOP_1 is a raw EOP interrupt register for linked-list channels 63–32." value="0x00000000" startoffset="0xC074">
				<Member name="iraw_oq_eop_1" description="Raw EOP interrupt for linked-list channels 63–32. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC074"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_2" description="RAW_OQ_EOP_2 is a raw EOP interrupt register for linked-list channels 95–64." value="0x00000000" startoffset="0xC078">
				<Member name="iraw_oq_eop_2" description="Raw EOP interrupt for linked-list channels 95–64. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC078"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_EOP_3" description="RAW_OQ_EOP_3 is a raw EOP interrupt register for linked-list channels 127–96." value="0x00000000" startoffset="0xC07C">
				<Member name="iraw_oq_eop_3" description="Raw EOP interrupt for linked-list channels 127–96. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC07C"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_0" description="INT_OQ_EOP_0 is an EOP interrupt status register for linked-list channels 31–0." value="0x00000000" startoffset="0xC080">
				<Member name="iint_oq_eop_0" description="Status of the EOP interrupt for linked-list channels 31–0.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC080"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_1" description="INT_OQ_EOP_1 is an EOP interrupt status register for linked-list channels 63–32." value="0x00000000" startoffset="0xC084">
				<Member name="iint_oq_eop_1" description="Status of the EOP interrupt for linked-list channels 63–32.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC084"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_2" description="INT_OQ_EOP_2 is an EOP interrupt status register for linked-list channels 95–64." value="0x00000000" startoffset="0xC088">
				<Member name="iint_oq_eop_2" description="Status of the EOP interrupt for linked-list channels 95–64.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC088"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_EOP_3" description="INT_OQ_EOP_3 is an EOP interrupt status register for linked-list channels 127–96." value="0x00000000" startoffset="0xC08C">
				<Member name="iint_oq_eop_3" description="Status of the EOP interrupt for linked-list channels 127–96.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC08C"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_0" description="ENA_OQ_EOP_0 is an EOP interrupt enable register for linked-list channels 31–0." value="0x00000000" startoffset="0xC090">
				<Member name="iena_oq_eop_0" description="EOP interrupt enable for linked-list channels 31–0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC090"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_1" description="ENA_OQ_EOP_1 is an EOP interrupt enable register for linked-list channels 63–32." value="0x00000000" startoffset="0xC094">
				<Member name="iena_oq_eop_1" description="EOP interrupt enable for linked-list channels 63–32.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC094"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_2" description="ENA_OQ_EOP_2 is an EOP interrupt enable register for linked-list channels 95–64." value="0x00000000" startoffset="0xC098">
				<Member name="iena_oq_eop_2" description="EOP interrupt enable for linked-list channels 95–64.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC098"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_EOP_3" description="ENA_OQ_EOP_3 is an EOP interrupt enable register for linked-list channels 127–96." value="0x00000000" startoffset="0xC09C">
				<Member name="iena_oq_eop_3" description="EOP interrupt enable for linked-list channels 127–96.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC09C"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_0" description="RAW_OQ_CHN_0 is a raw overflow or almost overflow interrupt register for linked-listchannels 31–0." value="0x00000000" startoffset="0xC0A0">
				<Member name="iraw_oq_chn_0" description="Raw overflow or almost overflow interrupt for linked-list channels 31–0. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0A0"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_1" description="RAW_OQ_CHN_1 is a raw overflow or almost overflow interrupt register for linked-listchannels 63–32." value="0x00000000" startoffset="0xC0A4">
				<Member name="iraw_oq_chn_1" description="Raw overflow or almost overflow interrupt for linked-list channels 63–32. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0A4"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_2" description="RAW_OQ_CHN_2 is a raw overflow or almost overflow interrupt register for linked-listchannels 95–64." value="0x00000000" startoffset="0xC0A8">
				<Member name="iraw_oq_chn_2" description="Raw overflow or almost overflow interrupt for linked-list channels 95–64. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0A8"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_OQ_CHN_3" description="RAW_OQ_CHN_3 is a raw overflow or almost overflow interrupt register for linked-listchannels 127–96." value="0x00000000" startoffset="0xC0AC">
				<Member name="iraw_oq_chn_3" description="Raw overflow or almost overflow interrupt for linked-list channels 127–96. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RWC"/>
				<Register offset="0xC0AC"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_0" description="INT_OQ_CHN_0 is an overflow or almost overflow interrupt status register for linked-listchannels 31–0." value="0x00000000" startoffset="0xC0B0">
				<Member name="iint_oq_chn_0" description="Status of the overflow or almost overflow interrupt for linked-list channels 31–0.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0B0"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_1" description="INT_OQ_CHN_1 is an overflow or almost overflow interrupt status register for linked-listchannels 63–32." value="0x00000000" startoffset="0xC0B4">
				<Member name="iint_oq_chn_1" description="Status of the overflow or almost overflow interrupt for linked-list channels 63–32.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0B4"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_2" description="INT_OQ_CHN_2 is an overflow or almost overflow interrupt status register for linked-listchannels 95–64." value="0x00000000" startoffset="0xC0B8">
				<Member name="iint_oq_chn_2" description="Status of the overflow or almost overflow interrupt for linked-list channels 95–64.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0B8"/>
			</RegisterGroup>
			<RegisterGroup name="INT_OQ_CHN_3" description="INT_OQ_CHN_3 is an overflow or almost overflow interrupt status register for linked-listchannels 127–96." value="0x00000000" startoffset="0xC0BC">
				<Member name="iint_oq_chn_3" description="Status of the overflow or almost overflow interrupt for linked-list channels 127–96.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="31:0" property="RO"/>
				<Register offset="0xC0BC"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_0" description="ENA_OQ_CHN_0 is an overflow or almost overflow interrupt enable register for linked-listchannels 31–0." value="0x00000000" startoffset="0xC0C0">
				<Member name="iena_oq_chn_0" description="Enable for the overflow or almost overflow interrupt for linked-list channels 31–0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0C0"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_1" description="ENA_OQ_CHN_1 is an overflow or almost overflow interrupt enable register for linked-listchannels 63–32." value="0x00000000" startoffset="0xC0C4">
				<Member name="iena_oq_chn_1" description="Enable for the overflow or almost overflow interrupt for linked-list channels 63–32.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0C4"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_2" description="ENA_OQ_CHN_2 is an overflow or almost overflow interrupt enable register for linked-listchannels 95–64." value="0x00000000" startoffset="0xC0C8">
				<Member name="iena_oq_chn_2" description="Enable for the overflow or almost overflow interrupt for linked-list channels 95–64.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0C8"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_OQ_CHN_3" description="ENA_OQ_CHN_3 is an overflow or almost overflow interrupt enable register for linked-listchannels 127–96." value="0x00000000" startoffset="0xC0CC">
				<Member name="iena_oq_chn_3" description="Enable for the overflow or almost overflow interrupt for linked-list channels 127–96.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC0CC"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_0" description="TYPE_OQ_CHN_0 is an overflow or almost overflow interrupt type indicator register forlinked-list channels 31–0." value="0x00000000" startoffset="0xC0D0">
				<Member name="itype_oq_chn_0" description="Overflow or almost overflow interrupt type indicator for linked-list channels 31–0.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0D0"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_1" description="TYPE_OQ_CHN_1 is an overflow or almost overflow interrupt type indicator register forlinked-list channels 63–32." value="0x00000000" startoffset="0xC0D4">
				<Member name="itype_oq_chn_1" description="Overflow or almost overflow interrupt type indicator for linked-list channels 63–32.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0D4"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_2" description="TYPE_OQ_CHN_2 is an overflow or almost overflow interrupt type indicator register forlinked-list channels 95–64." value="0x00000000" startoffset="0xC0D8">
				<Member name="itype_oq_chn_2" description="Overflow or almost overflow interrupt type indicator for linked-list channels 95–64.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0D8"/>
			</RegisterGroup>
			<RegisterGroup name="TYPE_OQ_CHN_3" description="TYPE_OQ_CHN_3 is an overflow or almost overflow interrupt type indicator register forlinked-list channels 127–96." value="0x00000000" startoffset="0xC0DC">
				<Member name="itype_oq_chn_3" description="Overflow or almost overflow interrupt type indicator for linked-list channels 127–96.&lt;br&gt;1: overflow interrupt&lt;br&gt;0: almost overflow interrupt" range="31:0" property="RO"/>
				<Register offset="0xC0DC"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_CLR_CHN" description="RAW_CLR_CHN is a raw channel clear completion interrupt register." value="0x00000000" startoffset="0xC0E0">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="iraw_clr_chn" description="Raw channel clear completion interrupt. After a channel is cleared, a channel clear completion interrupt is generated. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xC0E0"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_D2B_OVFL" description="RAW_D2B_OVFL is a raw internal buffer overflow interrupt register for the bus buffer." value="0x00000000" startoffset="0xC0E4">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="iraw_d2b_r_ovfl" description="Raw overflow interrupt for the internal buffer DMX2BUF of the recording channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RWC"/>
				<Member name="iraw_d2b_f_ovfl" description="Raw overflow interrupt for the internal buffer DMX2BUF of the playing channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xC0E4"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_BUS_ERR" description="RAW_BUS_ERR is a raw command error interrupt register for the internal operation businterface module." value="0x00000000" startoffset="0xC0E8">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="iraw_bus_err" description="Raw command error interrupt for the internal operation bus interface module. Writing 1 clears this register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xC0E8"/>
			</RegisterGroup>
			<RegisterGroup name="RAW_CFG_ERR" description="RAW_CFG_ERR is a raw configuration error interrupt register for free descriptor queues anddescriptors." value="0x00000000" startoffset="0xC0EC">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="iraw_oq_ovfl_err" description="If an overflow occurs in an output descriptor queue and the current descriptor is invalid during PES and section data processing, a raw error interrupt is generated because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3" property="RWC"/>
				<Member name="iraw_fq_ovfl_err" description="If an overflow occurs in a free descriptor queue and the current descriptor is invalid during PES and section data processing, a raw error interrupt is generated because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="2" property="RWC"/>
				<Member name="iraw_fq_desc_err" description="Status of the raw free descriptor configuration error interrupt. This interrupt is generated when the maximum size of the buffer corresponding to a free descriptor is smaller than the length of the section data.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RWC"/>
				<Member name="iraw_fq_cfg_err" description="Status of the raw free descriptor queue configuration error interrupt. This interrupt is generated when a free descriptor queue is configured to be used in an output descriptor queue, but the free descriptor queue is disabled.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xC0EC"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STA_TYPE" description="INT_STA_TYPE is a same-type interrupt register." value="0x00000000" startoffset="0xC100">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="iint_oq_ovfl_err" description="If an overflow occurs in an output descriptor queue and the current descriptor is invalid during PES and section data processing, an error interrupt is generated because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="27" property="RO"/>
				<Member name="iint_fq_ovfl_err" description="If an overflow occurs in a free descriptor queue and the current descriptor is invalid during PES and section data processing, an error interrupt is generated because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="26" property="RO"/>
				<Member name="iint_fq_desc_err" description="Status of the free descriptor configuration error interrupt. This interrupt is generated when the maximum size of the buffer corresponding to a free descriptor is smaller than the length of the section data.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="25" property="RO"/>
				<Member name="iint_fq_cfg_err" description="Status of the free descriptor queue configuration error interrupt. This interrupt is generated when a free descriptor queue is configured to be used in an output descriptor queue, but the free descriptor queue is disabled.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23" property="RO"/>
				<Member name="iint_ip2_all" description="All interrupt status of IP channel 2.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="22" property="RO"/>
				<Member name="iint_ip1_all" description="All interrupt status of IP channel 1.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="21" property="RO"/>
				<Member name="iint_ip0_all" description="All interrupt status of IP channel 0.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="20" property="RO"/>
				<Member name="iint_bus_err" description="Status of the command error interrupt of the internal operation bus interface module.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="19" property="RO"/>
				<Member name="iint_d2b_r_ovfl" description="Status of the overflow interrupt of the internal buffer DMX2BUF of the recording channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="18" property="RO"/>
				<Member name="iint_d2b_f_ovfl" description="Status of the overflow interrupt of the internal buffer DMX2BUF of the playing channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="17" property="RO"/>
				<Member name="iint_clr_chn" description="Status of the channel clear completion interrupt.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="16" property="RO"/>
				<Member name="iint_chn_o" description="Status of the overflow or almost overflow total interrupts for linked-list channels. Bit 12 corresponds to linked-list channels 31?0, bit 13 corresponds to linked-list channels 63?32, bit 14 corresponds to linked-list channels 95?64, and bit 15 corresponds to linked-list channels 127?96.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="15:12" property="RO"/>
				<Member name="iint_eop_o" description="Status of the EOP total interrupts for linked-list channels. Bit 8 corresponds to linked-list channels 31?0, bit 9 corresponds to linked-list channels 63?32, bit 10 corresponds to linked-list channels 95?64, and bit 11 corresponds to linked-list channels 127?96.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="11:8" property="RO"/>
				<Member name="iint_desc_o" description="Status of the descriptor enqueue total interrupts for linked-list channels. Bit 4 corresponds to linked-list channels 31?0, bit 5 corresponds to linked-list channels 63?32, bit 6 corresponds to linked-list channels 95?64, and bit 7 corresponds to linked-list channels 127?96.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:4" property="RO"/>
				<Member name="iint_chn_i" description="Status of the overflow or almost overflow total interrupts for free descriptor queues. Bit 2 corresponds to free descriptor queues 31?0 and bit 3 corresponds to free descriptor queues 32?39.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3:2" property="RO"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RO"/>
				<Register offset="0xC100"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_INT_TYPE" description="INT_INT_TYPE is a same-type interrupt enable register." value="0x00000000" startoffset="0xC104">
				<Member name="reserved" description="Reserved." range="31:28" property="RW"/>
				<Member name="iena_oq_ovfl_err" description="If an overflow occurs in an output descriptor queue and the current descriptor is invalid during PES and section data processing, an error interrupt is enabled because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="27" property="RW"/>
				<Member name="iena_fq_ovfl_err" description="If an overflow occurs in a free descriptor queue and the current descriptor is invalid during PES and section data processing, an error interrupt is enabled because the overflow cannot be processed.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="26" property="RW"/>
				<Member name="iena_fq_desc_err" description="Enable for the free descriptor configuration error interrupt. This interrupt is generated when the maximum size of the buffer corresponding to a free descriptor is smaller than the length of the section data.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="25" property="RW"/>
				<Member name="iena_fq_cfg_err" description="Enable for the free descriptor queue configuration error interrupt. This interrupt is generated when a free descriptor queue is configured to be used in an output descriptor queue, but the free descriptor queue is disabled.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23" property="RW"/>
				<Member name="iena_ip2_all" description="All interrupt enable for IP channel 2.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="22" property="RW"/>
				<Member name="iena_ip1_all" description="All interrupt enable for IP channel 1.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" property="RW"/>
				<Member name="iena_ip0_all" description="All interrupt enable for IP channel 0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" property="RW"/>
				<Member name="iena_bus_err" description="Enable for the command error interrupt of the internal operation bus interface module.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="19" property="RW"/>
				<Member name="iena_d2b_r_ovfl" description="Overflow interrupt enable for the internal buffer DMX2BUF of the recording channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="18" property="RW"/>
				<Member name="iena_d2b_f_ovfl" description="Overflow interrupt enable for the internal buffer DMX2BUF of the playing channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="17" property="RW"/>
				<Member name="iena_clr_chn" description="Enable for the channel clear completion interrupt.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="16" property="RW"/>
				<Member name="iena_chn_o" description="Enable for the overflow or almost overflow total interrupts for linked-list channels. Bit 12 corresponds to linked-list channels 31?0, bit 13 corresponds to linked-list channels 63?32, bit 14 corresponds to linked-list channels 95?64, and bit 15 corresponds to linked-list channels 127?96.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15:12" property="RW"/>
				<Member name="iena_eop_o" description="Enable for the EOP total interrupts for linked-list channels. Bit 8 corresponds to linked-list channels 31?0, bit 9 corresponds to linked-list channels 63?32, bit 10 corresponds to linked-list channels 95?64, and bit 11 corresponds to linked-list channels 127?96.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="11:8" property="RW"/>
				<Member name="iena_desc_o" description="Enable for the descriptor enqueue total interrupts for linked-list channels. Bit 4 corresponds to linked-list channels 31?0, bit 5 corresponds to linked-list channels 63?32, bit 6 corresponds to linked-list channels 95?64, and bit 7 corresponds to linked-list channels 127?96.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:4" property="RW"/>
				<Member name="iena_chn_i" description="Enable for the overflow or almost overflow total interrupts for free descriptor queues. Bit 2 corresponds to free descriptor queues 31?0 and bit 3 corresponds to free descriptor queues 32?39.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3:2" property="RW"/>
				<Member name="reserved" description="Reserved." range="1:0" property="RW"/>
				<Register offset="0xC104"/>
			</RegisterGroup>
			<RegisterGroup name="INT_STA_ALL" description="INT_STA_ALL is an all interrupt status register." value="0x00000000" startoffset="0xC110">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="iint_all" description="All interrupt status.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RO"/>
				<Register offset="0xC110"/>
			</RegisterGroup>
			<RegisterGroup name="ENA_INT_ALL" description="ENA_INT_ALL is an all interrupt enable registers." value="0x00000000" startoffset="0xC114">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="iena_all" description="All interrupt enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC114"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_0" description="OQ_ENA_0 is an output descriptor queue enable register for linked-list channels(corresponding to output descriptor queues 31–0)." value="0x00000000" startoffset="0xC130">
				<Member name="oq_ena_0" description="Output descriptor queue enable for linked-list channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC130"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_1" description="OQ_ENA_1 is an output descriptor queue enable register for linked-list channels(corresponding to output descriptor queues 63–32)." value="0x00000000" startoffset="0xC134">
				<Member name="oq_ena_1" description="Output descriptor queue enable for linked-list channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC134"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_2" description="OQ_ENA_2 is an output descriptor queue enable register for linked-list channels(corresponding to output descriptor queues 95–64)." value="0x00000000" startoffset="0xC138">
				<Member name="oq_ena_2" description="Output descriptor queue enable for linked-list channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC138"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_ENA_3" description="OQ_ENA_3 is an output descriptor queue enable register for linked-list channels(corresponding to output descriptor queues 127–96)." value="0x00000000" startoffset="0xC13C">
				<Member name="oq_ena_3" description="Output descriptor queue enable for linked-list channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC13C"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_ENA_0" description="FQ_ENA_0 is a free descriptor queues 31–0 enable register." value="0x00000000" startoffset="0xC140">
				<Member name="fq_ena_0" description="Free descriptor queue enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC140"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_ENA_1" description="FQ_ENA_1 is a free descriptor queues 39–32 enable register." value="0x00000000" startoffset="0xC144">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="fq_ena_1" description="Free descriptor queue enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC144"/>
			</RegisterGroup>
			<RegisterGroup name="QUE_VALERR" description="QUE_VALERR is an available space count error status register for free descriptor queues andoutput descriptor queues." value="0x00000000" startoffset="0xC148">
				<Member name="reserved" description="Reserved." range="31:2" property="RO"/>
				<Member name="oq_valerr" description="Error status when the available space for output descriptor queues is calculated.&lt;br&gt;1: An error occurs.&lt;br&gt;0: No error occurs." range="1" property="RW"/>
				<Member name="fq_valerr" description="Error status when the remaining descriptor count for free descriptor queues is calculated.&lt;br&gt;1: An error occurs.&lt;br&gt;0: No error occurs." range="0" property="RW"/>
				<Register offset="0xC148"/>
			</RegisterGroup>
			<RegisterGroup name="OVFL_DROP_ENA" description="OVFL_DROP_ENA is a data structure integrity register upon queue overflow." value="0x00000003" startoffset="0xC14C">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="ovfl_set_ena" description="Output descriptor queue forcible overflow enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="pes_ovfl_drop_ena" description="Whether to ensure the integrity of the PES data structure when free descriptor queues or output descriptor queues overflow.&lt;br&gt;1: yes&lt;br&gt;0: no" range="1" property="RW"/>
				<Member name="sec_ovfl_drop_ena" description="Whether to ensure the integrity of the section data structure when free descriptor queues or output descriptor queues overflow.&lt;br&gt;1: yes&lt;br&gt;0: no" range="0" property="RW"/>
				<Register offset="0xC14C"/>
			</RegisterGroup>
			<RegisterGroup name="AF_CHN0_SET" description="AF_CHN0_SET is an AF data output linked-list channel configuration register." value="0x5C5B5A59" startoffset="0xC150">
				<Member name="dmx4_af_bufid" description="ID of the buffer channel for storing DEMUX4 AF data." range="31:24" property="RW"/>
				<Member name="dmx3_af_bufid" description="ID of the buffer channel for storing DEMUX3 AF data." range="23:16" property="RW"/>
				<Member name="dmx2_af_bufid" description="ID of the buffer channel for storing DEMUX2 AF data." range="15:8" property="RW"/>
				<Member name="dmx1_af_bufid" description="ID of the buffer channel for storing DEMUX1 AF data." range="7:0" property="RW"/>
				<Register offset="0xC150"/>
			</RegisterGroup>
			<RegisterGroup name="AF_CHN1_SET" description="AF_CHN1_SET is an AF data output linked-list channel configuration register." value="0x005F5E5D" startoffset="0xC154">
				<Member name="af_ena" description="RX enable for the AF data in a DEMUX.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;bit[25]: DEMUX1&lt;br&gt;bit[26]: DEMUX2&lt;br&gt;bit[27]: DEMUX3&lt;br&gt;bit[28]: DEMUX4&lt;br&gt;bit[29]: DEMUX5&lt;br&gt;bit[30]: DEMUX6&lt;br&gt;bit[31]: DEMUX7" range="31:25" property="RW"/>
				<Member name="reserved" description="Reserved." range="24" property="RO"/>
				<Member name="dmx7_af_bufid" description="ID of the buffer channel for storing the AF data in DEMUX7." range="23:16" property="RW"/>
				<Member name="dmx6_af_bufid" description="ID of the buffer channel for storing the AF data in DEMUX6." range="15:8" property="RW"/>
				<Member name="dmx5_af_bufid" description="ID of the buffer channel for storing the AF data in DEMUX5." range="7:0" property="RW"/>
				<Register offset="0xC154"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_CFG" description="FREQ_CFG is a frequency configuration enable register." value="0x00000F01" startoffset="0xC158">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="dav_ram_ckgt_en" description="DAV RAM access gating enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15" property="RW"/>
				<Member name="reserved" description="Reserved." range="14" property="RO"/>
				<Member name="ahb_chn2_delay" description="Access delay of bus channel 2." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RO"/>
				<Member name="bus_rdy_sel" description="Whether to select the bus bridge ready signal.&lt;br&gt;1: yes&lt;br&gt;0: no" range="1" property="RW"/>
				<Member name="freq_func_ena" description="Quadruple frequency enable for the DEMUS and bus clock.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC158"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_INIT_DONE" description="FQ_INIT_DONE is a logic automatic initialization completion indicator register for freedescriptor queues." value="0x00000000" startoffset="0xC160">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="fq_init_done" description="Logic automatic initialization completion indicator of free descriptor queues&lt;br&gt;1: The logic is being initialized.&lt;br&gt;0: The logic has been initialized.&lt;br&gt;This bit is 1 after reset deassertion. After 40 clock cycles, this bit is automatically changed to 0 and the value 0 is retained until the next reset." range="0" property="RO"/>
				<Register offset="0xC160"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_INIT_DONE" description="OQ_INIT_DONE is a logic automatic initialization completion indicator register for outputdescriptor queues." value="0x00000000" startoffset="0xC164">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="oq_init_done" description="Logic automatic initialization completion indicator of output descriptor queues.&lt;br&gt;1: The logic is being initialized.&lt;br&gt;0: The logic has been initialized.&lt;br&gt;This bit is 1 after reset deassertion. After 128 clock cycles, this bit is automatically changed to 0 and the value 0 is retained until the next reset." range="0" property="RO"/>
				<Register offset="0xC164"/>
			</RegisterGroup>
			<RegisterGroup name="FQ_WR_MASK" description="FQ_WR_MASK is a write mask configuration register for free descriptor queues." value="0x00000000" startoffset="0xC168">
				<Member name="reserved" description="Reserved." range="31:5" property="RO"/>
				<Member name="fq_msk_ena" description="This bit is valid only when a free descriptor queue is enabled. When this bit is enabled, the fq_mask bit is valid. Then you can write to any domain of the word of a free descriptor queue by controlling the fq_mask bit. Otherwise, you can write to only the write pointer domain of the free descriptor queue.&lt;br&gt;1: Any domain of a free descriptor queue can be forcibly written.&lt;br&gt;0: Any domain of a free descriptor queue cannot be forcibly written." range="4" property="RW"/>
				<Member name="fq_mask" description="Mask bit when a free descriptor queue is being written. Bits 3?0 correspond to bits 31?24, bits 23?16, bits 15?8, and bits 7?0 respectively.&lt;br&gt;1: Eight bits are masked to avoid from being written.&lt;br&gt;0: not masked" range="3:0" property="RW"/>
				<Register offset="0xC168"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_WR_MASK" description="OQ_WR_MASK is a write mask configuration register for output descriptor queues." value="0x00000000" startoffset="0xC16C">
				<Member name="reserved" description="Reserved." range="31:5" property="O"/>
				<Member name="oq_msk_ena" description="When an output descriptor queue is enabled, you can configure this bit to forcibly set a mask bit by using the software. Then you can write to a specified word. Otherwise, you can only write to a specified domain of the output descriptor queue by using the software. When no output descriptor queue is enabled, this bit is unavailable.&lt;br&gt;1: Any domain of an output descriptor queue can be written forcibly.&lt;br&gt;0: Any domain of an output descriptor queue cannot be written forcibly." range="4" property="RW"/>
				<Member name="oq_mask" description="Mask bit when an output descriptor queue is being written. Bits 3?0 correspond to bits 31?24, bits 23?16, bits 15?8, and bits 7?0 respectively.&lt;br&gt;1: Eight bits are masked to avoid from being written.&lt;br&gt;0: not masked" range="3:0" property="RW"/>
				<Register offset="0xC16C"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_BP_CFG" description="D2B_BP_CFGIP is an IP channel back pressure enable register for the internal bus buffer." value="0x00004403" startoffset="0xC170">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="rp_aful_cfg" description="Almost full threshold of the buffer for the DMX2BUF recording channel." range="15:12" property="RW"/>
				<Member name="fp_aful_cfg" description="Almost full threshold of the buffer for the DMX2BUFplaying channel." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RO"/>
				<Member name="rp_aful_ena" description="IP channel back pressure enable for the DMX2BUF recording channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="fp_aful_ena" description="IP channel back pressure enable for the DMX2BUF playing channel.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC170"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_BP_STATUS" description="D2B_BP_STATUS is a back pressure status register for the internal bus buffer." value="0x00000000" startoffset="0xC174">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="sp_buf_cnt" description="Count of used cyclic buffers in the DMX2BUF index channel." range="15:12" property="RO"/>
				<Member name="rp_buf_cnt" description="Count of used cyclic buffers in the DMX2BU recording channel." range="11:8" property="RO"/>
				<Member name="fp_buf_cnt" description="Count of used cyclic buffers in the DMX2BUF playing channel." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="rp_aful_sta" description="Back pressure status of the DMX2BUF recording channel.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="1" property="RO"/>
				<Member name="fp_aful_sta" description="Back pressure status of the DMX2BUF playing channel.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="0" property="RO"/>
				<Register offset="0xC174"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_BUF_OVFL" description="D2B_BUF_OVFL is a linked-list channel ID register upon internal bus buffer overflow." value="0x00000000" startoffset="0xC178">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="d2b_r_ovfl_chn" description="ID of the buffer channel when an overflow occurs in the internal buffer DMX2BUF of the recording channel." range="15:8" property="RO"/>
				<Member name="d2b_f_ovfl_chn" description="ID of the buffer channel when an overflow occurs in the internal buffer DMX2BUF of the playing channel." range="7:0" property="RO"/>
				<Register offset="0xC178"/>
			</RegisterGroup>
			<RegisterGroup name="CLR_WAIT_TIME" description="CLR_WAIT_TIME is a maximum clear channel wait time register." value="0x00002400" startoffset="0xC180">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="clr_wait_time" description="Maximum wait time until channels are cleared. If no data is written, the channel clear operation is automatically completed when the wait time is reached." range="15:0" property="RW"/>
				<Register offset="0xC180"/>
			</RegisterGroup>
			<RegisterGroup name="CLR_CHN_CMD" description="CLR_CHN_CMD is a channel clear start register." value="0x00000000" startoffset="0xC184">
				<Member name="reserved" description="Reserved." range="31:11" property="RO"/>
				<Member name="clear_type" description="If the buffer channel to be cleared is bound to a playing channel, this bit is set to 0. If the buffer channel to be cleared is bound to a recording channel, this bit is set to 1. If the buffer channel to be cleared is bound to an index channel, this bit is set to 2." range="10:9" property="RW"/>
				<Member name="clear_start" description="Channel clear operation start. The channel clear operation is started when this bit is set to 1. After the clear operation, the logic automatically clears this bit." range="8" property="RW"/>
				<Member name="clear_chn" description="ID of the channel to be cleared." range="7:0" property="RW"/>
				<Register offset="0xC184"/>
			</RegisterGroup>
			<RegisterGroup name="BUS_STATUS" description="BUS_STATUS is an AHB status register." value="0x00000000" startoffset="0xC190">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="if2mst_busy" description="AHB status.&lt;br&gt;1: busy&lt;br&gt;0: idle" range="0" property="RO"/>
				<Register offset="0xC190"/>
			</RegisterGroup>
			<RegisterGroup name="CNT_INIT_DONE" description="CNT_INIT_DONE is a counter logic automatic initialization completion indicator register." value="0x00000000" startoffset="0xC1A0">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="cnt_init_done" description="Counter logic automatic initialization completion indicator.&lt;br&gt;1: The counter logic is being initialized.&lt;br&gt;0: The counter logic has been initialized.&lt;br&gt;This bit is 1 during reset deassertion. After 512 clock cycles, this bit is automatically changed to 0 and the value 0 is retained until the next reset." range="0" property="RO"/>
				<Register offset="0xC1A0"/>
			</RegisterGroup>
			<RegisterGroup name="CNT_ENA_CFG" description="CNT_ENA_CFG is an interrupt counter enable register." value="0x00000002" startoffset="0xC1A4">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="pus_cnt" description="Whether the uncounted data for some bus interface counters is pushed to the counter module.&lt;br&gt;1: push once&lt;br&gt;0: no operation" range="3" property="RW"/>
				<Member name="tscnt_cnt_type" description="TS packet count type.&lt;br&gt;1: count of bytes&lt;br&gt;0: count of TS packets." range="2" property="RW"/>
				<Member name="cnt_func_ena" description="Count enable for the interrupt count module and counter module.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="reserved" description="Reserved." range="0" property="RO"/>
				<Register offset="0xC1A4"/>
			</RegisterGroup>
			<RegisterGroup name="CNT_TYPE_ENA_L" description="CNT_TYPE_ENA_L is a specific-type counter enable register." value="0x00000003" startoffset="0xC1A8">
				<Member name="cnt_type_ena0" description="Enable for a specific type of counters in the counter module.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC1A8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT0_L" description="TS_CNT0_L is lower-32-bit TS packet counter register 0." value="0x00000000" startoffset="0xC1B0">
				<Member name="ts_cnt0_l32" description="Lower 32 bits of the TS packet counter mounted to a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1B0"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT0_H" description="TS_CNT0_H is upper-8-bit TS packet counter register 0." value="0x00000000" startoffset="0xC1B4">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ts_cnt0_h8" description="Upper eight bits of the TS packet counter mounted to a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1B4"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT1_L" description="TS_CNT1_L is lower-32-bit TS packet counter register 1." value="0x00000000" startoffset="0xC1B8">
				<Member name="ts_cnt1_l32" description="Lower 32 bits of the TS packet counter mounted to a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1B8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT1_H" description="TS_CNT1_H is upper-8-bit TS packet counter register 1." value="0x00000000" startoffset="0xC1BC">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ts_cnt1_h8" description="Upper eight bits of the TS packet counter mounted to a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1BC"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT2_L" description="TS_CNT2_L is lower-32-bit TS packet counter register 2." value="0x00000000" startoffset="0xC1C0">
				<Member name="ts_cnt2_l32" description="Lower 32 bits of the TS packet counter mounted to a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1C0"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT2_H" description="TS_CNT2_H is upper-8-bit TS packet counter register 2." value="0x00000000" startoffset="0xC1C4">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ts_cnt2_h8" description="Upper eight bits of the TS packet counter mounted to a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1C4"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT3_L" description="TS_CNT3_L is lower-32-bit TS packet counter register 3." value="0x00000000" startoffset="0xC1C8">
				<Member name="ts_cnt3_l32" description="Lower 32 bits of the TS packet counter mounted to a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1C8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT3_H" description="TS_CNT3_H is upper-8-bit TS packet counter register 3." value="0x00000000" startoffset="0xC1CC">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ts_cnt3_h8" description="Upper eight bits of the TS packet counter mounted to a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1CC"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT4_L" description="TS_CNT4_L is lower-32-bit TS packet counter register 4." value="0x00000000" startoffset="0xC1D0">
				<Member name="ts_cnt4_l32" description="Lower 32 bits of the TS packet counter mounted to a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1D0"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT4_H" description="TS_CNT4_H is upper-8-bit TS packet counter register 4." value="0x00000000" startoffset="0xC1D4">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ts_cnt4_h8" description="Upper eight bits of the TS packet counter mounted to a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1D4"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT5_L" description="TS_CNT5_L is lower-32-bit TS packet counter register 5." value="0x00000000" startoffset="0xC1D8">
				<Member name="ts_cnt5_l32" description="Lower 32 bits of the TS packet counter mounted to a recording buffer." range="31:0" property="RW"/>
				<Register offset="0xC1D8"/>
			</RegisterGroup>
			<RegisterGroup name="TS_CNT5_H" description="TS_CNT5_H is upper-8-bit TS packet counter register 5." value="0x00000000" startoffset="0xC1DC">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ts_cnt5_h8" description="Upper eight bits of the TS packet counter mounted to a recording buffer." range="7:0" property="RW"/>
				<Register offset="0xC1DC"/>
			</RegisterGroup>
			<RegisterGroup name="REC_TSCNT_CFG_0" description="REC_TSCNT_CFG_0 is TS counters 0–3 (mounted to a recording buffer) configurationregister." value="0x00000000" startoffset="0xC1E0">
				<Member name="tscnt3_ena" description="Recording TS counter 3 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31" property="RW"/>
				<Member name="tscnt3_oqid" description="ID of the output descriptor queue to which recording TS counter 3 is mounted." range="30:24" property="RW"/>
				<Member name="tscnt2_ena" description="Recording TS counter 2 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="23" property="RW"/>
				<Member name="tscnt2_oqid" description="ID of the output descriptor queue to which recording TS counter 2 is mounted." range="22:16" property="RW"/>
				<Member name="tscnt1_ena" description="Recording TS counter 1 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15" property="RW"/>
				<Member name="tscnt1_oqid" description="ID of the output descriptor queue to which recording TS counter 1 is mounted." range="14:8" property="RW"/>
				<Member name="tscnt0_ena" description="Recording TS counter 0 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="tscnt0_oqid" description="ID of the output descriptor queue to which recording TS counter 0 is mounted." range="6:0" property="RW"/>
				<Register offset="0xC1E0"/>
			</RegisterGroup>
			<RegisterGroup name="REC_TSCNT_CFG_1" description="REC_TSCNT_CFG_1 is TS counters 4–5 (mounted to a recording buffer) configurationregister." value="0x00000000" startoffset="0xC1E4">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="tscnt5_ena" description="Recording TS counter 5 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15" property="RW"/>
				<Member name="tscnt5_oqid" description="ID of the output descriptor queue to which recording TS counter 5 is mounted." range="14:8" property="RW"/>
				<Member name="tscnt4_ena" description="Recording TS counter 4 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7" property="RW"/>
				<Member name="tscnt4_oqid" description="ID of the output descriptor queue to which recording TS counter 4 is mounted." range="6:0" property="RW"/>
				<Register offset="0xC1E4"/>
			</RegisterGroup>
			<RegisterGroup name="SCD_TSCNT_ENA" description="SCD_TSCNT_ENA is a TS packet count automatic replacement configuration register." value="0x0000003F" startoffset="0xC1F0">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="tscnt5_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="5" property="RW"/>
				<Member name="tscnt4_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="4" property="RW"/>
				<Member name="tscnt3_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="3" property="RW"/>
				<Member name="tscnt2_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="2" property="RW"/>
				<Member name="tscnt1_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="1" property="RW"/>
				<Member name="tscnt0_rep_ena" description="Whether the value of the TS packet counter of the recording index can be replaced with the value of the TS packet counter of the corresponding channel. When the TS packet counter is disabled, this bit is invalid, and the value of the counter of the recording index is not replaced.&lt;br&gt;1: replaceable&lt;br&gt;0: not replaceable" range="0" property="RW"/>
				<Register offset="0xC1F0"/>
			</RegisterGroup>
			<RegisterGroup name="IP_BP_CLR_CFG" description="IP_BP_CLR_CFG is a back pressure timeout auto-clear configuration register for IP channels." value="0x01001E00" startoffset="0xC200">
				<Member name="reserved" description="Reserved." range="31:28" property="RO"/>
				<Member name="ipaful_clr_ena" description="Auto-clear enable for the back pressure of the IP buffer channels. This field corresponds to four IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="27:24" property="RW"/>
				<Member name="ipaful_clr_time" description="Maximum wait time (in clock cycle) for automatically clearing the back pressure of the IP channel." range="23:0" property="RW"/>
				<Register offset="0xC200"/>
			</RegisterGroup>
			<RegisterGroup name="IP_CHN_BP_STA" description="IP_CHN_BP_STA is an IP channel back pressure status register." value="0x00000000" startoffset="0xC204">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="ip2_inf_bp_sta" description="Back pressure status of IP channel 2 exerted by the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="6" property="RO"/>
				<Member name="ip1_inf_bp_sta" description="Back pressure status of IP channel 1 exerted by the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="5" property="RO"/>
				<Member name="ip0_inf_bp_sta" description="Back pressure status of IP channel 0 exerted by the DEMUX interface module.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="ip2_chn_bp_sta" description="Back pressure status of IP channel 2 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="2" property="RO"/>
				<Member name="ip1_chn_bp_sta" description="Back pressure status of IP channel 1 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="1" property="RO"/>
				<Member name="ip0_chn_bp_sta" description="Back pressure status of IP channel 0 due to the almost queue overflow.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="0" property="RO"/>
				<Register offset="0xC204"/>
			</RegisterGroup>
			<RegisterGroup name="IP_BP_AUTOCLR_ENA" description="IP_BP_AUTOCLR_ENA is a back pressure status auto-clear enable register for IP channels." value="0x00000000" startoffset="0xC208">
				<Member name="reserved" description="Reserved." range="31:3" property="RO"/>
				<Member name="ip2_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 2.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="ip1_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 1.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ip0_bp_autoclr_ena" description="Back pressure auto-clear enable for IP channel 0.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC208"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP0_CFG" description="IP0_BP0_CFG is back pressure enable register 0 for IP channel 0 based on output descriptorqueues." value="0x00000000" startoffset="0xC210">
				<Member name="ip0_bp0_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 31–0 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word0 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC210"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP1_CFG" description="IP0_BP1_CFG is back pressure enable register 1 for IP channel 0 based on output descriptorqueues." value="0x00000000" startoffset="0xC214">
				<Member name="ip0_bp1_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 63–32 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word1 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC214"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP2_CFG" description="IP0_BP2_CFG is back pressure enable register 2 for IP channel 0 based on output descriptorqueues." value="0x00000000" startoffset="0xC218">
				<Member name="ip0_bp2_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 95–64 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word2 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC218"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP3_CFG" description="IP0_BP3_CFG is back pressure enable register 3 for IP channel 0 based on output descriptorqueues." value="0x00000000" startoffset="0xC21C">
				<Member name="ip0_bp3_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 127–96 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word3 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC21C"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP_FQ0_CFG" description="IP0_BP_FQ0_CFG is back pressure enable register 0 for IP channel 0 based on free descriptorqueues." value="0x00000000" startoffset="0xC220">
				<Member name="ip0_bp_fq0_cfg" description="Back pressure enable for IP channels based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 031–0 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC220"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP_FQ1_CFG" description="IP0_BP_FQ1_CFG is back pressure enable register 1 for IP channel 0 based on free descriptorqueues." value="0x00000000" startoffset="0xC224">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ip0_bp_fq1_cfg" description="Back pressure enable for IP channels based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 39–32 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC224"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP0_CFG" description="IP1_BP0_CFG is back pressure enable register 0 for IP channel 1 based on output descriptorqueues." value="0x00000000" startoffset="0xC230">
				<Member name="ip1_bp0_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 31–0 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word4 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC230"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP1_CFG" description="IP1_BP1_CFG is back pressure enable register 1 for IP channel 1 based on output descriptorqueues." value="0x00000000" startoffset="0xC234">
				<Member name="ip1_bp1_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 63–32 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word5 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC234"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP2_CFG" description="IP1_BP2_CFG is back pressure enable register 2 for IP channel 1 based on output descriptorqueues." value="0x00000000" startoffset="0xC238">
				<Member name="ip1_bp2_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 95–64 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word6 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC238"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP3_CFG" description="IP1_BP3_CFG is back pressure enable register 3 for IP channel 1 based on output descriptorqueues." value="0x00000000" startoffset="0xC23C">
				<Member name="ip1_bp3_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 127–96 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word7 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC23C"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP_FQ0_CFG" description="IP1_BP_FQ0_CFG is back pressure enable register 0 for IP channel 1 based on free descriptorqueues." value="0x00000000" startoffset="0xC240">
				<Member name="ip1_bp_fq0_cfg" description="Back pressure enable for IP channels based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 31–0 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC240"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP_FQ1_CFG" description="IP1_BP_FQ1_CFG is back pressure enable register 1 for IP channel 1 based on free descriptorqueues." value="0x00000000" startoffset="0xC244">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ip1_bp_fq1_cfg" description="Back pressure enable for IP channels based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 39–32 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC244"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP0_CFG" description="IP2_BP0_CFG is back pressure enable register 0 for IP channel 2 based on output descriptorqueues." value="0x00000000" startoffset="0xC250">
				<Member name="ip2_bp0_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 31–0 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word8 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC250"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP1_CFG" description="IP2_BP1_CFG is back pressure enable register 1 for IP channel 2 based on output descriptorqueues." value="0x00000000" startoffset="0xC254">
				<Member name="ip2_bp1_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 63–32 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word9 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC254"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP2_CFG" description="IP2_BP2_CFG is back pressure enable register 2 for IP channel 2 based on output descriptorqueues." value="0x00000000" startoffset="0xC258">
				<Member name="ip2_bp2_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 95–64 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word10 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC258"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP3_CFG" description="IP2_BP3_CFG is back pressure enable register 3 for IP channel 2 based on output descriptorqueues." value="0x00000000" startoffset="0xC25C">
				<Member name="ip2_bp3_cfg" description="Back pressure enable for IP channels based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 127–96 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;When the AHB master debugging function is enabled, this register can be set to word11 during the burst16 write and read operations." range="31:0" property="RW"/>
				<Register offset="0xC25C"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP_FQ0_CFG" description="IP2_BP_FQ0_CFG is a back pressure enable register for IP channel 2 based on free descriptorqueues 31?0." value="0x00000000" startoffset="0xC260">
				<Member name="ip2_bp_fq0_cfg" description="Back pressure enable for IP channels based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 31–0 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31:0" property="RW"/>
				<Register offset="0xC260"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP_FQ1_CFG" description="IP2_BP_FQ1_CFG is a back pressure enable register for IP channel 2 based on free descriptorqueues 32?39." value="0x00000000" startoffset="0xC264">
				<Member name="reserved" description="Reserved." range="31:8" property="ROW"/>
				<Member name="ip2_bp_fq1_cfg" description="Back pressure enable for IP channels based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 39–32 respectively.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="7:0" property="RW"/>
				<Register offset="0xC264"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_ENA" description="AHB_TEST_ENA is an AHB master test enable register." value="0x00000000" startoffset="0xC2B0">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ahb_test_ena" description="AHB master interface test enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xC2B0"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_TYPE" description="AHB_TEST_TYPE is an AHB master test command type register." value="0x00000000" startoffset="0xC2B4">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="ahb_test_cmd" description="AHB read or write command select.&lt;br&gt;1: write&lt;br&gt;0: read" range="16" property="RW"/>
				<Member name="ahb_test_vlen" description="Valid address length starting from the start address for the current operation." range="15:8" property="RW"/>
				<Member name="ahb_test_len" description="Count of bytes to be read or written." range="7:0" property="RW"/>
				<Register offset="0xC2B4"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_SADDR" description="AHB_TEST_SADDR is an AHB master test start address register." value="0xFFFFFFFF" startoffset="0xC2B8">
				<Member name="ahb_test_saddr" description="Reserved. Start address for an AHB master operation. The Hi3712 does not provide the reset value (NORST)." range="31:0" property="RW"/>
				<Register offset="0xC2B8"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_START" description="AHB_TEST_START is an AHB master test start register." value="0x00000000" startoffset="0xC2BC">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="ahb_test_start" description="Test command start enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;After a test command is executed, this bit is automatically cleared. This register can be written only when the bus test mode is selected." range="16" property="RO"/>
				<Member name="ahb_test_count" description="Count of cyclic tests of the current operation. After a test command is executed, this field is automatically cleared. This register can be written only when the bus test mode is selected." range="15:0" property="RO"/>
				<Register offset="0xC2BC"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_STATUS" description="AHB_TEST_STATUS is an AHB master test status register." value="0x00000000" startoffset="0xC2C0">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ahb_test_done" description="Current test completion indicator.&lt;br&gt;1: complete&lt;br&gt;0: not complete" range="0" property="RW"/>
				<Register offset="0xC2C0"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_INFO0" description="AHB_TEST_INFO0 is returned status information register 0 after the AHB master test isenabled." value="0x00000000" startoffset="0xC2C4">
				<Member name="ahb_test_info0" description="Returned status information register 0 after the AHB master test is enabled. The information includes raw command words and command execution status." range="31:0" property="RO"/>
				<Register offset="0xC2C4"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_INFO1" description="AHB_TEST_INFO1 is returned status information register 1 after the AHB master test isenabled." value="0x00000000" startoffset="0xC2C8">
				<Member name="ahb_test_info1" description="Returned status information register 1 after the AHB master test is enabled. This information includes the address corresponding to the current bus operation." range="31:0" property="RO"/>
				<Register offset="0xC2C8"/>
			</RegisterGroup>
			<RegisterGroup name="AHB_TEST_RESULT" description="AHB_TEST_RESULT is an AHB master test result read/write comparison register." value="0x00000000" startoffset="0xC2CC">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ahb_test_result" description="If a write operation and then a read operation are performed, the data returned after the read operation is compared with the written data.&lt;br&gt;1: The data returned after the read operation is inconsistent with the written data.&lt;br&gt;0: The data returned after the read operation is consistent with the written data." range="0" property="RW"/>
				<Register offset="0xC2CC"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP0_OQ_STA" description="IP0_BP0_OQ_STA is back pressure status register 0 for IP channel 0 based on outputdescriptor queues." value="0x00000000" startoffset="0xC300">
				<Member name="ip0_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 31–0 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RO"/>
				<Register offset="0xC300"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP1_OQ_STA" description="IP0_BP1_OQ_STA is back pressure status register 1 for IP channel 0 based on outputdescriptor queues." value="0x00000000" startoffset="0xC304">
				<Member name="ip0_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 63–32 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC304"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP2_OQ_STA" description="IP0_BP2_OQ_STA is back pressure status register 2 for IP channel 0 based on outputdescriptor queues." value="0x00000000" startoffset="0xC308">
				<Member name="ip0_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 95–64 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC308"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP3_OQ_STA" description="IP0_BP3_OQ_STA is back pressure status register 3 for IP channel 0 based on outputdescriptor queues." value="0x00000000" startoffset="0xC30C">
				<Member name="ip0_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 127–96 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC30C"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP0_OQ_STA" description="IP1_BP0_OQ_STA is back pressure status register 0 for IP channel 1 based on outputdescriptor queues." value="0x00000000" startoffset="0xC310">
				<Member name="ip1_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 31–0 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC310"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP1_OQ_STA" description="IP1_BP1_OQ_STA is back pressure status register 1 for IP channel 1 based on outputdescriptor queues." value="0x00000000" startoffset="0xC314">
				<Member name="ip1_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 63–32 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC314"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP2_OQ_STA" description="IP1_BP2_OQ_STA is back pressure status register 2 for IP channel 1 based on outputdescriptor queues." value="0x00000000" startoffset="0xC318">
				<Member name="ip1_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 95–64 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC318"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP3_OQ_STA" description="IP1_BP3_OQ_STA is back pressure status register 3 for IP channel 1 based on outputdescriptor queues." value="0x00000000" startoffset="0xC31C">
				<Member name="ip1_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 127–96 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC31C"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP0_OQ_STA" description="IP2_BP0_OQ_STA is back pressure status register 0 for IP channel 2 based on outputdescriptor queues." value="0x00000000" startoffset="0xC320">
				<Member name="ip2_bp0_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 31–0 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC320"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP1_OQ_STA" description="IP2_BP1_OQ_STA is back pressure status register 1 for IP channel 2 based on outputdescriptor queues." value="0x00000000" startoffset="0xC324">
				<Member name="ip2_bp1_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 63–32 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC324"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP2_OQ_STA" description="IP2_BP2_OQ_STA is back pressure status register 2 for IP channel 2 based on outputdescriptor queues." value="0x00000000" startoffset="0xC328">
				<Member name="ip2_bp2_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 95–64 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC328"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP3_OQ_STA" description="IP2_BP3_OQ_STA is back pressure status register 3 for IP channel 2 based on outputdescriptor queues." value="0x00000000" startoffset="0xC32C">
				<Member name="ip2_bp3_oq_sta" description="Back pressure status of the IP channel based on the almost overflow status of output descriptor queues. This field corresponds to output descriptor queues 127–96 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC32C"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP0_FQ_STA" description="IP0_BP0_FQ_STA is back pressure status register 0 for IP channel 0 based on free descriptorqueues." value="0x00000000" startoffset="0xC340">
				<Member name="ip0_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 31–0 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC340"/>
			</RegisterGroup>
			<RegisterGroup name="IP0_BP1_FQ_STA" description="IP0_BP1_FQ_STA is back pressure status register 1 for IP channel 0 based on free descriptorqueues." value="0x00000000" startoffset="0xC344">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip0_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 39–32 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC344"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP0_FQ_STA" description="IP1_BP0_FQ_STA is back pressure status register 0 for IP channel 1 based on free descriptorqueues." value="0x00000000" startoffset="0xC348">
				<Member name="ip1_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 31–0 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC348"/>
			</RegisterGroup>
			<RegisterGroup name="IP1_BP1_FQ_STA" description="IP1_BP1_FQ_STA is back pressure status register 1 for IP channel 1 based on free descriptorqueues." value="0x00000000" startoffset="0xC34C">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip1_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 39–32 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC34C"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP0_FQ_STA" description="IP2_BP0_FQ_STA is back pressure status register 0 for IP channel 2 based on free descriptorqueues." value="0x00000000" startoffset="0xC350">
				<Member name="ip2_bp0_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 31–0 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="31:0" property="RW"/>
				<Register offset="0xC350"/>
			</RegisterGroup>
			<RegisterGroup name="IP2_BP1_FQ_STA" description="IP2_BP1_FQ_STA is back pressure status register 1 for IP channel 2 based on free descriptorqueues." value="0x00000000" startoffset="0xC354">
				<Member name="reserved" description="Reserved." range="31:8" property="RW"/>
				<Member name="ip2_bp1_fq_sta" description="Back pressure status of the IP channel based on the almost overflow status of free descriptor queues. This field corresponds to free descriptor queues 39–32 respectively.&lt;br&gt;1: back pressure&lt;br&gt;0: no back pressure" range="7:0" property="RW"/>
				<Register offset="0xC354"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_DROP_FLAG0" description="D2B_DROP_FLAG0 is a DMX2BUF overflow drop flags 31?0 register." value="0x00000000" startoffset="0xC380">
				<Member name="d2b_drop_flag0" description="DMX2BUF overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC380"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_DROP_FLAG1" description="D2B_DROP_FLAG1 is a DMX2BUF overflow drop flags 63?32 register." value="0x00000000" startoffset="0xC384">
				<Member name="d2b_drop_flag1" description="DMX2BUF overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC384"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_DROP_FLAG2" description="D2B_DROP_FLAG2 is a DMX2BUF overflow drop flags 95?64 register." value="0x00000000" startoffset="0xC388">
				<Member name="d2b_drop_flag2" description="DMX2BUF overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC388"/>
			</RegisterGroup>
			<RegisterGroup name="D2B_DROP_FLAG3" description="D2B_DROP_FLAG3 is a DMX2BUF overflow drop flags 127?96 register." value="0x00000000" startoffset="0xC38C">
				<Member name="d2b_drop_flag3" description="DMX2BUF overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC38C"/>
			</RegisterGroup>
			<RegisterGroup name="B2M_DROP_FLAG0" description="B2M_DROP_FLAG0 is a BUF2MAIN overflow drop flags 31?0 register." value="0x00000000" startoffset="0xC390">
				<Member name="b2m_drop_flag0" description="BUF2MAIN overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC390"/>
			</RegisterGroup>
			<RegisterGroup name="B2M_DROP_FLAG1" description="B2M_DROP_FLAG1 is a BUF2MAIN overflow drop flags 63?32 register." value="0x00000000" startoffset="0xC394">
				<Member name="b2m_drop_flag1" description="BUF2MAIN overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC394"/>
			</RegisterGroup>
			<RegisterGroup name="B2M_DROP_FLAG2" description="B2M_DROP_FLAG2 is a BUF2MAIN overflow drop flags 95?64 register." value="0x00000000" startoffset="0xC398">
				<Member name="b2m_drop_flag2" description="BUF2MAIN overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC398"/>
			</RegisterGroup>
			<RegisterGroup name="B2M_DROP_FLAG3" description="B2M_DROP_FLAG3 is a BUF2MAIN overflow drop flags 127?96 register." value="0x00000000" startoffset="0xC39C">
				<Member name="b2m_drop_flag3" description="BUF2MAIN overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC39C"/>
			</RegisterGroup>
			<RegisterGroup name="REC_DROP_FLAG0" description="REC_DROP_FLAG0 is a recording channel overflow drop flags 31?0 register." value="0x00000000" startoffset="0xC3A0">
				<Member name="rec_drop_flag0" description="Recording channel overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC3A0"/>
			</RegisterGroup>
			<RegisterGroup name="REC_DROP_FLAG1" description="REC_DROP_FLAG1 is a recording channel overflow drop flags 63?32 register." value="0x00000000" startoffset="0xC3A4">
				<Member name="rec_drop_flag1" description="Recording channel overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC3A4"/>
			</RegisterGroup>
			<RegisterGroup name="REC_DROP_FLAG2" description="REC_DROP_FLAG2 is a recording channel overflow drop flags 95?64 register." value="0x00000000" startoffset="0xC3A8">
				<Member name="rec_drop_flag2" description="Recording channel overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC3A8"/>
			</RegisterGroup>
			<RegisterGroup name="REC_DROP_FLAG3" description="REC_DROP_FLAG3 is a recording channel overflow drop flags 127?96 register." value="0x00000000" startoffset="0xC3AC">
				<Member name="rec_drop_flag3" description="Recording channel overflow drop flag." range="31:0" property="RO"/>
				<Register offset="0xC3AC"/>
			</RegisterGroup>
			<RegisterGroup name="B2M_DBG_STATUS0" description="B2M_DBG_STATUS0 is BUF2MAIN internal processing status register 0." value="0x00000000" startoffset="0xC3B0">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="curr_oq_val" description="Valid space data in the output descriptor queue of the current channel." range="29:20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:18" property="RO"/>
				<Member name="curr_st" description="Current main control state machine." range="17:12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" property="RO"/>
				<Member name="pre_curr_st" description="Class control state machine for the current preprocessed data." range="10:8" property="RO"/>
				<Member name="cyc_curr_st" description="Current channel control state machine." range="7:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:2" property="RO"/>
				<Member name="proc_data_type" description="Type of the data being processed.&lt;br&gt;00: section data&lt;br&gt;01: PES data&lt;br&gt;10: TS data (including the AF, TS, and index)&lt;br&gt;11: AV PES data" range="1:0" property="RO"/>
				<Register offset="0xC3B0"/>
			</RegisterGroup>
			<RegisterGroup name="B2M_DBG_STATUS1" description="B2M_DBG_STATUS1 is BUF2MAIN internal processing status register 1." value="0x00000000" startoffset="0xC3B4">
				<Member name="curr_buf_res" description="Available space size of the current linked-list buffer." range="31:16" property="RO"/>
				<Member name="curr_fq_val" description="Valid space data in the free descriptor queue of the current channel." range="15:0" property="RO"/>
				<Register offset="0xC3B4"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_OVFL_SET_0" description="OQ_OVFL_SET_0 is an output descriptor queue forcible overflow enable register for linked-list channels (corresponding to queues 31–0)." value="0x00000000" startoffset="0xC400">
				<Member name="____oq_ovfl_set_0" description="Forcible overflow enable for linked-list channel output descriptor queues.&lt;br&gt;1: forcible overflow&lt;br&gt;0: no operation" range="31:0" property="RW"/>
				<Register offset="0xC400"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_OVFL_SET_1" description="OQ_OVFL_SET_1 is an output descriptor queue forcible overflow enable register for linked-list channels (corresponding to queues 63–32)." value="0x00000000" startoffset="0xC404">
				<Member name="oq_ovfl_set_1" description="Forcible overflow enable for linked-list channel output descriptor queues.&lt;br&gt;1: forcible overflow&lt;br&gt;0: no operation" range="31:0" property="RW"/>
				<Register offset="0xC404"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_OVFL_SET_2" description="OQ_OVFL_SET_2 is an output descriptor queue forcible overflow enable register for linked-list channels (corresponding to queues 95–64)." value="0x00000000" startoffset="0xC408">
				<Member name="oq_ovfl_set_2" description="Forcible overflow enable for linked-list channel output descriptor queues.&lt;br&gt;1: forcible overflow&lt;br&gt;0: no operation" range="31:0" property="RW"/>
				<Register offset="0xC408"/>
			</RegisterGroup>
			<RegisterGroup name="OQ_OVFL_SET_3" description="OQ_OVFL_SET_3 is an output descriptor queue forcible overflow enable register for linked-list channels (corresponding to queues 127–96)." value="0x00000000" startoffset="0xC40C">
				<Member name="oq_ovfl_set_3" description="Forcible overflow enable for linked-list channel output descriptor queues.&lt;br&gt;1: forcible overflow&lt;br&gt;0: no operation" range="31:0" property="RW"/>
				<Register offset="0xC40C"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DESC_SADDR" description="IPx_DESC_SADDR is a descriptor queue start address register for IP channel 0." value="0xFFFFFFFF" startoffset="0xC800+0x100*t">
				<Member name="ipx_desc_saddr" description="Start address for the descriptor queue in the IP channel." range="31:0" property="RW"/>
				<Register offset="0xc800"/>
				<Register offset="0xc900"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DESC_SIZE" description="IPx_DESC_SIZE is a descriptor queue size register for IP channel 0." value="0x00000000" startoffset="0xC804+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ipx_desc_size" description="Size of the descriptor queue in the IP channel." range="15:0" property="RW"/>
				<Register offset="0xc804"/>
				<Register offset="0xc904"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DESC_PTR" description="IPx_DESC_PTR is a descriptor queue read/write address register for IP channel 0." value="0x00000000" startoffset="0xC808+0x100*t">
				<Member name="ipx_desc_wptr" description="Write address for the descriptor queue in the IP channel." range="31:16" property="RO"/>
				<Member name="ipx_desc_rptr" description="Read address for the descriptor queue in the IP channel." range="15:0" property="RO"/>
				<Register offset="0xc808"/>
				<Register offset="0xc908"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_VLDDESC_CNT" description="IPx_VLDDESC_CNT is a descriptor queue valid descriptor count register for IP channel 0." value="0x00000000" startoffset="0xC80C+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ipx_vld_cnt" description="Count of valid descriptors in the descriptor queue in the IP channel." range="15:0" property="RO"/>
				<Register offset="0xc80c"/>
				<Register offset="0xc90c"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DESC_ADD" description="IPx_DESC_ADD is a descriptor add register for IP channel 0." value="0x00000000" startoffset="0xC810+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ipx_desc_add" description="Count of descriptors added to the descriptor queue in the IP channel." range="15:0" property="RW"/>
				<Register offset="0xc810"/>
				<Register offset="0xc910"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DESC_TH_CFG" description="IPx_DESC_TH_CFG is a descriptor queue almost empty threshold register for IP channel 0." value="0x00000000" startoffset="0xC814+0x100*t">
				<Member name="reserved" description="Reserved." range="31:16" property="RO"/>
				<Member name="ipx_alemp_th" description="Almost empty threshold of the descriptor queue in the IP channel." range="15:0" property="RW"/>
				<Register offset="0xc814"/>
				<Register offset="0xc914"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_INT_CNT_CFG" description="IPx_INT_CNT_CFG is a descriptor queue multiple descriptor interrupt thresholdconfiguration register for IP channel 0." value="0x00000001" startoffset="0xC818+0x100*t">
				<Member name="reserved" description="Reserved." range="31:4" property="RO"/>
				<Member name="ipx_int_cfg" description="Threshold for reporting multiple descriptors of the descriptor queue in the IP channel." range="3:0" property="RW"/>
				<Register offset="0xc818"/>
				<Register offset="0xc918"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_SYNC_TH_CFG" description="IPx_SYNC_TH_CFG is a sync detection configuration register for IP channel 0." value="0x00000037" startoffset="0xC820+0x100*t">
				<Member name="reserved" description="Reserved." range="31:10" property="RO"/>
				<Member name="ipx_sync_type" description="Sync detection type of the IP channel.&lt;br&gt;0: nosync188. The packet length specified in 0xC8C0 bit[7:0] is synchronously detected.&lt;br&gt;1: nosync204. The packet length specified in 0xC8C0 bit[15:8] is synchronously detected.&lt;br&gt;2: nosync188_204. The packet lengths specified in 0xC8C0 bit[15:8] and 0xC8C0 bit[7:0] are synchronously detected.&lt;br&gt;3: unknown. A packet length range is synchronously detected based on the settings of 0xC8C0 bit[31:16]." range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="ipx_loss_th" description="Sync loss detection threshold of the IP channel." range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="ipx_sync_th" description="Sync detection threshold of the IP channel." range="2:0" property="RW"/>
				<Register offset="0xc820"/>
				<Register offset="0xc920"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_RE_SYNC_EN" description="IPx_RE_SYNC_EN is a resync detection enable register for IP channel 0." value="0x00000000" startoffset="0xC824+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ip0_resync_en" description="Resync detection enable for IP channels." range="0" property="RW"/>
				<Register offset="0xc824"/>
				<Register offset="0xc924"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_RE_SYNC_REQ" description="IPx_RE_SYNC_REQ is a resync detection request register for IP channel 0." value="0x00000000" startoffset="0xC828+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ipx_resync_req" description="Resync detection request for IP channels." range="0" property="RW"/>
				<Register offset="0xc828"/>
				<Register offset="0xc928"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_TS_RATE_CFG" description="IPx_TS_RATE_CFG is a TS output rate configuration register for IP channel 0." value="0x0000001F" startoffset="0xC830+0x100*t">
				<Member name="reserved" description="Reserved." range="31:8" property="RO"/>
				<Member name="ipx_rate_cfg" description="TS output rate of the IP channel. That is, one byte is output every other n clock cycles. The value of n ranges from 3 to 255." range="7:0" property="RW"/>
				<Register offset="0xc830"/>
				<Register offset="0xc930"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_TS_OUT_STOP" description="IPx_TS_OUT_STOP is a TS output pause configuration register for IP channel 0." value="0x00000001" startoffset="0xC834+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ipx_stop_en" description="TS output pause configuration for IP channels." range="0" property="RW"/>
				<Register offset="0xc834"/>
				<Register offset="0xc934"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_CLRCHN_REQ" description="IPx_CLRCHN_REQ is a channel clear request register for IP channel 0." value="0x00000000" startoffset="0xC840+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ipx_clrchn_req" description="Channel clear request of the IP channel. After the request is responded, the bit is automatically cleared." range="0" property="RW"/>
				<Register offset="0xc840"/>
				<Register offset="0xc940"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_IRAW_INT" description="IPx_IRAW_INT is a raw interrupt register for IP channel 0." value="0x00000104" startoffset="0xC880+0x100*t">
				<Member name="reserved" description="Reserved." range="31:6" property="RO"/>
				<Member name="ipx_iraw_desc_out" description="Raw descriptor dequeue interrupt of the IP channel. Writing 1 clears this field. This rule applies to the following fields.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="5" property="RWC"/>
				<Member name="ipx_iraw_desc_empty" description="Raw empty descriptor queue interrupt of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="4" property="RWC"/>
				<Member name="ipx_iraw_desc_alemp" description="Raw almost empty description queue interrupt of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3" property="RWC"/>
				<Member name="ipx_iraw_clr_done" description="Raw channel clear completion interrupt of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="2" property="RWC"/>
				<Member name="ipx_iraw_sync_on" description="Raw sync interrupt of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RWC"/>
				<Member name="ipx_iraw_syn_loss" description="Raw sync loss interrupt of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RWC"/>
				<Register offset="0xc880"/>
				<Register offset="0xc980"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_IENA_INT" description="IPx_IENA_INT is an interrupt enable register for IP channel 0." value="0x00000000" startoffset="0xC884+0x100*t">
				<Member name="reserved" description="Reserved." range="31:9" property="RW"/>
				<Member name="ipx_iena_all" description="All interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="ipx_iena_desc_out" description="Descriptor dequeue interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="5" property="RW"/>
				<Member name="ipx_iena_desc_empty" description="Empty descriptor queue interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="4" property="RW"/>
				<Member name="ipx_iena_desc_alemp" description="Almost empty descriptor queue interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="ipx_iena_clr_done" description="Channel clear completion interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" property="RW"/>
				<Member name="ipx_iena_sync_on" description="Sync interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ipx_iena_syn_loss" description="Sync loss interrupt enable for IP channels.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" property="RW"/>
				<Register offset="0xc884"/>
				<Register offset="0xc984"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_IINT_INT" description="IPx_IINT_INT is an interrupt status register for IP channel 0." value="0x00000000" startoffset="0xC888+0x100*t">
				<Member name="reserved" description="Reserved." range="31:9" property="RO"/>
				<Member name="ipx_iint_all" description="All interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="ipx_iint_desc_out" description="Descriptor dequeue interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="5" property="RO"/>
				<Member name="ipx_iint_desc_empty" description="Empty descriptor queue interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="4" property="RO"/>
				<Member name="ipx_iint_desc_alemp" description="Almost empty descriptor queue interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3" property="RO"/>
				<Member name="ipx_iint_clr_done" description="Channel clear completion interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="2" property="RO"/>
				<Member name="ipx_iint_sync_on" description="Sync interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" property="RO"/>
				<Member name="ipx_iint_syn_loss" description="Sync loss interrupt status of the IP channel.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" property="RO"/>
				<Register offset="0xc888"/>
				<Register offset="0xc988"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_CNT_EN" description="IPx_DBG_CNT_EN is a debugging counter enable register for IP channel 0." value="0x00000000" startoffset="0xC890+0x100*t">
				<Member name="reserved" description="Reserved." range="31:1" property="RO"/>
				<Member name="ipx_dbg_cnt_en" description="Debugging counter enable for IP channels." range="0" property="RW"/>
				<Register offset="0xc890"/>
				<Register offset="0xc990"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_OUT0" description="IPx_DBG_OUT0 is debugging counter 0 for IP channel 0." value="0x00000000" startoffset="0xC894+0x100*t">
				<Member name="ipx_dbg_cnt0" description="Output byte count of the IP channel." range="31:0" property="RO"/>
				<Register offset="0xc894"/>
				<Register offset="0xc994"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_OUT1" description="IPx_DBG_OUT1 is debugging counter 1 for IP channel 0." value="0x00000000" startoffset="0xC898+0x100*t">
				<Member name="ipx_dbg_cnt1" description="Output packet count of the IP channel." range="31:0" property="RO"/>
				<Register offset="0xc898"/>
				<Register offset="0xc998"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_OUT2" description="IPx_DBG_OUT2 is a debugging register for IP channel 0." value="0x00000540" startoffset="0xC89C+0x100*t">
				<Member name="ipx_dbg_cnt2" description="IP channel debugging register." range="31:0" property="RO"/>
				<Register offset="0xc89c"/>
				<Register offset="0xc99c"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_SYNC0" description="IPx_DBG_SYNC0 is sync detection debugging register 0 for IP channel 0." value="0x00000000" startoffset="0xC8A0+0x100*t">
				<Member name="ipx_dbg_sync0" description="Sync detection debugging register 0 for IP channels." range="31:0" property="RO"/>
				<Register offset="0xc8a0"/>
				<Register offset="0xc9a0"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_SYNC1" description="IPx_DBG_SYNC1 is sync detection debugging register 1 for IP channel 0." value="0x00BC0001" startoffset="0xC8A4+0x100*t">
				<Member name="ipx_dbg_sync1" description="Sync detection debugging register 1 for IP channels." range="31:0" property="RO"/>
				<Register offset="0xc8a4"/>
				<Register offset="0xc9a4"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_SYNC2" description="IPx_DBG_SYNC2 is sync detection debugging register 2 for IP channel 0." value="0xFFFFFFFF" startoffset="0xC8A8+0x100*t">
				<Member name="ipx_dbg_sync2" description="Sync detection debugging register 2 for IP channels." range="31:0" property="RO"/>
				<Register offset="0xc8a8"/>
				<Register offset="0xc9a8"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_SYNC3" description="IPx_DBG_SYNC3 is sync detection debugging register 3 for IP channel 0." value="0x00000000" startoffset="0xC8AC+0x100*t">
				<Member name="ipx_dbg_sync3" description="Sync detection debugging register 3 for IP channels." range="31:0" property="RO"/>
				<Register offset="0xc8ac"/>
				<Register offset="0xc9ac"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_DBG_LOSS" description="IPx_DBG_LOSS is a sync loss detection debugging register for IP channel 0." value="0x00000500" startoffset="0xC8B0+0x100*t">
				<Member name="ipx_dbg_loss" description="Sync loss detection debugging register for IP channels." range="31:0" property="RO"/>
				<Register offset="0xc8b0"/>
				<Register offset="0xc9b0"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_SEND_DBG" description="IPx_SEND_DBG is a Transmission debugging register for IP channel 0." value="0x00000000" startoffset="0xC8B4+0x100*t">
				<Member name="ipx_send_debug" description="Transmission debugging register for IP channels." range="31:2" property="RW"/>
				<Member name="ipx_send_ena" description="Single TS packet transmission enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" property="RW"/>
				<Member name="ipx_send_pulse" description="Pulse for transmitting a single TS packet. After the value 1 is written to this bit, this bit is cleared immediately to generate a pulse to transmit a single TS packet." range="0" property="RW"/>
				<Register offset="0xc8b4"/>
				<Register offset="0xc9b4"/>
			</RegisterGroup>
			<RegisterGroup name="IPX_SYNC_LEN" description="IPx_SYNC_LEN is a sync length configuration register for IP channel 0." value="0x001FCCBC" startoffset="0xC8C0+0x100*t">
				<Member name="ipx_sync_rsv" description="Reserved." range="31:16" property="RW"/>
				<Member name="ipx_nosync_204_len" description="Packet length configuration 1. The default packet length is 204 bytes, and the configured packet length must be greater than or equal to 188 bytes." range="15:8" property="RW"/>
				<Member name="ipx_nosync_188_len" description="Packet length configuration 2. The default packet length is 188 bytes, and the configured packet length must be greater than or equal to 188 bytes." range="7:0" property="RW"/>
				<Register offset="0xc8c0"/>
				<Register offset="0xc9c0"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD0" description="ADDR_FQ_WORD0 is an address register for word0 of free descriptor queues." value="0x00000000" startoffset="0xD000+0x10*p">
				<Member name="addr_fq_word0" description="Address corresponding to word0 of free descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xd000"/>
				<Register offset="0xd010"/>
				<Register offset="0xd020"/>
				<Register offset="0xd030"/>
				<Register offset="0xd040"/>
				<Register offset="0xd050"/>
				<Register offset="0xd060"/>
				<Register offset="0xd070"/>
				<Register offset="0xd080"/>
				<Register offset="0xd090"/>
				<Register offset="0xd0a0"/>
				<Register offset="0xd0b0"/>
				<Register offset="0xd0c0"/>
				<Register offset="0xd0d0"/>
				<Register offset="0xd0e0"/>
				<Register offset="0xd0f0"/>
				<Register offset="0xd100"/>
				<Register offset="0xd110"/>
				<Register offset="0xd120"/>
				<Register offset="0xd130"/>
				<Register offset="0xd140"/>
				<Register offset="0xd150"/>
				<Register offset="0xd160"/>
				<Register offset="0xd170"/>
				<Register offset="0xd180"/>
				<Register offset="0xd190"/>
				<Register offset="0xd1a0"/>
				<Register offset="0xd1b0"/>
				<Register offset="0xd1c0"/>
				<Register offset="0xd1d0"/>
				<Register offset="0xd1e0"/>
				<Register offset="0xd1f0"/>
				<Register offset="0xd200"/>
				<Register offset="0xd210"/>
				<Register offset="0xd220"/>
				<Register offset="0xd230"/>
				<Register offset="0xd240"/>
				<Register offset="0xd250"/>
				<Register offset="0xd260"/>
				<Register offset="0xd270"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD1" description="ADDR_FQ_WORD1 is an address register for word1 of free descriptor queues." value="0x00000000" startoffset="0xD004+0x10*p">
				<Member name="addr_fq_word1" description="Address corresponding to word1 of free descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xd004"/>
				<Register offset="0xd014"/>
				<Register offset="0xd024"/>
				<Register offset="0xd034"/>
				<Register offset="0xd044"/>
				<Register offset="0xd054"/>
				<Register offset="0xd064"/>
				<Register offset="0xd074"/>
				<Register offset="0xd084"/>
				<Register offset="0xd094"/>
				<Register offset="0xd0a4"/>
				<Register offset="0xd0b4"/>
				<Register offset="0xd0c4"/>
				<Register offset="0xd0d4"/>
				<Register offset="0xd0e4"/>
				<Register offset="0xd0f4"/>
				<Register offset="0xd104"/>
				<Register offset="0xd114"/>
				<Register offset="0xd124"/>
				<Register offset="0xd134"/>
				<Register offset="0xd144"/>
				<Register offset="0xd154"/>
				<Register offset="0xd164"/>
				<Register offset="0xd174"/>
				<Register offset="0xd184"/>
				<Register offset="0xd194"/>
				<Register offset="0xd1a4"/>
				<Register offset="0xd1b4"/>
				<Register offset="0xd1c4"/>
				<Register offset="0xd1d4"/>
				<Register offset="0xd1e4"/>
				<Register offset="0xd1f4"/>
				<Register offset="0xd204"/>
				<Register offset="0xd214"/>
				<Register offset="0xd224"/>
				<Register offset="0xd234"/>
				<Register offset="0xd244"/>
				<Register offset="0xd254"/>
				<Register offset="0xd264"/>
				<Register offset="0xd274"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD2" description="ADDR_FQ_WORD2 is an address register for word2 of free descriptor queues." value="0x00000000" startoffset="0xD008+0x10*p">
				<Member name="addr_fq_word2" description="Address corresponding to word2 of free descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xd008"/>
				<Register offset="0xd018"/>
				<Register offset="0xd028"/>
				<Register offset="0xd038"/>
				<Register offset="0xd048"/>
				<Register offset="0xd058"/>
				<Register offset="0xd068"/>
				<Register offset="0xd078"/>
				<Register offset="0xd088"/>
				<Register offset="0xd098"/>
				<Register offset="0xd0a8"/>
				<Register offset="0xd0b8"/>
				<Register offset="0xd0c8"/>
				<Register offset="0xd0d8"/>
				<Register offset="0xd0e8"/>
				<Register offset="0xd0f8"/>
				<Register offset="0xd108"/>
				<Register offset="0xd118"/>
				<Register offset="0xd128"/>
				<Register offset="0xd138"/>
				<Register offset="0xd148"/>
				<Register offset="0xd158"/>
				<Register offset="0xd168"/>
				<Register offset="0xd178"/>
				<Register offset="0xd188"/>
				<Register offset="0xd198"/>
				<Register offset="0xd1a8"/>
				<Register offset="0xd1b8"/>
				<Register offset="0xd1c8"/>
				<Register offset="0xd1d8"/>
				<Register offset="0xd1e8"/>
				<Register offset="0xd1f8"/>
				<Register offset="0xd208"/>
				<Register offset="0xd218"/>
				<Register offset="0xd228"/>
				<Register offset="0xd238"/>
				<Register offset="0xd248"/>
				<Register offset="0xd258"/>
				<Register offset="0xd268"/>
				<Register offset="0xd278"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_FQ_WORD3" description="ADDR_FQ_WORD3 is an address register for word3 of free descriptor queues." value="0x00000000" startoffset="0xD00C+0x10*p">
				<Member name="addr_fq_word3" description="Address corresponding to word3 of free descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xd00c"/>
				<Register offset="0xd01c"/>
				<Register offset="0xd02c"/>
				<Register offset="0xd03c"/>
				<Register offset="0xd04c"/>
				<Register offset="0xd05c"/>
				<Register offset="0xd06c"/>
				<Register offset="0xd07c"/>
				<Register offset="0xd08c"/>
				<Register offset="0xd09c"/>
				<Register offset="0xd0ac"/>
				<Register offset="0xd0bc"/>
				<Register offset="0xd0cc"/>
				<Register offset="0xd0dc"/>
				<Register offset="0xd0ec"/>
				<Register offset="0xd0fc"/>
				<Register offset="0xd10c"/>
				<Register offset="0xd11c"/>
				<Register offset="0xd12c"/>
				<Register offset="0xd13c"/>
				<Register offset="0xd14c"/>
				<Register offset="0xd15c"/>
				<Register offset="0xd16c"/>
				<Register offset="0xd17c"/>
				<Register offset="0xd18c"/>
				<Register offset="0xd19c"/>
				<Register offset="0xd1ac"/>
				<Register offset="0xd1bc"/>
				<Register offset="0xd1cc"/>
				<Register offset="0xd1dc"/>
				<Register offset="0xd1ec"/>
				<Register offset="0xd1fc"/>
				<Register offset="0xd20c"/>
				<Register offset="0xd21c"/>
				<Register offset="0xd22c"/>
				<Register offset="0xd23c"/>
				<Register offset="0xd24c"/>
				<Register offset="0xd25c"/>
				<Register offset="0xd26c"/>
				<Register offset="0xd27c"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_CNT_BUF" description="ADDR_CNT_BUF is a buffer byte count statistics register." value="0x00000000" startoffset="0xD800" endoffset="0xD9FC">
				<Member name="sta_buf_cnt" description="128 counters for counting buffer bytes." range="31:0" property="RW"/>
				<Register offset="0xd800"/>
				<Register offset="0xd804"/>
				<Register offset="0xd808"/>
				<Register offset="0xd80c"/>
				<Register offset="0xd810"/>
				<Register offset="0xd814"/>
				<Register offset="0xd818"/>
				<Register offset="0xd81c"/>
				<Register offset="0xd820"/>
				<Register offset="0xd824"/>
				<Register offset="0xd828"/>
				<Register offset="0xd82c"/>
				<Register offset="0xd830"/>
				<Register offset="0xd834"/>
				<Register offset="0xd838"/>
				<Register offset="0xd83c"/>
				<Register offset="0xd840"/>
				<Register offset="0xd844"/>
				<Register offset="0xd848"/>
				<Register offset="0xd84c"/>
				<Register offset="0xd850"/>
				<Register offset="0xd854"/>
				<Register offset="0xd858"/>
				<Register offset="0xd85c"/>
				<Register offset="0xd860"/>
				<Register offset="0xd864"/>
				<Register offset="0xd868"/>
				<Register offset="0xd86c"/>
				<Register offset="0xd870"/>
				<Register offset="0xd874"/>
				<Register offset="0xd878"/>
				<Register offset="0xd87c"/>
				<Register offset="0xd880"/>
				<Register offset="0xd884"/>
				<Register offset="0xd888"/>
				<Register offset="0xd88c"/>
				<Register offset="0xd890"/>
				<Register offset="0xd894"/>
				<Register offset="0xd898"/>
				<Register offset="0xd89c"/>
				<Register offset="0xd8a0"/>
				<Register offset="0xd8a4"/>
				<Register offset="0xd8a8"/>
				<Register offset="0xd8ac"/>
				<Register offset="0xd8b0"/>
				<Register offset="0xd8b4"/>
				<Register offset="0xd8b8"/>
				<Register offset="0xd8bc"/>
				<Register offset="0xd8c0"/>
				<Register offset="0xd8c4"/>
				<Register offset="0xd8c8"/>
				<Register offset="0xd8cc"/>
				<Register offset="0xd8d0"/>
				<Register offset="0xd8d4"/>
				<Register offset="0xd8d8"/>
				<Register offset="0xd8dc"/>
				<Register offset="0xd8e0"/>
				<Register offset="0xd8e4"/>
				<Register offset="0xd8e8"/>
				<Register offset="0xd8ec"/>
				<Register offset="0xd8f0"/>
				<Register offset="0xd8f4"/>
				<Register offset="0xd8f8"/>
				<Register offset="0xd8fc"/>
				<Register offset="0xd900"/>
				<Register offset="0xd904"/>
				<Register offset="0xd908"/>
				<Register offset="0xd90c"/>
				<Register offset="0xd910"/>
				<Register offset="0xd914"/>
				<Register offset="0xd918"/>
				<Register offset="0xd91c"/>
				<Register offset="0xd920"/>
				<Register offset="0xd924"/>
				<Register offset="0xd928"/>
				<Register offset="0xd92c"/>
				<Register offset="0xd930"/>
				<Register offset="0xd934"/>
				<Register offset="0xd938"/>
				<Register offset="0xd93c"/>
				<Register offset="0xd940"/>
				<Register offset="0xd944"/>
				<Register offset="0xd948"/>
				<Register offset="0xd94c"/>
				<Register offset="0xd950"/>
				<Register offset="0xd954"/>
				<Register offset="0xd958"/>
				<Register offset="0xd95c"/>
				<Register offset="0xd960"/>
				<Register offset="0xd964"/>
				<Register offset="0xd968"/>
				<Register offset="0xd96c"/>
				<Register offset="0xd970"/>
				<Register offset="0xd974"/>
				<Register offset="0xd978"/>
				<Register offset="0xd97c"/>
				<Register offset="0xd980"/>
				<Register offset="0xd984"/>
				<Register offset="0xd988"/>
				<Register offset="0xd98c"/>
				<Register offset="0xd990"/>
				<Register offset="0xd994"/>
				<Register offset="0xd998"/>
				<Register offset="0xd99c"/>
				<Register offset="0xd9a0"/>
				<Register offset="0xd9a4"/>
				<Register offset="0xd9a8"/>
				<Register offset="0xd9ac"/>
				<Register offset="0xd9b0"/>
				<Register offset="0xd9b4"/>
				<Register offset="0xd9b8"/>
				<Register offset="0xd9bc"/>
				<Register offset="0xd9c0"/>
				<Register offset="0xd9c4"/>
				<Register offset="0xd9c8"/>
				<Register offset="0xd9cc"/>
				<Register offset="0xd9d0"/>
				<Register offset="0xd9d4"/>
				<Register offset="0xd9d8"/>
				<Register offset="0xd9dc"/>
				<Register offset="0xd9e0"/>
				<Register offset="0xd9e4"/>
				<Register offset="0xd9e8"/>
				<Register offset="0xd9ec"/>
				<Register offset="0xd9f0"/>
				<Register offset="0xd9f4"/>
				<Register offset="0xd9f8"/>
				<Register offset="0xd9fc"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_CNT_CH" description="ADDR_CNT_CH is a PID packet count statistics register." value="0x00000000" startoffset="0xDA00" endoffset="0xDB7C">
				<Member name="sta_pid_cnt" description="96 counters for counting PID packets." range="31:0" property="RW"/>
				<Register offset="0xda00"/>
				<Register offset="0xda04"/>
				<Register offset="0xda08"/>
				<Register offset="0xda0c"/>
				<Register offset="0xda10"/>
				<Register offset="0xda14"/>
				<Register offset="0xda18"/>
				<Register offset="0xda1c"/>
				<Register offset="0xda20"/>
				<Register offset="0xda24"/>
				<Register offset="0xda28"/>
				<Register offset="0xda2c"/>
				<Register offset="0xda30"/>
				<Register offset="0xda34"/>
				<Register offset="0xda38"/>
				<Register offset="0xda3c"/>
				<Register offset="0xda40"/>
				<Register offset="0xda44"/>
				<Register offset="0xda48"/>
				<Register offset="0xda4c"/>
				<Register offset="0xda50"/>
				<Register offset="0xda54"/>
				<Register offset="0xda58"/>
				<Register offset="0xda5c"/>
				<Register offset="0xda60"/>
				<Register offset="0xda64"/>
				<Register offset="0xda68"/>
				<Register offset="0xda6c"/>
				<Register offset="0xda70"/>
				<Register offset="0xda74"/>
				<Register offset="0xda78"/>
				<Register offset="0xda7c"/>
				<Register offset="0xda80"/>
				<Register offset="0xda84"/>
				<Register offset="0xda88"/>
				<Register offset="0xda8c"/>
				<Register offset="0xda90"/>
				<Register offset="0xda94"/>
				<Register offset="0xda98"/>
				<Register offset="0xda9c"/>
				<Register offset="0xdaa0"/>
				<Register offset="0xdaa4"/>
				<Register offset="0xdaa8"/>
				<Register offset="0xdaac"/>
				<Register offset="0xdab0"/>
				<Register offset="0xdab4"/>
				<Register offset="0xdab8"/>
				<Register offset="0xdabc"/>
				<Register offset="0xdac0"/>
				<Register offset="0xdac4"/>
				<Register offset="0xdac8"/>
				<Register offset="0xdacc"/>
				<Register offset="0xdad0"/>
				<Register offset="0xdad4"/>
				<Register offset="0xdad8"/>
				<Register offset="0xdadc"/>
				<Register offset="0xdae0"/>
				<Register offset="0xdae4"/>
				<Register offset="0xdae8"/>
				<Register offset="0xdaec"/>
				<Register offset="0xdaf0"/>
				<Register offset="0xdaf4"/>
				<Register offset="0xdaf8"/>
				<Register offset="0xdafc"/>
				<Register offset="0xdb00"/>
				<Register offset="0xdb04"/>
				<Register offset="0xdb08"/>
				<Register offset="0xdb0c"/>
				<Register offset="0xdb10"/>
				<Register offset="0xdb14"/>
				<Register offset="0xdb18"/>
				<Register offset="0xdb1c"/>
				<Register offset="0xdb20"/>
				<Register offset="0xdb24"/>
				<Register offset="0xdb28"/>
				<Register offset="0xdb2c"/>
				<Register offset="0xdb30"/>
				<Register offset="0xdb34"/>
				<Register offset="0xdb38"/>
				<Register offset="0xdb3c"/>
				<Register offset="0xdb40"/>
				<Register offset="0xdb44"/>
				<Register offset="0xdb48"/>
				<Register offset="0xdb4c"/>
				<Register offset="0xdb50"/>
				<Register offset="0xdb54"/>
				<Register offset="0xdb58"/>
				<Register offset="0xdb5c"/>
				<Register offset="0xdb60"/>
				<Register offset="0xdb64"/>
				<Register offset="0xdb68"/>
				<Register offset="0xdb6c"/>
				<Register offset="0xdb70"/>
				<Register offset="0xdb74"/>
				<Register offset="0xdb78"/>
				<Register offset="0xdb7c"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD0" description="ADDR_OQ_WORD0 is an address register for word0 of output descriptor queues." value="0x00000000" startoffset="0xE000+0x10*q">
				<Member name="addr_oq_word0" description="Address corresponding to word0 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe000"/>
				<Register offset="0xe010"/>
				<Register offset="0xe020"/>
				<Register offset="0xe030"/>
				<Register offset="0xe040"/>
				<Register offset="0xe050"/>
				<Register offset="0xe060"/>
				<Register offset="0xe070"/>
				<Register offset="0xe080"/>
				<Register offset="0xe090"/>
				<Register offset="0xe0a0"/>
				<Register offset="0xe0b0"/>
				<Register offset="0xe0c0"/>
				<Register offset="0xe0d0"/>
				<Register offset="0xe0e0"/>
				<Register offset="0xe0f0"/>
				<Register offset="0xe100"/>
				<Register offset="0xe110"/>
				<Register offset="0xe120"/>
				<Register offset="0xe130"/>
				<Register offset="0xe140"/>
				<Register offset="0xe150"/>
				<Register offset="0xe160"/>
				<Register offset="0xe170"/>
				<Register offset="0xe180"/>
				<Register offset="0xe190"/>
				<Register offset="0xe1a0"/>
				<Register offset="0xe1b0"/>
				<Register offset="0xe1c0"/>
				<Register offset="0xe1d0"/>
				<Register offset="0xe1e0"/>
				<Register offset="0xe1f0"/>
				<Register offset="0xe200"/>
				<Register offset="0xe210"/>
				<Register offset="0xe220"/>
				<Register offset="0xe230"/>
				<Register offset="0xe240"/>
				<Register offset="0xe250"/>
				<Register offset="0xe260"/>
				<Register offset="0xe270"/>
				<Register offset="0xe280"/>
				<Register offset="0xe290"/>
				<Register offset="0xe2a0"/>
				<Register offset="0xe2b0"/>
				<Register offset="0xe2c0"/>
				<Register offset="0xe2d0"/>
				<Register offset="0xe2e0"/>
				<Register offset="0xe2f0"/>
				<Register offset="0xe300"/>
				<Register offset="0xe310"/>
				<Register offset="0xe320"/>
				<Register offset="0xe330"/>
				<Register offset="0xe340"/>
				<Register offset="0xe350"/>
				<Register offset="0xe360"/>
				<Register offset="0xe370"/>
				<Register offset="0xe380"/>
				<Register offset="0xe390"/>
				<Register offset="0xe3a0"/>
				<Register offset="0xe3b0"/>
				<Register offset="0xe3c0"/>
				<Register offset="0xe3d0"/>
				<Register offset="0xe3e0"/>
				<Register offset="0xe3f0"/>
				<Register offset="0xe400"/>
				<Register offset="0xe410"/>
				<Register offset="0xe420"/>
				<Register offset="0xe430"/>
				<Register offset="0xe440"/>
				<Register offset="0xe450"/>
				<Register offset="0xe460"/>
				<Register offset="0xe470"/>
				<Register offset="0xe480"/>
				<Register offset="0xe490"/>
				<Register offset="0xe4a0"/>
				<Register offset="0xe4b0"/>
				<Register offset="0xe4c0"/>
				<Register offset="0xe4d0"/>
				<Register offset="0xe4e0"/>
				<Register offset="0xe4f0"/>
				<Register offset="0xe500"/>
				<Register offset="0xe510"/>
				<Register offset="0xe520"/>
				<Register offset="0xe530"/>
				<Register offset="0xe540"/>
				<Register offset="0xe550"/>
				<Register offset="0xe560"/>
				<Register offset="0xe570"/>
				<Register offset="0xe580"/>
				<Register offset="0xe590"/>
				<Register offset="0xe5a0"/>
				<Register offset="0xe5b0"/>
				<Register offset="0xe5c0"/>
				<Register offset="0xe5d0"/>
				<Register offset="0xe5e0"/>
				<Register offset="0xe5f0"/>
				<Register offset="0xe600"/>
				<Register offset="0xe610"/>
				<Register offset="0xe620"/>
				<Register offset="0xe630"/>
				<Register offset="0xe640"/>
				<Register offset="0xe650"/>
				<Register offset="0xe660"/>
				<Register offset="0xe670"/>
				<Register offset="0xe680"/>
				<Register offset="0xe690"/>
				<Register offset="0xe6a0"/>
				<Register offset="0xe6b0"/>
				<Register offset="0xe6c0"/>
				<Register offset="0xe6d0"/>
				<Register offset="0xe6e0"/>
				<Register offset="0xe6f0"/>
				<Register offset="0xe700"/>
				<Register offset="0xe710"/>
				<Register offset="0xe720"/>
				<Register offset="0xe730"/>
				<Register offset="0xe740"/>
				<Register offset="0xe750"/>
				<Register offset="0xe760"/>
				<Register offset="0xe770"/>
				<Register offset="0xe780"/>
				<Register offset="0xe790"/>
				<Register offset="0xe7a0"/>
				<Register offset="0xe7b0"/>
				<Register offset="0xe7c0"/>
				<Register offset="0xe7d0"/>
				<Register offset="0xe7e0"/>
				<Register offset="0xe7f0"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD1" description="ADDR_OQ_WORD1 is an address register for word1 of output descriptor queues." value="0x00000000" startoffset="0xE004+0x10*q">
				<Member name="addr_oq_word1" description="Address corresponding to word1 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe004"/>
				<Register offset="0xe014"/>
				<Register offset="0xe024"/>
				<Register offset="0xe034"/>
				<Register offset="0xe044"/>
				<Register offset="0xe054"/>
				<Register offset="0xe064"/>
				<Register offset="0xe074"/>
				<Register offset="0xe084"/>
				<Register offset="0xe094"/>
				<Register offset="0xe0a4"/>
				<Register offset="0xe0b4"/>
				<Register offset="0xe0c4"/>
				<Register offset="0xe0d4"/>
				<Register offset="0xe0e4"/>
				<Register offset="0xe0f4"/>
				<Register offset="0xe104"/>
				<Register offset="0xe114"/>
				<Register offset="0xe124"/>
				<Register offset="0xe134"/>
				<Register offset="0xe144"/>
				<Register offset="0xe154"/>
				<Register offset="0xe164"/>
				<Register offset="0xe174"/>
				<Register offset="0xe184"/>
				<Register offset="0xe194"/>
				<Register offset="0xe1a4"/>
				<Register offset="0xe1b4"/>
				<Register offset="0xe1c4"/>
				<Register offset="0xe1d4"/>
				<Register offset="0xe1e4"/>
				<Register offset="0xe1f4"/>
				<Register offset="0xe204"/>
				<Register offset="0xe214"/>
				<Register offset="0xe224"/>
				<Register offset="0xe234"/>
				<Register offset="0xe244"/>
				<Register offset="0xe254"/>
				<Register offset="0xe264"/>
				<Register offset="0xe274"/>
				<Register offset="0xe284"/>
				<Register offset="0xe294"/>
				<Register offset="0xe2a4"/>
				<Register offset="0xe2b4"/>
				<Register offset="0xe2c4"/>
				<Register offset="0xe2d4"/>
				<Register offset="0xe2e4"/>
				<Register offset="0xe2f4"/>
				<Register offset="0xe304"/>
				<Register offset="0xe314"/>
				<Register offset="0xe324"/>
				<Register offset="0xe334"/>
				<Register offset="0xe344"/>
				<Register offset="0xe354"/>
				<Register offset="0xe364"/>
				<Register offset="0xe374"/>
				<Register offset="0xe384"/>
				<Register offset="0xe394"/>
				<Register offset="0xe3a4"/>
				<Register offset="0xe3b4"/>
				<Register offset="0xe3c4"/>
				<Register offset="0xe3d4"/>
				<Register offset="0xe3e4"/>
				<Register offset="0xe3f4"/>
				<Register offset="0xe404"/>
				<Register offset="0xe414"/>
				<Register offset="0xe424"/>
				<Register offset="0xe434"/>
				<Register offset="0xe444"/>
				<Register offset="0xe454"/>
				<Register offset="0xe464"/>
				<Register offset="0xe474"/>
				<Register offset="0xe484"/>
				<Register offset="0xe494"/>
				<Register offset="0xe4a4"/>
				<Register offset="0xe4b4"/>
				<Register offset="0xe4c4"/>
				<Register offset="0xe4d4"/>
				<Register offset="0xe4e4"/>
				<Register offset="0xe4f4"/>
				<Register offset="0xe504"/>
				<Register offset="0xe514"/>
				<Register offset="0xe524"/>
				<Register offset="0xe534"/>
				<Register offset="0xe544"/>
				<Register offset="0xe554"/>
				<Register offset="0xe564"/>
				<Register offset="0xe574"/>
				<Register offset="0xe584"/>
				<Register offset="0xe594"/>
				<Register offset="0xe5a4"/>
				<Register offset="0xe5b4"/>
				<Register offset="0xe5c4"/>
				<Register offset="0xe5d4"/>
				<Register offset="0xe5e4"/>
				<Register offset="0xe5f4"/>
				<Register offset="0xe604"/>
				<Register offset="0xe614"/>
				<Register offset="0xe624"/>
				<Register offset="0xe634"/>
				<Register offset="0xe644"/>
				<Register offset="0xe654"/>
				<Register offset="0xe664"/>
				<Register offset="0xe674"/>
				<Register offset="0xe684"/>
				<Register offset="0xe694"/>
				<Register offset="0xe6a4"/>
				<Register offset="0xe6b4"/>
				<Register offset="0xe6c4"/>
				<Register offset="0xe6d4"/>
				<Register offset="0xe6e4"/>
				<Register offset="0xe6f4"/>
				<Register offset="0xe704"/>
				<Register offset="0xe714"/>
				<Register offset="0xe724"/>
				<Register offset="0xe734"/>
				<Register offset="0xe744"/>
				<Register offset="0xe754"/>
				<Register offset="0xe764"/>
				<Register offset="0xe774"/>
				<Register offset="0xe784"/>
				<Register offset="0xe794"/>
				<Register offset="0xe7a4"/>
				<Register offset="0xe7b4"/>
				<Register offset="0xe7c4"/>
				<Register offset="0xe7d4"/>
				<Register offset="0xe7e4"/>
				<Register offset="0xe7f4"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD2" description="ADDR_OQ_WORD2 is an address register for word2 of output descriptor queues." value="0x00000000" startoffset="0xE008+0x10*q">
				<Member name="addr_oq_word2" description="Address corresponding to word2 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe008"/>
				<Register offset="0xe018"/>
				<Register offset="0xe028"/>
				<Register offset="0xe038"/>
				<Register offset="0xe048"/>
				<Register offset="0xe058"/>
				<Register offset="0xe068"/>
				<Register offset="0xe078"/>
				<Register offset="0xe088"/>
				<Register offset="0xe098"/>
				<Register offset="0xe0a8"/>
				<Register offset="0xe0b8"/>
				<Register offset="0xe0c8"/>
				<Register offset="0xe0d8"/>
				<Register offset="0xe0e8"/>
				<Register offset="0xe0f8"/>
				<Register offset="0xe108"/>
				<Register offset="0xe118"/>
				<Register offset="0xe128"/>
				<Register offset="0xe138"/>
				<Register offset="0xe148"/>
				<Register offset="0xe158"/>
				<Register offset="0xe168"/>
				<Register offset="0xe178"/>
				<Register offset="0xe188"/>
				<Register offset="0xe198"/>
				<Register offset="0xe1a8"/>
				<Register offset="0xe1b8"/>
				<Register offset="0xe1c8"/>
				<Register offset="0xe1d8"/>
				<Register offset="0xe1e8"/>
				<Register offset="0xe1f8"/>
				<Register offset="0xe208"/>
				<Register offset="0xe218"/>
				<Register offset="0xe228"/>
				<Register offset="0xe238"/>
				<Register offset="0xe248"/>
				<Register offset="0xe258"/>
				<Register offset="0xe268"/>
				<Register offset="0xe278"/>
				<Register offset="0xe288"/>
				<Register offset="0xe298"/>
				<Register offset="0xe2a8"/>
				<Register offset="0xe2b8"/>
				<Register offset="0xe2c8"/>
				<Register offset="0xe2d8"/>
				<Register offset="0xe2e8"/>
				<Register offset="0xe2f8"/>
				<Register offset="0xe308"/>
				<Register offset="0xe318"/>
				<Register offset="0xe328"/>
				<Register offset="0xe338"/>
				<Register offset="0xe348"/>
				<Register offset="0xe358"/>
				<Register offset="0xe368"/>
				<Register offset="0xe378"/>
				<Register offset="0xe388"/>
				<Register offset="0xe398"/>
				<Register offset="0xe3a8"/>
				<Register offset="0xe3b8"/>
				<Register offset="0xe3c8"/>
				<Register offset="0xe3d8"/>
				<Register offset="0xe3e8"/>
				<Register offset="0xe3f8"/>
				<Register offset="0xe408"/>
				<Register offset="0xe418"/>
				<Register offset="0xe428"/>
				<Register offset="0xe438"/>
				<Register offset="0xe448"/>
				<Register offset="0xe458"/>
				<Register offset="0xe468"/>
				<Register offset="0xe478"/>
				<Register offset="0xe488"/>
				<Register offset="0xe498"/>
				<Register offset="0xe4a8"/>
				<Register offset="0xe4b8"/>
				<Register offset="0xe4c8"/>
				<Register offset="0xe4d8"/>
				<Register offset="0xe4e8"/>
				<Register offset="0xe4f8"/>
				<Register offset="0xe508"/>
				<Register offset="0xe518"/>
				<Register offset="0xe528"/>
				<Register offset="0xe538"/>
				<Register offset="0xe548"/>
				<Register offset="0xe558"/>
				<Register offset="0xe568"/>
				<Register offset="0xe578"/>
				<Register offset="0xe588"/>
				<Register offset="0xe598"/>
				<Register offset="0xe5a8"/>
				<Register offset="0xe5b8"/>
				<Register offset="0xe5c8"/>
				<Register offset="0xe5d8"/>
				<Register offset="0xe5e8"/>
				<Register offset="0xe5f8"/>
				<Register offset="0xe608"/>
				<Register offset="0xe618"/>
				<Register offset="0xe628"/>
				<Register offset="0xe638"/>
				<Register offset="0xe648"/>
				<Register offset="0xe658"/>
				<Register offset="0xe668"/>
				<Register offset="0xe678"/>
				<Register offset="0xe688"/>
				<Register offset="0xe698"/>
				<Register offset="0xe6a8"/>
				<Register offset="0xe6b8"/>
				<Register offset="0xe6c8"/>
				<Register offset="0xe6d8"/>
				<Register offset="0xe6e8"/>
				<Register offset="0xe6f8"/>
				<Register offset="0xe708"/>
				<Register offset="0xe718"/>
				<Register offset="0xe728"/>
				<Register offset="0xe738"/>
				<Register offset="0xe748"/>
				<Register offset="0xe758"/>
				<Register offset="0xe768"/>
				<Register offset="0xe778"/>
				<Register offset="0xe788"/>
				<Register offset="0xe798"/>
				<Register offset="0xe7a8"/>
				<Register offset="0xe7b8"/>
				<Register offset="0xe7c8"/>
				<Register offset="0xe7d8"/>
				<Register offset="0xe7e8"/>
				<Register offset="0xe7f8"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD3" description="ADDR_OQ_WORD3 is an address register for word3 of output descriptor queues." value="0x00000000" startoffset="0xE00C+0x10*q">
				<Member name="addr_oq_word3" description="Address corresponding to word3 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe00c"/>
				<Register offset="0xe01c"/>
				<Register offset="0xe02c"/>
				<Register offset="0xe03c"/>
				<Register offset="0xe04c"/>
				<Register offset="0xe05c"/>
				<Register offset="0xe06c"/>
				<Register offset="0xe07c"/>
				<Register offset="0xe08c"/>
				<Register offset="0xe09c"/>
				<Register offset="0xe0ac"/>
				<Register offset="0xe0bc"/>
				<Register offset="0xe0cc"/>
				<Register offset="0xe0dc"/>
				<Register offset="0xe0ec"/>
				<Register offset="0xe0fc"/>
				<Register offset="0xe10c"/>
				<Register offset="0xe11c"/>
				<Register offset="0xe12c"/>
				<Register offset="0xe13c"/>
				<Register offset="0xe14c"/>
				<Register offset="0xe15c"/>
				<Register offset="0xe16c"/>
				<Register offset="0xe17c"/>
				<Register offset="0xe18c"/>
				<Register offset="0xe19c"/>
				<Register offset="0xe1ac"/>
				<Register offset="0xe1bc"/>
				<Register offset="0xe1cc"/>
				<Register offset="0xe1dc"/>
				<Register offset="0xe1ec"/>
				<Register offset="0xe1fc"/>
				<Register offset="0xe20c"/>
				<Register offset="0xe21c"/>
				<Register offset="0xe22c"/>
				<Register offset="0xe23c"/>
				<Register offset="0xe24c"/>
				<Register offset="0xe25c"/>
				<Register offset="0xe26c"/>
				<Register offset="0xe27c"/>
				<Register offset="0xe28c"/>
				<Register offset="0xe29c"/>
				<Register offset="0xe2ac"/>
				<Register offset="0xe2bc"/>
				<Register offset="0xe2cc"/>
				<Register offset="0xe2dc"/>
				<Register offset="0xe2ec"/>
				<Register offset="0xe2fc"/>
				<Register offset="0xe30c"/>
				<Register offset="0xe31c"/>
				<Register offset="0xe32c"/>
				<Register offset="0xe33c"/>
				<Register offset="0xe34c"/>
				<Register offset="0xe35c"/>
				<Register offset="0xe36c"/>
				<Register offset="0xe37c"/>
				<Register offset="0xe38c"/>
				<Register offset="0xe39c"/>
				<Register offset="0xe3ac"/>
				<Register offset="0xe3bc"/>
				<Register offset="0xe3cc"/>
				<Register offset="0xe3dc"/>
				<Register offset="0xe3ec"/>
				<Register offset="0xe3fc"/>
				<Register offset="0xe40c"/>
				<Register offset="0xe41c"/>
				<Register offset="0xe42c"/>
				<Register offset="0xe43c"/>
				<Register offset="0xe44c"/>
				<Register offset="0xe45c"/>
				<Register offset="0xe46c"/>
				<Register offset="0xe47c"/>
				<Register offset="0xe48c"/>
				<Register offset="0xe49c"/>
				<Register offset="0xe4ac"/>
				<Register offset="0xe4bc"/>
				<Register offset="0xe4cc"/>
				<Register offset="0xe4dc"/>
				<Register offset="0xe4ec"/>
				<Register offset="0xe4fc"/>
				<Register offset="0xe50c"/>
				<Register offset="0xe51c"/>
				<Register offset="0xe52c"/>
				<Register offset="0xe53c"/>
				<Register offset="0xe54c"/>
				<Register offset="0xe55c"/>
				<Register offset="0xe56c"/>
				<Register offset="0xe57c"/>
				<Register offset="0xe58c"/>
				<Register offset="0xe59c"/>
				<Register offset="0xe5ac"/>
				<Register offset="0xe5bc"/>
				<Register offset="0xe5cc"/>
				<Register offset="0xe5dc"/>
				<Register offset="0xe5ec"/>
				<Register offset="0xe5fc"/>
				<Register offset="0xe60c"/>
				<Register offset="0xe61c"/>
				<Register offset="0xe62c"/>
				<Register offset="0xe63c"/>
				<Register offset="0xe64c"/>
				<Register offset="0xe65c"/>
				<Register offset="0xe66c"/>
				<Register offset="0xe67c"/>
				<Register offset="0xe68c"/>
				<Register offset="0xe69c"/>
				<Register offset="0xe6ac"/>
				<Register offset="0xe6bc"/>
				<Register offset="0xe6cc"/>
				<Register offset="0xe6dc"/>
				<Register offset="0xe6ec"/>
				<Register offset="0xe6fc"/>
				<Register offset="0xe70c"/>
				<Register offset="0xe71c"/>
				<Register offset="0xe72c"/>
				<Register offset="0xe73c"/>
				<Register offset="0xe74c"/>
				<Register offset="0xe75c"/>
				<Register offset="0xe76c"/>
				<Register offset="0xe77c"/>
				<Register offset="0xe78c"/>
				<Register offset="0xe79c"/>
				<Register offset="0xe7ac"/>
				<Register offset="0xe7bc"/>
				<Register offset="0xe7cc"/>
				<Register offset="0xe7dc"/>
				<Register offset="0xe7ec"/>
				<Register offset="0xe7fc"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD4" description="ADDR_OQ_WORD4 is an address register for word4 of output descriptor queues." value="0x00000000" startoffset="0xE800+0x10*q">
				<Member name="addr_oq_word4" description="Address corresponding to word4 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe800"/>
				<Register offset="0xe810"/>
				<Register offset="0xe820"/>
				<Register offset="0xe830"/>
				<Register offset="0xe840"/>
				<Register offset="0xe850"/>
				<Register offset="0xe860"/>
				<Register offset="0xe870"/>
				<Register offset="0xe880"/>
				<Register offset="0xe890"/>
				<Register offset="0xe8a0"/>
				<Register offset="0xe8b0"/>
				<Register offset="0xe8c0"/>
				<Register offset="0xe8d0"/>
				<Register offset="0xe8e0"/>
				<Register offset="0xe8f0"/>
				<Register offset="0xe900"/>
				<Register offset="0xe910"/>
				<Register offset="0xe920"/>
				<Register offset="0xe930"/>
				<Register offset="0xe940"/>
				<Register offset="0xe950"/>
				<Register offset="0xe960"/>
				<Register offset="0xe970"/>
				<Register offset="0xe980"/>
				<Register offset="0xe990"/>
				<Register offset="0xe9a0"/>
				<Register offset="0xe9b0"/>
				<Register offset="0xe9c0"/>
				<Register offset="0xe9d0"/>
				<Register offset="0xe9e0"/>
				<Register offset="0xe9f0"/>
				<Register offset="0xea00"/>
				<Register offset="0xea10"/>
				<Register offset="0xea20"/>
				<Register offset="0xea30"/>
				<Register offset="0xea40"/>
				<Register offset="0xea50"/>
				<Register offset="0xea60"/>
				<Register offset="0xea70"/>
				<Register offset="0xea80"/>
				<Register offset="0xea90"/>
				<Register offset="0xeaa0"/>
				<Register offset="0xeab0"/>
				<Register offset="0xeac0"/>
				<Register offset="0xead0"/>
				<Register offset="0xeae0"/>
				<Register offset="0xeaf0"/>
				<Register offset="0xeb00"/>
				<Register offset="0xeb10"/>
				<Register offset="0xeb20"/>
				<Register offset="0xeb30"/>
				<Register offset="0xeb40"/>
				<Register offset="0xeb50"/>
				<Register offset="0xeb60"/>
				<Register offset="0xeb70"/>
				<Register offset="0xeb80"/>
				<Register offset="0xeb90"/>
				<Register offset="0xeba0"/>
				<Register offset="0xebb0"/>
				<Register offset="0xebc0"/>
				<Register offset="0xebd0"/>
				<Register offset="0xebe0"/>
				<Register offset="0xebf0"/>
				<Register offset="0xec00"/>
				<Register offset="0xec10"/>
				<Register offset="0xec20"/>
				<Register offset="0xec30"/>
				<Register offset="0xec40"/>
				<Register offset="0xec50"/>
				<Register offset="0xec60"/>
				<Register offset="0xec70"/>
				<Register offset="0xec80"/>
				<Register offset="0xec90"/>
				<Register offset="0xeca0"/>
				<Register offset="0xecb0"/>
				<Register offset="0xecc0"/>
				<Register offset="0xecd0"/>
				<Register offset="0xece0"/>
				<Register offset="0xecf0"/>
				<Register offset="0xed00"/>
				<Register offset="0xed10"/>
				<Register offset="0xed20"/>
				<Register offset="0xed30"/>
				<Register offset="0xed40"/>
				<Register offset="0xed50"/>
				<Register offset="0xed60"/>
				<Register offset="0xed70"/>
				<Register offset="0xed80"/>
				<Register offset="0xed90"/>
				<Register offset="0xeda0"/>
				<Register offset="0xedb0"/>
				<Register offset="0xedc0"/>
				<Register offset="0xedd0"/>
				<Register offset="0xede0"/>
				<Register offset="0xedf0"/>
				<Register offset="0xee00"/>
				<Register offset="0xee10"/>
				<Register offset="0xee20"/>
				<Register offset="0xee30"/>
				<Register offset="0xee40"/>
				<Register offset="0xee50"/>
				<Register offset="0xee60"/>
				<Register offset="0xee70"/>
				<Register offset="0xee80"/>
				<Register offset="0xee90"/>
				<Register offset="0xeea0"/>
				<Register offset="0xeeb0"/>
				<Register offset="0xeec0"/>
				<Register offset="0xeed0"/>
				<Register offset="0xeee0"/>
				<Register offset="0xeef0"/>
				<Register offset="0xef00"/>
				<Register offset="0xef10"/>
				<Register offset="0xef20"/>
				<Register offset="0xef30"/>
				<Register offset="0xef40"/>
				<Register offset="0xef50"/>
				<Register offset="0xef60"/>
				<Register offset="0xef70"/>
				<Register offset="0xef80"/>
				<Register offset="0xef90"/>
				<Register offset="0xefa0"/>
				<Register offset="0xefb0"/>
				<Register offset="0xefc0"/>
				<Register offset="0xefd0"/>
				<Register offset="0xefe0"/>
				<Register offset="0xeff0"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD5" description="ADDR_OQ_WORD5 is an address register for word5 of output descriptor queues." value="0x00000000" startoffset="0xE804+0x10*q">
				<Member name="addr_oq_word5" description="Address corresponding to word5 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe804"/>
				<Register offset="0xe814"/>
				<Register offset="0xe824"/>
				<Register offset="0xe834"/>
				<Register offset="0xe844"/>
				<Register offset="0xe854"/>
				<Register offset="0xe864"/>
				<Register offset="0xe874"/>
				<Register offset="0xe884"/>
				<Register offset="0xe894"/>
				<Register offset="0xe8a4"/>
				<Register offset="0xe8b4"/>
				<Register offset="0xe8c4"/>
				<Register offset="0xe8d4"/>
				<Register offset="0xe8e4"/>
				<Register offset="0xe8f4"/>
				<Register offset="0xe904"/>
				<Register offset="0xe914"/>
				<Register offset="0xe924"/>
				<Register offset="0xe934"/>
				<Register offset="0xe944"/>
				<Register offset="0xe954"/>
				<Register offset="0xe964"/>
				<Register offset="0xe974"/>
				<Register offset="0xe984"/>
				<Register offset="0xe994"/>
				<Register offset="0xe9a4"/>
				<Register offset="0xe9b4"/>
				<Register offset="0xe9c4"/>
				<Register offset="0xe9d4"/>
				<Register offset="0xe9e4"/>
				<Register offset="0xe9f4"/>
				<Register offset="0xea04"/>
				<Register offset="0xea14"/>
				<Register offset="0xea24"/>
				<Register offset="0xea34"/>
				<Register offset="0xea44"/>
				<Register offset="0xea54"/>
				<Register offset="0xea64"/>
				<Register offset="0xea74"/>
				<Register offset="0xea84"/>
				<Register offset="0xea94"/>
				<Register offset="0xeaa4"/>
				<Register offset="0xeab4"/>
				<Register offset="0xeac4"/>
				<Register offset="0xead4"/>
				<Register offset="0xeae4"/>
				<Register offset="0xeaf4"/>
				<Register offset="0xeb04"/>
				<Register offset="0xeb14"/>
				<Register offset="0xeb24"/>
				<Register offset="0xeb34"/>
				<Register offset="0xeb44"/>
				<Register offset="0xeb54"/>
				<Register offset="0xeb64"/>
				<Register offset="0xeb74"/>
				<Register offset="0xeb84"/>
				<Register offset="0xeb94"/>
				<Register offset="0xeba4"/>
				<Register offset="0xebb4"/>
				<Register offset="0xebc4"/>
				<Register offset="0xebd4"/>
				<Register offset="0xebe4"/>
				<Register offset="0xebf4"/>
				<Register offset="0xec04"/>
				<Register offset="0xec14"/>
				<Register offset="0xec24"/>
				<Register offset="0xec34"/>
				<Register offset="0xec44"/>
				<Register offset="0xec54"/>
				<Register offset="0xec64"/>
				<Register offset="0xec74"/>
				<Register offset="0xec84"/>
				<Register offset="0xec94"/>
				<Register offset="0xeca4"/>
				<Register offset="0xecb4"/>
				<Register offset="0xecc4"/>
				<Register offset="0xecd4"/>
				<Register offset="0xece4"/>
				<Register offset="0xecf4"/>
				<Register offset="0xed04"/>
				<Register offset="0xed14"/>
				<Register offset="0xed24"/>
				<Register offset="0xed34"/>
				<Register offset="0xed44"/>
				<Register offset="0xed54"/>
				<Register offset="0xed64"/>
				<Register offset="0xed74"/>
				<Register offset="0xed84"/>
				<Register offset="0xed94"/>
				<Register offset="0xeda4"/>
				<Register offset="0xedb4"/>
				<Register offset="0xedc4"/>
				<Register offset="0xedd4"/>
				<Register offset="0xede4"/>
				<Register offset="0xedf4"/>
				<Register offset="0xee04"/>
				<Register offset="0xee14"/>
				<Register offset="0xee24"/>
				<Register offset="0xee34"/>
				<Register offset="0xee44"/>
				<Register offset="0xee54"/>
				<Register offset="0xee64"/>
				<Register offset="0xee74"/>
				<Register offset="0xee84"/>
				<Register offset="0xee94"/>
				<Register offset="0xeea4"/>
				<Register offset="0xeeb4"/>
				<Register offset="0xeec4"/>
				<Register offset="0xeed4"/>
				<Register offset="0xeee4"/>
				<Register offset="0xeef4"/>
				<Register offset="0xef04"/>
				<Register offset="0xef14"/>
				<Register offset="0xef24"/>
				<Register offset="0xef34"/>
				<Register offset="0xef44"/>
				<Register offset="0xef54"/>
				<Register offset="0xef64"/>
				<Register offset="0xef74"/>
				<Register offset="0xef84"/>
				<Register offset="0xef94"/>
				<Register offset="0xefa4"/>
				<Register offset="0xefb4"/>
				<Register offset="0xefc4"/>
				<Register offset="0xefd4"/>
				<Register offset="0xefe4"/>
				<Register offset="0xeff4"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD6" description="ADDR_OQ_WORD6 is an address register for word6 of output descriptor queues." value="0x00000000" startoffset="0xE808+0x10*q">
				<Member name="addr_oq_word6" description="Address corresponding to word6 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe808"/>
				<Register offset="0xe818"/>
				<Register offset="0xe828"/>
				<Register offset="0xe838"/>
				<Register offset="0xe848"/>
				<Register offset="0xe858"/>
				<Register offset="0xe868"/>
				<Register offset="0xe878"/>
				<Register offset="0xe888"/>
				<Register offset="0xe898"/>
				<Register offset="0xe8a8"/>
				<Register offset="0xe8b8"/>
				<Register offset="0xe8c8"/>
				<Register offset="0xe8d8"/>
				<Register offset="0xe8e8"/>
				<Register offset="0xe8f8"/>
				<Register offset="0xe908"/>
				<Register offset="0xe918"/>
				<Register offset="0xe928"/>
				<Register offset="0xe938"/>
				<Register offset="0xe948"/>
				<Register offset="0xe958"/>
				<Register offset="0xe968"/>
				<Register offset="0xe978"/>
				<Register offset="0xe988"/>
				<Register offset="0xe998"/>
				<Register offset="0xe9a8"/>
				<Register offset="0xe9b8"/>
				<Register offset="0xe9c8"/>
				<Register offset="0xe9d8"/>
				<Register offset="0xe9e8"/>
				<Register offset="0xe9f8"/>
				<Register offset="0xea08"/>
				<Register offset="0xea18"/>
				<Register offset="0xea28"/>
				<Register offset="0xea38"/>
				<Register offset="0xea48"/>
				<Register offset="0xea58"/>
				<Register offset="0xea68"/>
				<Register offset="0xea78"/>
				<Register offset="0xea88"/>
				<Register offset="0xea98"/>
				<Register offset="0xeaa8"/>
				<Register offset="0xeab8"/>
				<Register offset="0xeac8"/>
				<Register offset="0xead8"/>
				<Register offset="0xeae8"/>
				<Register offset="0xeaf8"/>
				<Register offset="0xeb08"/>
				<Register offset="0xeb18"/>
				<Register offset="0xeb28"/>
				<Register offset="0xeb38"/>
				<Register offset="0xeb48"/>
				<Register offset="0xeb58"/>
				<Register offset="0xeb68"/>
				<Register offset="0xeb78"/>
				<Register offset="0xeb88"/>
				<Register offset="0xeb98"/>
				<Register offset="0xeba8"/>
				<Register offset="0xebb8"/>
				<Register offset="0xebc8"/>
				<Register offset="0xebd8"/>
				<Register offset="0xebe8"/>
				<Register offset="0xebf8"/>
				<Register offset="0xec08"/>
				<Register offset="0xec18"/>
				<Register offset="0xec28"/>
				<Register offset="0xec38"/>
				<Register offset="0xec48"/>
				<Register offset="0xec58"/>
				<Register offset="0xec68"/>
				<Register offset="0xec78"/>
				<Register offset="0xec88"/>
				<Register offset="0xec98"/>
				<Register offset="0xeca8"/>
				<Register offset="0xecb8"/>
				<Register offset="0xecc8"/>
				<Register offset="0xecd8"/>
				<Register offset="0xece8"/>
				<Register offset="0xecf8"/>
				<Register offset="0xed08"/>
				<Register offset="0xed18"/>
				<Register offset="0xed28"/>
				<Register offset="0xed38"/>
				<Register offset="0xed48"/>
				<Register offset="0xed58"/>
				<Register offset="0xed68"/>
				<Register offset="0xed78"/>
				<Register offset="0xed88"/>
				<Register offset="0xed98"/>
				<Register offset="0xeda8"/>
				<Register offset="0xedb8"/>
				<Register offset="0xedc8"/>
				<Register offset="0xedd8"/>
				<Register offset="0xede8"/>
				<Register offset="0xedf8"/>
				<Register offset="0xee08"/>
				<Register offset="0xee18"/>
				<Register offset="0xee28"/>
				<Register offset="0xee38"/>
				<Register offset="0xee48"/>
				<Register offset="0xee58"/>
				<Register offset="0xee68"/>
				<Register offset="0xee78"/>
				<Register offset="0xee88"/>
				<Register offset="0xee98"/>
				<Register offset="0xeea8"/>
				<Register offset="0xeeb8"/>
				<Register offset="0xeec8"/>
				<Register offset="0xeed8"/>
				<Register offset="0xeee8"/>
				<Register offset="0xeef8"/>
				<Register offset="0xef08"/>
				<Register offset="0xef18"/>
				<Register offset="0xef28"/>
				<Register offset="0xef38"/>
				<Register offset="0xef48"/>
				<Register offset="0xef58"/>
				<Register offset="0xef68"/>
				<Register offset="0xef78"/>
				<Register offset="0xef88"/>
				<Register offset="0xef98"/>
				<Register offset="0xefa8"/>
				<Register offset="0xefb8"/>
				<Register offset="0xefc8"/>
				<Register offset="0xefd8"/>
				<Register offset="0xefe8"/>
				<Register offset="0xeff8"/>
			</RegisterGroup>
			<RegisterGroup name="ADDR_OQ_WORD7" description="ADDR_OQ_WORD7 is an address register for word7 of output descriptor queues." value="0x00000000" startoffset="0xE80C+0x10*q">
				<Member name="addr_oq_word7" description="Address corresponding to word7 of output descriptor queues." range="31:0" property="RW"/>
				<Register offset="0xe80c"/>
				<Register offset="0xe81c"/>
				<Register offset="0xe82c"/>
				<Register offset="0xe83c"/>
				<Register offset="0xe84c"/>
				<Register offset="0xe85c"/>
				<Register offset="0xe86c"/>
				<Register offset="0xe87c"/>
				<Register offset="0xe88c"/>
				<Register offset="0xe89c"/>
				<Register offset="0xe8ac"/>
				<Register offset="0xe8bc"/>
				<Register offset="0xe8cc"/>
				<Register offset="0xe8dc"/>
				<Register offset="0xe8ec"/>
				<Register offset="0xe8fc"/>
				<Register offset="0xe90c"/>
				<Register offset="0xe91c"/>
				<Register offset="0xe92c"/>
				<Register offset="0xe93c"/>
				<Register offset="0xe94c"/>
				<Register offset="0xe95c"/>
				<Register offset="0xe96c"/>
				<Register offset="0xe97c"/>
				<Register offset="0xe98c"/>
				<Register offset="0xe99c"/>
				<Register offset="0xe9ac"/>
				<Register offset="0xe9bc"/>
				<Register offset="0xe9cc"/>
				<Register offset="0xe9dc"/>
				<Register offset="0xe9ec"/>
				<Register offset="0xe9fc"/>
				<Register offset="0xea0c"/>
				<Register offset="0xea1c"/>
				<Register offset="0xea2c"/>
				<Register offset="0xea3c"/>
				<Register offset="0xea4c"/>
				<Register offset="0xea5c"/>
				<Register offset="0xea6c"/>
				<Register offset="0xea7c"/>
				<Register offset="0xea8c"/>
				<Register offset="0xea9c"/>
				<Register offset="0xeaac"/>
				<Register offset="0xeabc"/>
				<Register offset="0xeacc"/>
				<Register offset="0xeadc"/>
				<Register offset="0xeaec"/>
				<Register offset="0xeafc"/>
				<Register offset="0xeb0c"/>
				<Register offset="0xeb1c"/>
				<Register offset="0xeb2c"/>
				<Register offset="0xeb3c"/>
				<Register offset="0xeb4c"/>
				<Register offset="0xeb5c"/>
				<Register offset="0xeb6c"/>
				<Register offset="0xeb7c"/>
				<Register offset="0xeb8c"/>
				<Register offset="0xeb9c"/>
				<Register offset="0xebac"/>
				<Register offset="0xebbc"/>
				<Register offset="0xebcc"/>
				<Register offset="0xebdc"/>
				<Register offset="0xebec"/>
				<Register offset="0xebfc"/>
				<Register offset="0xec0c"/>
				<Register offset="0xec1c"/>
				<Register offset="0xec2c"/>
				<Register offset="0xec3c"/>
				<Register offset="0xec4c"/>
				<Register offset="0xec5c"/>
				<Register offset="0xec6c"/>
				<Register offset="0xec7c"/>
				<Register offset="0xec8c"/>
				<Register offset="0xec9c"/>
				<Register offset="0xecac"/>
				<Register offset="0xecbc"/>
				<Register offset="0xeccc"/>
				<Register offset="0xecdc"/>
				<Register offset="0xecec"/>
				<Register offset="0xecfc"/>
				<Register offset="0xed0c"/>
				<Register offset="0xed1c"/>
				<Register offset="0xed2c"/>
				<Register offset="0xed3c"/>
				<Register offset="0xed4c"/>
				<Register offset="0xed5c"/>
				<Register offset="0xed6c"/>
				<Register offset="0xed7c"/>
				<Register offset="0xed8c"/>
				<Register offset="0xed9c"/>
				<Register offset="0xedac"/>
				<Register offset="0xedbc"/>
				<Register offset="0xedcc"/>
				<Register offset="0xeddc"/>
				<Register offset="0xedec"/>
				<Register offset="0xedfc"/>
				<Register offset="0xee0c"/>
				<Register offset="0xee1c"/>
				<Register offset="0xee2c"/>
				<Register offset="0xee3c"/>
				<Register offset="0xee4c"/>
				<Register offset="0xee5c"/>
				<Register offset="0xee6c"/>
				<Register offset="0xee7c"/>
				<Register offset="0xee8c"/>
				<Register offset="0xee9c"/>
				<Register offset="0xeeac"/>
				<Register offset="0xeebc"/>
				<Register offset="0xeecc"/>
				<Register offset="0xeedc"/>
				<Register offset="0xeeec"/>
				<Register offset="0xeefc"/>
				<Register offset="0xef0c"/>
				<Register offset="0xef1c"/>
				<Register offset="0xef2c"/>
				<Register offset="0xef3c"/>
				<Register offset="0xef4c"/>
				<Register offset="0xef5c"/>
				<Register offset="0xef6c"/>
				<Register offset="0xef7c"/>
				<Register offset="0xef8c"/>
				<Register offset="0xef9c"/>
				<Register offset="0xefac"/>
				<Register offset="0xefbc"/>
				<Register offset="0xefcc"/>
				<Register offset="0xefdc"/>
				<Register offset="0xefec"/>
				<Register offset="0xeffc"/>
			</RegisterGroup>
			<RegisterGroup name="TS_INTERFACE" description="TS_INTERFACE is an interface register." value="0x00100715" startoffset="0x1100+0x100*i">
				<Member name="port_sel" description="Port enable.&lt;br&gt;0: disabled&lt;br&gt;1:enabled&lt;br&gt;The configuration parameters of a port can be modified only when the port is disabled." range="31" property="RW"/>
				<Member name="bit_sel" description="Input bit select.&lt;br&gt;0: cdata[7] is the parallel MSB or single-bit serial data line.&lt;br&gt;In 2-bit serial mode, cdata[7:6] are the data lines.&lt;br&gt;1: cdata[0] is the parallel MSB or single-bit serial data line.&lt;br&gt;In 2-bit serial mode, cdata[0:1] are the data lines." range="30" property="RW"/>
				<Member name="serial_sel" description="Serial/Parallel input select.&lt;br&gt;0: parallel input&lt;br&gt;1: serial input" range="29" property="RW"/>
				<Member name="reserved" description="Reserved." range="28" property="RW"/>
				<Member name="sw_ser_lsb_1st" description="1: The serial LSB is first input.&lt;br&gt;0: The serial MSB is first input." range="27" property="RW"/>
				<Member name="sw_47_replace" description="1: The sync byte is replaced with 47.&lt;br&gt;0: No byte is replaced." range="26" property="RW"/>
				<Member name="err_pol" description="Port err signal polarity select.&lt;br&gt;0: A data error occurs when the err signal is high.&lt;br&gt;1: A data error occurs when the err signal is low." range="25" property="RW"/>
				<Member name="vld_pol" description="Port vld signal polarity select.&lt;br&gt;0: active high&lt;br&gt;1: active low" range="24" property="RW"/>
				<Member name="sync_pol" description="Sync signal polarity select of the S port.&lt;br&gt;0: active high&lt;br&gt;1: active low" range="23" property="RW"/>
				<Member name="err_bypass" description="Port err signal mask select. After the signal is masked, the input err values are not sampled and considered as invalid values.&lt;br&gt;0: not mask&lt;br&gt;1: mask" range="22" property="RW"/>
				<Member name="sync_mode" description="Parallel input mode select.&lt;br&gt;00: sync/burst mode&lt;br&gt;01: sync/valid mode&lt;br&gt;10: nosync_fixed mode. The length of each detected packet is specified by nosync_fixed_204.&lt;br&gt;11: nosync_188_204 mode. The hardware needs to check whether the packet length is 204 bytes or 188 bytes." range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" property="RO"/>
				<Member name="nosync_fixed_204" description="Valid in nosync_fixed mode only.&lt;br&gt;0: 188-byte packets are detected.&lt;br&gt;1: 204-byte packets are detected." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="RO"/>
				<Member name="ser_nosync" description="Serial nosync mode select.&lt;br&gt;0: The sync line is valid.&lt;br&gt;1: The sync line is invalid (adaptive sync).&lt;br&gt;This bit is valid only when serial_sel is 1." range="14" property="RW"/>
				<Member name="ser_2bit_rev" description="Data line reverse select in 2-bit serial mode.&lt;br&gt;0: The 2-bit data line is not reversed.&lt;br&gt;1: The 2-bit data line is reversed.&lt;br&gt;This bit is valid only when serial_sel and ser_2bit_mode are 1." range="13" property="RW"/>
				<Member name="ser_2bit_mode" description="Serial mode select.&lt;br&gt;0: 1-bit serial mode&lt;br&gt;1: 2-bit serial mode&lt;br&gt;This bit is valid only when serial_sel is 1." range="12" property="RW"/>
				<Member name="inf_fifo_mode" description="Reserved." range="11" property="RW"/>
				<Member name="inf_fifo_rate" description="Reserved." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RO"/>
				<Member name="syncoff_th" description="Sync unlock decree threshold. This field is valid in nosync mode." range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="RO"/>
				<Member name="syncon_th" description="Sync lock decree threshold. This field is valid in nosync mode." range="2:0" property="RW"/>
				<Register offset="0x1100"/>
				<Register offset="0x1200"/>
			</RegisterGroup>
			<RegisterGroup name="TS_COUNT" description="TS_COUNT is an all packet count register." value="0x00000000" startoffset="0x1104+0x100*i">
				<Member name="ts_count" description="Counter of all input TS packets." range="31:0" property="RO"/>
				<Register offset="0x1104"/>
				<Register offset="0x1204"/>
			</RegisterGroup>
			<RegisterGroup name="TS_COUNT_CTRL" description="TS_COUNT_CTRL is an all packet counter control register." value="0x00000000" startoffset="0x1108+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:2" property="RO"/>
				<Member name="ts_count_ctrl" description="Counter control for input TS packets.&lt;br&gt;00: reset&lt;br&gt;01: enabled&lt;br&gt;10: stopped&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x1108"/>
				<Register offset="0x1208"/>
			</RegisterGroup>
			<RegisterGroup name="ETS_COUNT" description="ETS_COUNT is an error packet count register." value="0x00000000" startoffset="0x110C+0x100*i">
				<Member name="ets_count" description="Counter of input TS error packets." range="31:0" property="RO"/>
				<Register offset="0x110c"/>
				<Register offset="0x120c"/>
			</RegisterGroup>
			<RegisterGroup name="ETS_COUNT_CTRL" description="ETS_COUNT_CTRL is an error packet counter control register." value="0x00000000" startoffset="0x1110+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:2" property="RO"/>
				<Member name="ets_count_ctrl" description="Counter control for error packets.&lt;br&gt;00: reset&lt;br&gt;01: enabled&lt;br&gt;10: stopped&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x1110"/>
				<Register offset="0x1210"/>
			</RegisterGroup>
			<RegisterGroup name="TS_AFIFO_WFULL_ERR" description="TS_AFIFO_WFULL_ERR is an interface FIFO error flag register." value="0x00000000" startoffset="0x1114+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:1" property="RO"/>
				<Member name="wfull_err" description="Whether an overflow error occurs in the interface FIFO. Reading this bit clears it." range="0" property="RC"/>
				<Register offset="0x1114"/>
				<Register offset="0x1214"/>
			</RegisterGroup>
			<RegisterGroup name="TS_AFIFO_WFULL_STATUS" description="TS_AFIFO_WFULL_STATUS is an interface FIFO full flag register." value="0x00000000" startoffset="0x1118+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:1" property="RO"/>
				<Member name="full" description="Overflow flag of the interface FIFO (this bit is invalid for the SW interface channel and read as 0).&lt;br&gt;0: No overflow occurs in the input FIFO.&lt;br&gt;1: An overflow occurs in the input FIFO." range="0" property="RO"/>
				<Register offset="0x1118"/>
				<Register offset="0x1218"/>
			</RegisterGroup>
			<RegisterGroup name="TS_SYNC_FLAG" description="TS_SYNC_FLAG is a sync success flag register." value="0x00000000" startoffset="0x1158+0x100*i">
				<Member name="reserved" description="Reserved (read as 0)." range="31:2" property="RO"/>
				<Member name="sync_188_success" description="188 detection success indicator.&lt;br&gt;0: failure&lt;br&gt;1: success" range="1" property="RO"/>
				<Member name="sync_204_success" description="204 detection success indicator.&lt;br&gt;0: failure&lt;br&gt;1: success" range="0" property="RO"/>
				<Register offset="0x1158"/>
				<Register offset="0x1258"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_CTRLN" description="DMX_PID_CTRLN is a PID channel configuration register." value="0x00000000" startoffset="0x3000+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:26" property="RO"/>
				<Member name="ch_attri" description="PID channel type.&lt;br&gt;000: common channel 0&lt;br&gt;001: reserved&lt;br&gt;010: PES common channel 2. The PES data length is not checked.&lt;br&gt;011: PES common channel 3. The PES data length is not checked when the PES length field is 0.&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: audio channel&lt;br&gt;111: video channel" range="25:23" property="RW"/>
				<Member name="ts_post_th" description="Entire TS packet send threshold.&lt;br&gt;0x00: An SOP interrupt is reported after one TS packet is sent.&lt;br&gt;0x01–0x3F: An SOP interrupt is reported after a specified number of TS packets are sent." range="22:17" property="RW"/>
				<Member name="ts_post_mode" description="Mode select.&lt;br&gt;0: The TS_POST mode is not selected.&lt;br&gt;1: The TS_POST mode is selected." range="16" property="RW"/>
				<Member name="cc_equ_rve" description="Whether to reserve the CC duplicate packets.&lt;br&gt;0: dropped&lt;br&gt;1: reserved" range="15" property="RW"/>
				<Member name="pusi_disable" description="Reserved." range="14" property="RW"/>
				<Member name="cc_discon_ctrl" description="CC discontinuity processing mode select.&lt;br&gt;0: The TS packets with CC discontinuity are not dropped.&lt;br&gt;1: The TS packets with CC discontinuity are dropped." range="13" property="RW"/>
				<Member name="crc_mode" description="CRC configuration of a playing channel.&lt;br&gt;000: No CRC32 check is performed.&lt;br&gt;001: CRC32 check is performed, and the packets with CRC errors are dropped.&lt;br&gt;010: CRC32 check is performed, and the packets with CRC errors are sent.&lt;br&gt;011: The syntax determines whether CRC32 check is performed, and the packets with CRC errors are dropped.&lt;br&gt;100: The syntax determines whether CRC32 check is performed, and the packets with or without CRC errors are sent.&lt;br&gt;Other values: reserved" range="12:10"/>
				<Member name="af_mode" description="AF operating mode select.&lt;br&gt;00: AFs are sent.&lt;br&gt;01: AFs are not sent.&lt;br&gt;10: Meaningless AFs are not sent.&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:2" property="RW"/>
				<Member name="data_type" description="Data type.&lt;br&gt;00: section data&lt;br&gt;01: PES data&lt;br&gt;Other values: reserved" range="1:0" property="RW"/>
				<Register offset="0x3000"/>
				<Register offset="0x3004"/>
				<Register offset="0x3008"/>
				<Register offset="0x300c"/>
				<Register offset="0x3010"/>
				<Register offset="0x3014"/>
				<Register offset="0x3018"/>
				<Register offset="0x301c"/>
				<Register offset="0x3020"/>
				<Register offset="0x3024"/>
				<Register offset="0x3028"/>
				<Register offset="0x302c"/>
				<Register offset="0x3030"/>
				<Register offset="0x3034"/>
				<Register offset="0x3038"/>
				<Register offset="0x303c"/>
				<Register offset="0x3040"/>
				<Register offset="0x3044"/>
				<Register offset="0x3048"/>
				<Register offset="0x304c"/>
				<Register offset="0x3050"/>
				<Register offset="0x3054"/>
				<Register offset="0x3058"/>
				<Register offset="0x305c"/>
				<Register offset="0x3060"/>
				<Register offset="0x3064"/>
				<Register offset="0x3068"/>
				<Register offset="0x306c"/>
				<Register offset="0x3070"/>
				<Register offset="0x3074"/>
				<Register offset="0x3078"/>
				<Register offset="0x307c"/>
				<Register offset="0x3080"/>
				<Register offset="0x3084"/>
				<Register offset="0x3088"/>
				<Register offset="0x308c"/>
				<Register offset="0x3090"/>
				<Register offset="0x3094"/>
				<Register offset="0x3098"/>
				<Register offset="0x309c"/>
				<Register offset="0x30a0"/>
				<Register offset="0x30a4"/>
				<Register offset="0x30a8"/>
				<Register offset="0x30ac"/>
				<Register offset="0x30b0"/>
				<Register offset="0x30b4"/>
				<Register offset="0x30b8"/>
				<Register offset="0x30bc"/>
				<Register offset="0x30c0"/>
				<Register offset="0x30c4"/>
				<Register offset="0x30c8"/>
				<Register offset="0x30cc"/>
				<Register offset="0x30d0"/>
				<Register offset="0x30d4"/>
				<Register offset="0x30d8"/>
				<Register offset="0x30dc"/>
				<Register offset="0x30e0"/>
				<Register offset="0x30e4"/>
				<Register offset="0x30e8"/>
				<Register offset="0x30ec"/>
				<Register offset="0x30f0"/>
				<Register offset="0x30f4"/>
				<Register offset="0x30f8"/>
				<Register offset="0x30fc"/>
				<Register offset="0x3100"/>
				<Register offset="0x3104"/>
				<Register offset="0x3108"/>
				<Register offset="0x310c"/>
				<Register offset="0x3110"/>
				<Register offset="0x3114"/>
				<Register offset="0x3118"/>
				<Register offset="0x311c"/>
				<Register offset="0x3120"/>
				<Register offset="0x3124"/>
				<Register offset="0x3128"/>
				<Register offset="0x312c"/>
				<Register offset="0x3130"/>
				<Register offset="0x3134"/>
				<Register offset="0x3138"/>
				<Register offset="0x313c"/>
				<Register offset="0x3140"/>
				<Register offset="0x3144"/>
				<Register offset="0x3148"/>
				<Register offset="0x314c"/>
				<Register offset="0x3150"/>
				<Register offset="0x3154"/>
				<Register offset="0x3158"/>
				<Register offset="0x315c"/>
				<Register offset="0x3160"/>
				<Register offset="0x3164"/>
				<Register offset="0x3168"/>
				<Register offset="0x316c"/>
				<Register offset="0x3170"/>
				<Register offset="0x3174"/>
				<Register offset="0x3178"/>
				<Register offset="0x317c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_EN" description="DMX_PID_EN is a PID channel enable register." value="0x00000000" startoffset="0x3200+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:7" property="RO"/>
				<Member name="pid_rec_dmx_id" description="Recording dmx_id configuration of a PID channel.&lt;br&gt;000: No DMX is used for recording.&lt;br&gt;001–101: DMXs 1–5 are separately enabled for recording.&lt;br&gt;110?111: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="3" property="RO"/>
				<Member name="pid_play_dmx_id" description="Playing dmx_id configuration of a PID channel.&lt;br&gt;000: No DMX is used for recording.&lt;br&gt;001–101: DMXs 1–5 are separately enabled for recording.&lt;br&gt;110?111: reserved" range="2:0" property="RW"/>
				<Register offset="0x3200"/>
				<Register offset="0x3204"/>
				<Register offset="0x3208"/>
				<Register offset="0x320c"/>
				<Register offset="0x3210"/>
				<Register offset="0x3214"/>
				<Register offset="0x3218"/>
				<Register offset="0x321c"/>
				<Register offset="0x3220"/>
				<Register offset="0x3224"/>
				<Register offset="0x3228"/>
				<Register offset="0x322c"/>
				<Register offset="0x3230"/>
				<Register offset="0x3234"/>
				<Register offset="0x3238"/>
				<Register offset="0x323c"/>
				<Register offset="0x3240"/>
				<Register offset="0x3244"/>
				<Register offset="0x3248"/>
				<Register offset="0x324c"/>
				<Register offset="0x3250"/>
				<Register offset="0x3254"/>
				<Register offset="0x3258"/>
				<Register offset="0x325c"/>
				<Register offset="0x3260"/>
				<Register offset="0x3264"/>
				<Register offset="0x3268"/>
				<Register offset="0x326c"/>
				<Register offset="0x3270"/>
				<Register offset="0x3274"/>
				<Register offset="0x3278"/>
				<Register offset="0x327c"/>
				<Register offset="0x3280"/>
				<Register offset="0x3284"/>
				<Register offset="0x3288"/>
				<Register offset="0x328c"/>
				<Register offset="0x3290"/>
				<Register offset="0x3294"/>
				<Register offset="0x3298"/>
				<Register offset="0x329c"/>
				<Register offset="0x32a0"/>
				<Register offset="0x32a4"/>
				<Register offset="0x32a8"/>
				<Register offset="0x32ac"/>
				<Register offset="0x32b0"/>
				<Register offset="0x32b4"/>
				<Register offset="0x32b8"/>
				<Register offset="0x32bc"/>
				<Register offset="0x32c0"/>
				<Register offset="0x32c4"/>
				<Register offset="0x32c8"/>
				<Register offset="0x32cc"/>
				<Register offset="0x32d0"/>
				<Register offset="0x32d4"/>
				<Register offset="0x32d8"/>
				<Register offset="0x32dc"/>
				<Register offset="0x32e0"/>
				<Register offset="0x32e4"/>
				<Register offset="0x32e8"/>
				<Register offset="0x32ec"/>
				<Register offset="0x32f0"/>
				<Register offset="0x32f4"/>
				<Register offset="0x32f8"/>
				<Register offset="0x32fc"/>
				<Register offset="0x3300"/>
				<Register offset="0x3304"/>
				<Register offset="0x3308"/>
				<Register offset="0x330c"/>
				<Register offset="0x3310"/>
				<Register offset="0x3314"/>
				<Register offset="0x3318"/>
				<Register offset="0x331c"/>
				<Register offset="0x3320"/>
				<Register offset="0x3324"/>
				<Register offset="0x3328"/>
				<Register offset="0x332c"/>
				<Register offset="0x3330"/>
				<Register offset="0x3334"/>
				<Register offset="0x3338"/>
				<Register offset="0x333c"/>
				<Register offset="0x3340"/>
				<Register offset="0x3344"/>
				<Register offset="0x3348"/>
				<Register offset="0x334c"/>
				<Register offset="0x3350"/>
				<Register offset="0x3354"/>
				<Register offset="0x3358"/>
				<Register offset="0x335c"/>
				<Register offset="0x3360"/>
				<Register offset="0x3364"/>
				<Register offset="0x3368"/>
				<Register offset="0x336c"/>
				<Register offset="0x3370"/>
				<Register offset="0x3374"/>
				<Register offset="0x3378"/>
				<Register offset="0x337c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_VALUE" description="DMX_PID_VALUE is a PID value configuration register." value="0x00000000" startoffset="0x3400+0x4*n">
				<Member name="reserved" description="Reserved (read as 0)." range="31:14" property="RO"/>
				<Member name="pid_extra" description="Reserved." range="13" property="RW"/>
				<Member name="pid_value" description="PID value." range="12:0" property="RW"/>
				<Register offset="0x3400"/>
				<Register offset="0x3404"/>
				<Register offset="0x3408"/>
				<Register offset="0x340c"/>
				<Register offset="0x3410"/>
				<Register offset="0x3414"/>
				<Register offset="0x3418"/>
				<Register offset="0x341c"/>
				<Register offset="0x3420"/>
				<Register offset="0x3424"/>
				<Register offset="0x3428"/>
				<Register offset="0x342c"/>
				<Register offset="0x3430"/>
				<Register offset="0x3434"/>
				<Register offset="0x3438"/>
				<Register offset="0x343c"/>
				<Register offset="0x3440"/>
				<Register offset="0x3444"/>
				<Register offset="0x3448"/>
				<Register offset="0x344c"/>
				<Register offset="0x3450"/>
				<Register offset="0x3454"/>
				<Register offset="0x3458"/>
				<Register offset="0x345c"/>
				<Register offset="0x3460"/>
				<Register offset="0x3464"/>
				<Register offset="0x3468"/>
				<Register offset="0x346c"/>
				<Register offset="0x3470"/>
				<Register offset="0x3474"/>
				<Register offset="0x3478"/>
				<Register offset="0x347c"/>
				<Register offset="0x3480"/>
				<Register offset="0x3484"/>
				<Register offset="0x3488"/>
				<Register offset="0x348c"/>
				<Register offset="0x3490"/>
				<Register offset="0x3494"/>
				<Register offset="0x3498"/>
				<Register offset="0x349c"/>
				<Register offset="0x34a0"/>
				<Register offset="0x34a4"/>
				<Register offset="0x34a8"/>
				<Register offset="0x34ac"/>
				<Register offset="0x34b0"/>
				<Register offset="0x34b4"/>
				<Register offset="0x34b8"/>
				<Register offset="0x34bc"/>
				<Register offset="0x34c0"/>
				<Register offset="0x34c4"/>
				<Register offset="0x34c8"/>
				<Register offset="0x34cc"/>
				<Register offset="0x34d0"/>
				<Register offset="0x34d4"/>
				<Register offset="0x34d8"/>
				<Register offset="0x34dc"/>
				<Register offset="0x34e0"/>
				<Register offset="0x34e4"/>
				<Register offset="0x34e8"/>
				<Register offset="0x34ec"/>
				<Register offset="0x34f0"/>
				<Register offset="0x34f4"/>
				<Register offset="0x34f8"/>
				<Register offset="0x34fc"/>
				<Register offset="0x3500"/>
				<Register offset="0x3504"/>
				<Register offset="0x3508"/>
				<Register offset="0x350c"/>
				<Register offset="0x3510"/>
				<Register offset="0x3514"/>
				<Register offset="0x3518"/>
				<Register offset="0x351c"/>
				<Register offset="0x3520"/>
				<Register offset="0x3524"/>
				<Register offset="0x3528"/>
				<Register offset="0x352c"/>
				<Register offset="0x3530"/>
				<Register offset="0x3534"/>
				<Register offset="0x3538"/>
				<Register offset="0x353c"/>
				<Register offset="0x3540"/>
				<Register offset="0x3544"/>
				<Register offset="0x3548"/>
				<Register offset="0x354c"/>
				<Register offset="0x3550"/>
				<Register offset="0x3554"/>
				<Register offset="0x3558"/>
				<Register offset="0x355c"/>
				<Register offset="0x3560"/>
				<Register offset="0x3564"/>
				<Register offset="0x3568"/>
				<Register offset="0x356c"/>
				<Register offset="0x3570"/>
				<Register offset="0x3574"/>
				<Register offset="0x3578"/>
				<Register offset="0x357c"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PID_PLAY_BUF" description="DMX_PID_PLAY_BUF is a playing buffer ID register for a specified PID channel." value="0x00000000" startoffset="0x3800+0x4*n">
				<Member name="reserved" description="Reserved." range="31:7" property="RO"/>
				<Member name="play_buf" description="ID of the buffer for DMA playing." range="6:0" property="RW"/>
				<Register offset="0x3800"/>
				<Register offset="0x3804"/>
				<Register offset="0x3808"/>
				<Register offset="0x380c"/>
				<Register offset="0x3810"/>
				<Register offset="0x3814"/>
				<Register offset="0x3818"/>
				<Register offset="0x381c"/>
				<Register offset="0x3820"/>
				<Register offset="0x3824"/>
				<Register offset="0x3828"/>
				<Register offset="0x382c"/>
				<Register offset="0x3830"/>
				<Register offset="0x3834"/>
				<Register offset="0x3838"/>
				<Register offset="0x383c"/>
				<Register offset="0x3840"/>
				<Register offset="0x3844"/>
				<Register offset="0x3848"/>
				<Register offset="0x384c"/>
				<Register offset="0x3850"/>
				<Register offset="0x3854"/>
				<Register offset="0x3858"/>
				<Register offset="0x385c"/>
				<Register offset="0x3860"/>
				<Register offset="0x3864"/>
				<Register offset="0x3868"/>
				<Register offset="0x386c"/>
				<Register offset="0x3870"/>
				<Register offset="0x3874"/>
				<Register offset="0x3878"/>
				<Register offset="0x387c"/>
				<Register offset="0x3880"/>
				<Register offset="0x3884"/>
				<Register offset="0x3888"/>
				<Register offset="0x388c"/>
				<Register offset="0x3890"/>
				<Register offset="0x3894"/>
				<Register offset="0x3898"/>
				<Register offset="0x389c"/>
				<Register offset="0x38a0"/>
				<Register offset="0x38a4"/>
				<Register offset="0x38a8"/>
				<Register offset="0x38ac"/>
				<Register offset="0x38b0"/>
				<Register offset="0x38b4"/>
				<Register offset="0x38b8"/>
				<Register offset="0x38bc"/>
				<Register offset="0x38c0"/>
				<Register offset="0x38c4"/>
				<Register offset="0x38c8"/>
				<Register offset="0x38cc"/>
				<Register offset="0x38d0"/>
				<Register offset="0x38d4"/>
				<Register offset="0x38d8"/>
				<Register offset="0x38dc"/>
				<Register offset="0x38e0"/>
				<Register offset="0x38e4"/>
				<Register offset="0x38e8"/>
				<Register offset="0x38ec"/>
				<Register offset="0x38f0"/>
				<Register offset="0x38f4"/>
				<Register offset="0x38f8"/>
				<Register offset="0x38fc"/>
				<Register offset="0x3900"/>
				<Register offset="0x3904"/>
				<Register offset="0x3908"/>
				<Register offset="0x390c"/>
				<Register offset="0x3910"/>
				<Register offset="0x3914"/>
				<Register offset="0x3918"/>
				<Register offset="0x391c"/>
				<Register offset="0x3920"/>
				<Register offset="0x3924"/>
				<Register offset="0x3928"/>
				<Register offset="0x392c"/>
				<Register offset="0x3930"/>
				<Register offset="0x3934"/>
				<Register offset="0x3938"/>
				<Register offset="0x393c"/>
				<Register offset="0x3940"/>
				<Register offset="0x3944"/>
				<Register offset="0x3948"/>
				<Register offset="0x394c"/>
				<Register offset="0x3950"/>
				<Register offset="0x3954"/>
				<Register offset="0x3958"/>
				<Register offset="0x395c"/>
				<Register offset="0x3960"/>
				<Register offset="0x3964"/>
				<Register offset="0x3968"/>
				<Register offset="0x396c"/>
				<Register offset="0x3970"/>
				<Register offset="0x3974"/>
				<Register offset="0x3978"/>
				<Register offset="0x397c"/>
			</RegisterGroup>
			<RegisterGroup name="SWITCH_CFG" description="SWITCH_CFG is an input stream switch register." value="0x80000000" startoffset="0x3A00">
				<Member name="switch_fake_en" description="Reserved." range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:19" property="RO"/>
				<Member name="switch_cfg5" description="Switch configuration information.&lt;br&gt;TS source select of DMX5." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="15" property="RO"/>
				<Member name="switch_cfg4" description="Switch configuration information.&lt;br&gt;TS source select of DMX4." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="11" property="RO"/>
				<Member name="switch_cfg3" description="Switch configuration information.&lt;br&gt;TS source select of DMX3." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="switch_cfg2" description="Switch configuration information.&lt;br&gt;TS source select of DMX2." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="3" property="RO"/>
				<Member name="switch_cfg1" description="Switch configuration information.&lt;br&gt;TS source select of DMX1.&lt;br&gt;000: The TS source is disabled.&lt;br&gt;001–011: The streams from TS0–TS2 ports in DVB mode are separately selected.&lt;br&gt;100–111: The streams from IP0–IP3 internal ports in IP mode are separately selected." range="2:0" property="RW"/>
				<Register offset="0x3A00"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_TSOUT_CFG" description="DMX_TSOUT_CFG is a TS output port control register." value="0x00000000" startoffset="0x3A08">
				<Member name="reserved" description="Reserved." range="31:13" property="RW"/>
				<Member name="tsout_dbg_auto" description="Reserved." range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="RW"/>
				<Member name="tsout_source_sel" description="TS source select of TSOUT." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="spi_mode" description="Mode select.&lt;br&gt;0: serial output&lt;br&gt;1: parallel output" range="5" property="RW"/>
				<Member name="clkgt_mode" description="Clock gating mode. &lt;br&gt;0: clk_tsout is fixed at 1.&lt;br&gt;1: clk_tsout is valid only when bytes are output." range="4" property="RW"/>
				<Member name="dis" description="Port enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="vld_mode" description="VLD mode.&lt;br&gt;0: The data validity signal is valid only when bytes are output.&lt;br&gt;1: The data validity signal is fixed at 1." range="2" property="RW"/>
				<Member name="sync_pos" description="Sync flag position in serial mode.&lt;br&gt;0: The sync flag is valid only in the first bit.&lt;br&gt;1: The sync flag is valid in the entire byte." range="1" property="RW"/>
				<Member name="byte_endian" description="Byte endian mode.&lt;br&gt;0: The MSB of the byte is first output.&lt;br&gt;0: The LSB of the byte is first output." range="0" property="RW"/>
				<Register offset="0x3A08"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SPS_EXTRA" description="DMX_SPS_EXTRA is a time shift DMX configuration register." value="0x00000000" startoffset="0x3A34">
				<Member name="reserved" description="Reserved (read as 0)." range="31:9" property="RW"/>
				<Member name="sps_dmx_priority" description="Priorities of the playing DMX and recording DMX during time-shift playing. This field is valid only after a time-shift command is delivered. The priorities must be consistent with the sequence specified in switch_cfg.&lt;br&gt;0: The playing DMX takes priority (default).&lt;br&gt;1: The recording DMX takes priority." range="8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="sps_play_dmx_id" description="ID of the playing DMX during time-shift playing. This field is valid only after a time-shift command is delivered." range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="3" property="RO"/>
				<Member name="sps_rec_dmx_id" description="ID of the recording DMX during time-shift playing. This field is valid only after a time-shift command is delivered." range="2:0" property="RW"/>
				<Register offset="0x3A34"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_FLUSH" description="DMX_GLB_FLUSH is a channel clear configuration register." value="0x00010000" startoffset="0x3A80">
				<Member name="reserved" description="Reserved (read as 0)." range="31:17" property="RO"/>
				<Member name="flush_done" description="flush_done channel clear completion flag. After a channel is cleared, this bit is set to 1." range="16" property="RO"/>
				<Member name="reserved" description="Reserved (read as 0)." range="15:13" property="RO"/>
				<Member name="flush_cmd" description="Channel clear command. After a channel is cleared (indicated by the flush_done bit), this bit is automatically set to 0.&lt;br&gt;A channel clear command can be set only when this bit is 0.&lt;br&gt;0: Channels are not cleared.&lt;br&gt;1: Channels are cleared." range="12" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="11:10" property="RO"/>
				<Member name="flush_type" description="Type of the channel clear operation.&lt;br&gt;00: The status of an entire PID channel (including the playing and recording status of a PID channel) is cleared.&lt;br&gt;01: The playing status of a PID channel is cleared.&lt;br&gt;10: The recording status of a PID channel is cleared.&lt;br&gt;11: reserved" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="-"/>
				<Member name="flush_ch" description="ID of the channel to be cleared." range="6:0" property="RW"/>
				<Register offset="0x3A80"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_PCR_SET" description="DMX_PCR_SET is a PCR channel configuration register. A maximum of 16 PCR channelsare supported." value="0x00000000" startoffset="0x3A90+0x4*j">
				<Member name="reserved" description="Reserved (read as 0)." range="31:19" property="RO"/>
				<Member name="pcr_dmx_id" description="dmx_id of the TS packet of a PCR." range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RO"/>
				<Member name="pcr_pid" description="PID of the TS packet of a PCR." range="12:0" property="RW"/>
				<Register offset="0x3a90"/>
				<Register offset="0x3a94"/>
				<Register offset="0x3a98"/>
				<Register offset="0x3a9c"/>
				<Register offset="0x3aa0"/>
				<Register offset="0x3aa4"/>
				<Register offset="0x3aa8"/>
				<Register offset="0x3aac"/>
				<Register offset="0x3ab0"/>
				<Register offset="0x3ab4"/>
				<Register offset="0x3ab8"/>
				<Register offset="0x3abc"/>
				<Register offset="0x3ac0"/>
				<Register offset="0x3ac4"/>
				<Register offset="0x3ac8"/>
				<Register offset="0x3acc"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_RLD0" description="DMX_SCR_RLD0 is loaded SCR value 0 register." value="0x00000000" startoffset="0x3AD0">
				<Member name="reserved" description="Reserved (read as 0)." range="31:25" property="RO"/>
				<Member name="scr_rld_en" description="Software loaded value control of the SCR.&lt;br&gt;0: The SCR performs counting.&lt;br&gt;1: The SCR retains the value loaded by software." range="24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:17" property="RO"/>
				<Member name="scr_extra" description="SCR_extra value configured by software." range="16:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="scr_base_32" description="MSB of SCR_base configured by software." range="0" property="RW"/>
				<Register offset="0x3AD0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_RLD1" description="DMX_SCR_RLD1 is loaded SCR value 1 register." value="0x00000000" startoffset="0x3AD4">
				<Member name="scr_base_31_0" description="Lower 32 bits of SCR_base configured by software." range="31:0" property="RW"/>
				<Register offset="0x3AD4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_VALUE0" description="DMX_SCR_VALUE0 is current SCR value 0 register." value="0x00000000" startoffset="0x3AD8">
				<Member name="reserved" description="Reserved (read as 0)." range="31:17" property="RO"/>
				<Member name="curr_scr_extra" description="Current SCR_extra value." range="16:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="curr_scr_base_32" description="MSB of the current SCR_base." range="0" property="RO"/>
				<Register offset="0x3AD8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_SCR_VALUE1" description="DMX_SCR_VALUE1 is current SCR value 1 register." value="0x00000000" startoffset="0x3ADC">
				<Member name="curr_scr_base_31_0" description="Lower 32 bits of the current SCR_base." range="31:0" property="RO"/>
				<Register offset="0x3ADC"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_CTRL1" description="DMX_GLB_CTRL1 is a TS packet header parse control register. It applies to DMXs 1–5." value="0x00000000" startoffset="0x3B00+0x10*k">
				<Member name="reserved" description="Reserved (read as 0)." range="31:9" property="RO"/>
				<Member name="dmx_av_len_mode" description="Whether to filter excess bytes in the audio/video channels when the length is not 0.&lt;br&gt;0: The excess bytes are not filtered.&lt;br&gt;1: The excess bytes are filtered and dropped." range="8" property="RW"/>
				<Member name="dmx_pid_mode" description="Whether to filter the TEI bit.&lt;br&gt;0: The TEI bit is not filtered.&lt;br&gt;1: The TEI bit is filtered as an additional PID." range="7" property="RW"/>
				<Member name="dmx_tsp_pre_del" description="Whether to drop useless PID packets.&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" property="RW"/>
				<Member name="dmx_cc_disc_pusi_rve" description="Whether to retain the packets with PUSI when the packets are dropped due to CC discontinuity.&lt;br&gt;0: not retained&lt;br&gt;1: reserved" range="5" property="RW"/>
				<Member name="dmx_cc_equ_pusi_rve" description="Whether to retain the packets with PUSI when the packets are dropped due to CC repetition.&lt;br&gt;0: not retained&lt;br&gt;1: reserved" range="4" property="RW"/>
				<Member name="dmx_cc_equ_judge_rule" description="Mode of checking CC duplicated packets.&lt;br&gt;0: Two packets whose CC is the same and AF is 01 or 11 are CC duplicated packets.&lt;br&gt;1: Two packets whose CC is the same and the LSB of the AF is 1 are CC duplicated packets." range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2:1" property="RW"/>
				<Member name="dmx_tei_ctrl" description="Whether to drop the TS packets with valid error signals and whose transport_error_indicator field is 1.&lt;br&gt;0: not dropped&lt;br&gt;1: dropped" range="0" property="RW"/>
				<Register offset="0x3b00"/>
				<Register offset="0x3b10"/>
				<Register offset="0x3b20"/>
				<Register offset="0x3b30"/>
				<Register offset="0x3b40"/>
				<Register offset="0x3b50"/>
				<Register offset="0x3b60"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_CTRL2" description="DMX_GLB_CTRL2 is a TS recording buffer configuration register. It applies to DMXs 1–5." value="0x00000000" startoffset="0x3B04+0x10*k">
				<Member name="reserved" description="Reserved (read as 0)." range="31:22" property="RO"/>
				<Member name="reserved" description="Reserved." range="21:17" property="RW"/>
				<Member name="reserved" description="Reserved." range="16" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="15" property="RO"/>
				<Member name="dmx_tsrec_buf" description="Buffer for storing the recorded TSs." range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="dmx_tsrec_int_ch" description="ID of the PID channel that is used to report the PUSI interrupt during recording." range="6:0" property="RW"/>
				<Register offset="0x3b04"/>
				<Register offset="0x3b14"/>
				<Register offset="0x3b24"/>
				<Register offset="0x3b34"/>
				<Register offset="0x3b44"/>
				<Register offset="0x3b54"/>
				<Register offset="0x3b64"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_GLB_CTRL3" description="DMX_GLB_CTRL3 is a time shift parameter configuration register. It applies to DMXs 1–5." value="0x00000000" startoffset="0x3B08+0x10*k">
				<Member name="reserved" description="Reserved (read as 0)." range="31:21" property="RO"/>
				<Member name="dmx_sps_type" description="Mode of starting time-shift recording.&lt;br&gt;0: Start time-shift recording when the PES packet header in the reference channel is detected by running the time-shift recording command.&lt;br&gt;1: Start time-shift recording when the TS packet header in the reference channel is detected by running the time-shift recording command." range="20" property="RW"/>
				<Member name="dmx_sps_pusi_num" description="PUSI count when the PES packet header in the reference channel is detected. This field is valid only in time-shift mode and must work with the sps_ctrl field." range="19:16" property="RW"/>
				<Member name="dmx_spsrec_pusi_ch" description="Recording reference channel.&lt;br&gt;Recording starts only after the data (PUSI or TS) from the PID channel is detected." range="15:8" property="RW"/>
				<Member name="reserved" description="Reserved (read as 0)." range="7" property="RO"/>
				<Member name="dmx_spsply_pusi_ch" description="Reference channel for time-shift playing.&lt;br&gt;After time-shift playing starts, the playing channel stops when the data (PUSI or TS) from the PID channel meets the requirements." range="6:0" property="RW"/>
				<Register offset="0x3b08"/>
				<Register offset="0x3b18"/>
				<Register offset="0x3b28"/>
				<Register offset="0x3b38"/>
				<Register offset="0x3b48"/>
				<Register offset="0x3b58"/>
				<Register offset="0x3b68"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_PCR_VALUE0" description="DMX_CH_PCR_VALUE0 is a PCR value (extended bits and upper bits) register." value="0x00000000" startoffset="0x3F00+0x10*j">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="pcr_extra_8_0" description="Extended bit of the PCR." range="16:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="pcr_base_32" description="MSB of PCR_base." range="0" property="RO"/>
				<Register offset="0x3f00"/>
				<Register offset="0x3f10"/>
				<Register offset="0x3f20"/>
				<Register offset="0x3f30"/>
				<Register offset="0x3f40"/>
				<Register offset="0x3f50"/>
				<Register offset="0x3f60"/>
				<Register offset="0x3f70"/>
				<Register offset="0x3f80"/>
				<Register offset="0x3f90"/>
				<Register offset="0x3fa0"/>
				<Register offset="0x3fb0"/>
				<Register offset="0x3fc0"/>
				<Register offset="0x3fd0"/>
				<Register offset="0x3fe0"/>
				<Register offset="0x3ff0"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_PCR_VALUE1" description="DMX_CH_PCR_VALUE1 is a PCR value (lower 32 bits) register." value="0x00000000" startoffset="0x3F04+0x10*j">
				<Member name="pcr_base_31_0" description="Lower 32 bits of PCR_base." range="31:0" property="RO"/>
				<Register offset="0x3f04"/>
				<Register offset="0x3f14"/>
				<Register offset="0x3f24"/>
				<Register offset="0x3f34"/>
				<Register offset="0x3f44"/>
				<Register offset="0x3f54"/>
				<Register offset="0x3f64"/>
				<Register offset="0x3f74"/>
				<Register offset="0x3f84"/>
				<Register offset="0x3f94"/>
				<Register offset="0x3fa4"/>
				<Register offset="0x3fb4"/>
				<Register offset="0x3fc4"/>
				<Register offset="0x3fd4"/>
				<Register offset="0x3fe4"/>
				<Register offset="0x3ff4"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_SCR_VALUE0" description="DMX_CH_SCR_VALUE0 is an SCR value (extended bits and upper bits) register after thearrival of PCR." value="0x00000000" startoffset="0x3F08+0x10*j">
				<Member name="reserved" description="Reserved." range="31:17" property="RO"/>
				<Member name="scr_extra_8_0" description="SCR extended bit." range="16:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:1" property="RO"/>
				<Member name="scr_base_32" description="MSB of SCR_base." range="0" property="RO"/>
				<Register offset="0x3f08"/>
				<Register offset="0x3f18"/>
				<Register offset="0x3f28"/>
				<Register offset="0x3f38"/>
				<Register offset="0x3f48"/>
				<Register offset="0x3f58"/>
				<Register offset="0x3f68"/>
				<Register offset="0x3f78"/>
				<Register offset="0x3f88"/>
				<Register offset="0x3f98"/>
				<Register offset="0x3fa8"/>
				<Register offset="0x3fb8"/>
				<Register offset="0x3fc8"/>
				<Register offset="0x3fd8"/>
				<Register offset="0x3fe8"/>
				<Register offset="0x3ff8"/>
			</RegisterGroup>
			<RegisterGroup name="DMX_CH_SCR_VALUE1" description="DMX_CH_PCR_VALUE1 is an SCR value (lower 32 bits) register after the arrival of PCR." value="0x00000000" startoffset="0x3F0C+0x10*j">
				<Member name="scr_base_31_0" description="Lower 32 bits of SCR_base." range="31:0" property="RO"/>
				<Register offset="0x3f0c"/>
				<Register offset="0x3f1c"/>
				<Register offset="0x3f2c"/>
				<Register offset="0x3f3c"/>
				<Register offset="0x3f4c"/>
				<Register offset="0x3f5c"/>
				<Register offset="0x3f6c"/>
				<Register offset="0x3f7c"/>
				<Register offset="0x3f8c"/>
				<Register offset="0x3f9c"/>
				<Register offset="0x3fac"/>
				<Register offset="0x3fbc"/>
				<Register offset="0x3fcc"/>
				<Register offset="0x3fdc"/>
				<Register offset="0x3fec"/>
				<Register offset="0x3ffc"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="JPEG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x60100000"/>
			<RegisterGroup name="JPEG_DEC_START" description="JPEG_DEC_START is a JPEG decoding start register." value="0x00000002" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="rst_busy" description="JPEG reset indicator.&lt;br&gt;0: Reset is complete.&lt;br&gt;1: Reset is being performed." range="1" property="RO"/>
				<Member name="jpeg_dec_start" description="JPEG decoding start. When this register is set to 1, the JPEG decoder is started for decoding. After decoding starts, the register is cleared automatically." range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="JPEG_RESUME_START" description="JPEG_RESUME_START is a JPEG stream resuming start register." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="last_resume_in_pic" description="Indicates whether the streams are the last segment of resumed streams of the current frame.&lt;br&gt;0: no&lt;br&gt;1: yes&lt;br&gt;Note: This bit must be configured no matter whether the decoder needs to be restarted by resuming streams or not." range="1" property="RW"/>
				<Member name="jpeg_resume_start" description="JPEG stream resuming start. When 1 is written to this register, streams start to be resumed to the JPEG decoder. After stream resuming starts, the register is cleared automatically." range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="VHB_STRIDE" description="VHB_STRIDE is a VHB stride register." value="0x00000000" startoffset="0x0C">
				<Member name="vhb_uv_stride" description="UV component stride, a multiple of 64 bytes." range="31:22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:16" property="-"/>
				<Member name="vhb_y_stride" description="Y component stride, a multiple of 64 bytes." range="15:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_SIZE" description="PICTURE_SIZE is a picture size register." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="pic_height_in_mcu" description="Picture height, in the unit of minimum coded unit (MCU)." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="pic_width_in_mcu" description="Picture width, in the unit of MCU." range="9:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_TYPE" description="PICTURE_TYPE is a picture type register." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:3" property="-"/>
				<Member name="pic_type" description="Picture type.&lt;br&gt;000: YUV400&lt;br&gt;001: reserved&lt;br&gt;010: reserved&lt;br&gt;011: YUV420&lt;br&gt;100: YUV422 1x2&lt;br&gt;101: YUV422 2x1&lt;br&gt;110: YUV444&lt;br&gt;111: reserved" range="2:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_STADDR" description="BITBUFFER_STADDR is a stream buffer start address register." value="0x00000000" startoffset="0x20">
				<Member name="bb_staddr1" description="Storage start address register 1 of the stream buffer, a multiple of 128 bytes." range="31:29" property="WO"/>
				<Member name="bb_staddr2" description="Storage start address register 2 of the stream buffer, a multiple of 128 bytes." range="28:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_ENDADDR" description="BITBUFFER_ENDADDR is a stream buffer end address register." value="0x00000000" startoffset="0x24">
				<Member name="bb_endaddr1" description="Storage end address register 1 of the stream buffer, a multiple of 128 bytes." range="31:29" property="WO"/>
				<Member name="bb_endaddr2" description="Storage end address register 2 of the stream buffer, a multiple of 128 bytes." range="28:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTREAMS_STADDR" description="BITSTERAMS_STADDR is a stream storage start address register." value="0x00000000" startoffset="0x28">
				<Member name="bs_staddr1" description="Stream storage start address register 1, in the unit of byte." range="31:29" property="WO"/>
				<Member name="bs_staddr2" description="Stream storage start address register 2, in the unit of byte." range="28:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTREAMS_ENDADDR" description="BITSTERAMS_ENDADDR is a stream storage end address register." value="0x00000000" startoffset="0x2C">
				<Member name="bs_endaddr1" description="Stream storage end address register 1, in the unit of byte." range="31:29" property="WO"/>
				<Member name="bs_endaddr2" description="Stream storage end address register 2, in the unit of byte." range="28:0" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_YSTADDR" description="PICTURE_YSTADDR is a luminance address register of the current reconstruction frame." value="0x00000000" startoffset="0x30">
				<Member name="pic_ystaddr1" description="Luminance address register 1 of the current reconstruction frame, that is, component Y storage start address of a reconstruction image (128-byte aligned)." range="31:29" property="WO"/>
				<Member name="pic_ystaddr2" description="Luminance address register 2 of the current reconstruction frame, that is, component Y storage start address of a reconstruction image (128-byte aligned)." range="28:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x30"/>
			</RegisterGroup>
			<RegisterGroup name="PICTURE_UVSTADDR" description="PICTURE_UVSTADDR is a chrominance address register of the current reconstruction frame." value="0x00000000" startoffset="0x34">
				<Member name="pic_uvstaddr1" description="Chrominance address register 1 of the current reconstruction frame, that is, storage start address of U component and V component of a reconstruction picture (128-byte aligned)." range="31:29" property="WO"/>
				<Member name="pic_uvstaddr2" description="Chrominance address register 2 of the current reconstruction frame, that is, storage start address of U component and V component of a reconstruction picture (128-byte aligned)." range="28:6" property="RW"/>
				<Member name="reserved" description="Reserved." range="5:0" property="-"/>
				<Register offset="0x34"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ_SCALE" description="FREQ_SCALE is a decoding scaling register." value="0x000000B0" startoffset="0x40">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="outstanding" description="Number of AXI outstanding commands. The actual value is the configured value minus 1." range="7:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" property="-"/>
				<Member name="freq_scale" description="Decoding scaling.&lt;br&gt;00: 1&lt;br&gt;01: 1/2&lt;br&gt;10: 1/4&lt;br&gt;11: 1/8" range="1:0" property="RW"/>
				<Register offset="0x40"/>
			</RegisterGroup>
			<RegisterGroup name="JPEG_INT" description="JPEG_INT is an interrupt status register." value="0x02000000" startoffset="0x100">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="int_over_time" description="Decoding timeout interrupt, active high. This bit is cleared when 1 is written." range="4" property="RW"/>
				<Member name="debug_state" description="State bit, for debugging. In high-level mode, this bit is cleared when 1 is written." range="3" property="RW"/>
				<Member name="int_bs_res" description="Stream exhaustion interrupt, active high. This bit is cleared when 1 is written." range="2" property="RW"/>
				<Member name="int_dec_err" description="Decoding error interrupt, active high. This bit is cleared when 1 is written." range="1" property="RW"/>
				<Member name="int_dec_fnsh" description="Current picture decoding completion interrupt, active high. This bit is cleared when 1 is written." range="0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is an interrupt mask register." value="0x00000000" startoffset="0x104">
				<Member name="reserved" description="Reserved." range="31:5" property="-"/>
				<Member name="intm_over_time" description="Decoding timeout interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="intm_bs_res" description="Stream exhaustion interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="RW"/>
				<Member name="intm_dec_err" description="Decoding error interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="RW"/>
				<Member name="intm_dec_fnsh" description="Decoding completion interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="DEBUG1" description="DEBUG1 is a debugging register." value="0x00FFFFFF" startoffset="0x108">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="debug1" description="Debugging bit. When the chip works properly, do not change the register value." range="23:0" property="RW"/>
				<Register offset="0x108"/>
			</RegisterGroup>
			<RegisterGroup name="QUANT_TABLE" description="QUANT_TABLE is a quantization table configuration register." value="0x00000000" startoffset="0x200" endoffset="0x2FC">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="qtab_cr" description="Quantization table of the Cr component." range="23:16" property="RW"/>
				<Member name="qtab_cb" description="Quantization table of the Cb component." range="15:8" property="RW"/>
				<Member name="qtab_y" description="Quantization table of the Y component." range="7:0" property="RW"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
			</RegisterGroup>
			<RegisterGroup name="HDC_TABLE" description="HDC_TABLE is a Huffman table configuration register." value="0x00000000" startoffset="0x300" endoffset="0x32C">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="hdc_ch" description="Chrominance Huffman table." range="23:12" property="RW"/>
				<Member name="hdc_lu" description="Luminance Huffman table." range="11:0" property="RW"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
			</RegisterGroup>
			<RegisterGroup name="HAC_MIN_TABLE" description="HAC_MIN_TABLE is a Huffman AC mincode memory register." value="0x00000000" startoffset="0x340" endoffset="0x35C">
				<Member name="hac_ch_mincode_o" description="Chrominance Huffman AC mincode memory (odd)." range="31:24" property="RW"/>
				<Member name="hac_ch_mincode_e" description="Chrominance Huffman AC mincode memory (even)." range="23:16" property="RW"/>
				<Member name="hac_lu_mincode_o" description="Luminance Huffman AC mincode memory (odd)." range="15:8" property="RW"/>
				<Member name="hac_lu_mincode_e" description="Luminance Huffman AC mincode memory (even)." range="7:0" property="RW"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
			</RegisterGroup>
			<RegisterGroup name="HAC_BASE_TABLE" description="HAC_BASE_TABLE is a Huffman AC base memory register." value="0x00000000" startoffset="0x360" endoffset="0x37C">
				<Member name="hac_ch_base_o" description="Chrominance Huffman AC base memory (odd)." range="31:24" property="RW"/>
				<Member name="hac_ch_base_e" description="Chrominance Huffman AC base memory (even)." range="23:16" property="RW"/>
				<Member name="hac_lu_base_o" description="Luminance Huffman AC base memory (odd)." range="15:8" property="RW"/>
				<Member name="hac_lu_base_e" description="Luminance Huffman AC base memory (even)." range="7:0" property="RW"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
			</RegisterGroup>
			<RegisterGroup name="HAC_SYMBOL_TABLE" description="HAC_SYMBOL_TABLE is a Huffman AC symbol memory register." value="0x00000000" startoffset="0x400" endoffset="0x6BC">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="hac_ch_sym" description="Chrominance Huffman AC symbol memory." range="15:8" property="RW"/>
				<Member name="hac_lu_sym" description="Luminance Huffman AC symbol memory." range="7:0" property="RW"/>
				<Register offset="0x400"/>
				<Register offset="0x404"/>
				<Register offset="0x408"/>
				<Register offset="0x40c"/>
				<Register offset="0x410"/>
				<Register offset="0x414"/>
				<Register offset="0x418"/>
				<Register offset="0x41c"/>
				<Register offset="0x420"/>
				<Register offset="0x424"/>
				<Register offset="0x428"/>
				<Register offset="0x42c"/>
				<Register offset="0x430"/>
				<Register offset="0x434"/>
				<Register offset="0x438"/>
				<Register offset="0x43c"/>
				<Register offset="0x440"/>
				<Register offset="0x444"/>
				<Register offset="0x448"/>
				<Register offset="0x44c"/>
				<Register offset="0x450"/>
				<Register offset="0x454"/>
				<Register offset="0x458"/>
				<Register offset="0x45c"/>
				<Register offset="0x460"/>
				<Register offset="0x464"/>
				<Register offset="0x468"/>
				<Register offset="0x46c"/>
				<Register offset="0x470"/>
				<Register offset="0x474"/>
				<Register offset="0x478"/>
				<Register offset="0x47c"/>
				<Register offset="0x480"/>
				<Register offset="0x484"/>
				<Register offset="0x488"/>
				<Register offset="0x48c"/>
				<Register offset="0x490"/>
				<Register offset="0x494"/>
				<Register offset="0x498"/>
				<Register offset="0x49c"/>
				<Register offset="0x4a0"/>
				<Register offset="0x4a4"/>
				<Register offset="0x4a8"/>
				<Register offset="0x4ac"/>
				<Register offset="0x4b0"/>
				<Register offset="0x4b4"/>
				<Register offset="0x4b8"/>
				<Register offset="0x4bc"/>
				<Register offset="0x4c0"/>
				<Register offset="0x4c4"/>
				<Register offset="0x4c8"/>
				<Register offset="0x4cc"/>
				<Register offset="0x4d0"/>
				<Register offset="0x4d4"/>
				<Register offset="0x4d8"/>
				<Register offset="0x4dc"/>
				<Register offset="0x4e0"/>
				<Register offset="0x4e4"/>
				<Register offset="0x4e8"/>
				<Register offset="0x4ec"/>
				<Register offset="0x4f0"/>
				<Register offset="0x4f4"/>
				<Register offset="0x4f8"/>
				<Register offset="0x4fc"/>
				<Register offset="0x500"/>
				<Register offset="0x504"/>
				<Register offset="0x508"/>
				<Register offset="0x50c"/>
				<Register offset="0x510"/>
				<Register offset="0x514"/>
				<Register offset="0x518"/>
				<Register offset="0x51c"/>
				<Register offset="0x520"/>
				<Register offset="0x524"/>
				<Register offset="0x528"/>
				<Register offset="0x52c"/>
				<Register offset="0x530"/>
				<Register offset="0x534"/>
				<Register offset="0x538"/>
				<Register offset="0x53c"/>
				<Register offset="0x540"/>
				<Register offset="0x544"/>
				<Register offset="0x548"/>
				<Register offset="0x54c"/>
				<Register offset="0x550"/>
				<Register offset="0x554"/>
				<Register offset="0x558"/>
				<Register offset="0x55c"/>
				<Register offset="0x560"/>
				<Register offset="0x564"/>
				<Register offset="0x568"/>
				<Register offset="0x56c"/>
				<Register offset="0x570"/>
				<Register offset="0x574"/>
				<Register offset="0x578"/>
				<Register offset="0x57c"/>
				<Register offset="0x580"/>
				<Register offset="0x584"/>
				<Register offset="0x588"/>
				<Register offset="0x58c"/>
				<Register offset="0x590"/>
				<Register offset="0x594"/>
				<Register offset="0x598"/>
				<Register offset="0x59c"/>
				<Register offset="0x5a0"/>
				<Register offset="0x5a4"/>
				<Register offset="0x5a8"/>
				<Register offset="0x5ac"/>
				<Register offset="0x5b0"/>
				<Register offset="0x5b4"/>
				<Register offset="0x5b8"/>
				<Register offset="0x5bc"/>
				<Register offset="0x5c0"/>
				<Register offset="0x5c4"/>
				<Register offset="0x5c8"/>
				<Register offset="0x5cc"/>
				<Register offset="0x5d0"/>
				<Register offset="0x5d4"/>
				<Register offset="0x5d8"/>
				<Register offset="0x5dc"/>
				<Register offset="0x5e0"/>
				<Register offset="0x5e4"/>
				<Register offset="0x5e8"/>
				<Register offset="0x5ec"/>
				<Register offset="0x5f0"/>
				<Register offset="0x5f4"/>
				<Register offset="0x5f8"/>
				<Register offset="0x5fc"/>
				<Register offset="0x600"/>
				<Register offset="0x604"/>
				<Register offset="0x608"/>
				<Register offset="0x60c"/>
				<Register offset="0x610"/>
				<Register offset="0x614"/>
				<Register offset="0x618"/>
				<Register offset="0x61c"/>
				<Register offset="0x620"/>
				<Register offset="0x624"/>
				<Register offset="0x628"/>
				<Register offset="0x62c"/>
				<Register offset="0x630"/>
				<Register offset="0x634"/>
				<Register offset="0x638"/>
				<Register offset="0x63c"/>
				<Register offset="0x640"/>
				<Register offset="0x644"/>
				<Register offset="0x648"/>
				<Register offset="0x64c"/>
				<Register offset="0x650"/>
				<Register offset="0x654"/>
				<Register offset="0x658"/>
				<Register offset="0x65c"/>
				<Register offset="0x660"/>
				<Register offset="0x664"/>
				<Register offset="0x668"/>
				<Register offset="0x66c"/>
				<Register offset="0x670"/>
				<Register offset="0x674"/>
				<Register offset="0x678"/>
				<Register offset="0x67c"/>
				<Register offset="0x680"/>
				<Register offset="0x684"/>
				<Register offset="0x688"/>
				<Register offset="0x68c"/>
				<Register offset="0x690"/>
				<Register offset="0x694"/>
				<Register offset="0x698"/>
				<Register offset="0x69c"/>
				<Register offset="0x6a0"/>
				<Register offset="0x6a4"/>
				<Register offset="0x6a8"/>
				<Register offset="0x6ac"/>
				<Register offset="0x6b0"/>
				<Register offset="0x6b4"/>
				<Register offset="0x6b8"/>
				<Register offset="0x6bc"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PGD" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10150000"/>
			<RegisterGroup name="DEC_START" description="DEC_START is a PNG enable register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="png_dec_start" description="PNG decoding enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;After the PNG decoding is enabled, this bit is automatically cleared." range="0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="RESUME_START" description="RESUME_START is a stream resuming start register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="png_resume_start" description="Stream resuming enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;After the stream resuming is enabled, this bit is automatically cleared." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="STRIDE" description="STRIDE is a final picture storage stride register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="ahb_stride" description="Line stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_SIZE" description="PNG_SIZE is a picture size register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="png_width" description="Picture width (in pixel). The actual value is subtracted 1 from the width." range="28:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" property="RW"/>
				<Member name="png_height" description="Picture height (in pixel). The actual value is subtracted 1 from the height." range="12:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_TYPE" description="PNG_TYPE is a picture attribute register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="stream_type" description="Input stream type select.&lt;br&gt;0: chunk&lt;br&gt;1: Z-lib stream" range="18" property="RW"/>
				<Member name="png_fun_sel" description="PGD function select.&lt;br&gt;0: PNG decoder&lt;br&gt;1: Z-lib decoder" range="17" property="RW"/>
				<Member name="png_interlace_type" description="Pass extraction select.&lt;br&gt;0: No pass is extracted.&lt;br&gt;1: Passes are extracted from seven passes." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" property="RW"/>
				<Member name="png_color_type" description="Picture type.&lt;br&gt;000: gray picture&lt;br&gt;010: true color picture&lt;br&gt;011: index color picture&lt;br&gt;100: gray picture with α channel data&lt;br&gt;110: true color picture with α channel data&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" property="RW"/>
				<Member name="png_bitdepth" description="Color depth.&lt;br&gt;0x1: 1 bit&lt;br&gt;0x2: 2 bits&lt;br&gt;0x4: 4 bits&lt;br&gt;0x8: 8 bits&lt;br&gt;0x10: 16 bits&lt;br&gt;Other values: reserved" range="4:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="FMT_OUT" description="FMT_OUT is a format conversion register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:22" property="-"/>
				<Member name="fmt_8_4_para" description="4-bit format that is converted from the 8-bit format.&lt;br&gt;000: ARGB 4444&lt;br&gt;001: ARGB 1555&lt;br&gt;010: RGB 565&lt;br&gt;011: RGB 555&lt;br&gt;100: RGB 444&lt;br&gt;Other values: reserved" range="21:19" property="RW"/>
				<Member name="fmt_add_a_para" description="Transparent color processing mode when channel A is added.&lt;br&gt;0: Do not use the transparent color.&lt;br&gt;1: Use the transparent color." range="18" property="RW"/>
				<Member name="fmt_16_8_para" description="Processing mode when a 16-bit format is converted into an 8-bit format.&lt;br&gt;0: Discard the lower eight bits.&lt;br&gt;1: Process based on the formula H8 + ((L8–H8 &gt; 128) ? 1:0).&lt;br&gt;Where, H8 indicates upper eight bits, and L8 indicates lower eight bits." range="17" property="RW"/>
				<Member name="fmt_8_para" description="Mode of stuffing lower bits when a 1-bit, 2-bit, or 4-bit format is converted into an 8-bit format.&lt;br&gt;0: Stuffed with 0.&lt;br&gt;1: Stuffed with the previous valid bit repeatedly." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="fmt_8_4" description="Mode of converting other formats into the 4-bit format.&lt;br&gt;0: No change.&lt;br&gt;1: Set bit[7:0] to ARGB8888 and convert the format into a 4-bit format" range="9" property="RW"/>
				<Member name="fmt_16_8" description="Bit depth conversion.&lt;br&gt;0: No change.&lt;br&gt;1: Convert the 16-bit depth into the 8-bit depth." range="8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="RW"/>
				<Member name="fmt_swap_a" description="A sequence change (8 bits or 16 bits).&lt;br&gt;0: No change.&lt;br&gt;1: ABGR &gt; BGRA/AGray &gt; GrayA" range="6" property="RW"/>
				<Member name="fmt_swap_rgb" description="RGB sequence change (8 bits or 16 bits).&lt;br&gt;0: No change.&lt;br&gt;1: BGR &gt; RGB" range="5" property="RW"/>
				<Member name="fmt_del_a" description="Processing mode when channel A is deleted (8 bits or 16 bits).&lt;br&gt;0: No change.&lt;br&gt;1: –A" range="4" property="RW"/>
				<Member name="fmt_add_a" description="Processing mode when channel A is added (8 bits or 16 bits).&lt;br&gt;0: No change.&lt;br&gt;1: +A" range="3" property="RW"/>
				<Member name="fmt_gray_rgb" description="Conversion from a gray picture to an RGB picture (8 bits or 16 bits).&lt;br&gt;0: No change.&lt;br&gt;1: Gray &gt; BGR/AGray &gt; ABGR" range="2" property="RW"/>
				<Member name="fmt_124_8" description="Conversion from a 1-bit/2-bit/4-bit gray picture to an 8-bit gray picture.&lt;br&gt;0: No change.&lt;br&gt;1: 1-bit/2-bit/4-bit &gt; 8-bit" range="1" property="RW"/>
				<Member name="fmt_byte_rev" description="Arrangement of a 1-bit/2-bit/4-bit pixel in a byte.&lt;br&gt;0: No change.&lt;br&gt;1: Change the arrangement." range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_STADDR" description="BITBUFFER_STADDR is a stream buffer start address register." value="0x00000000" startoffset="0x0020">
				<Member name="bb_staddr" description="Storage start address (in byte and 16-byte aligned) of the stream buffer." range="31:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="BITBUFFER_ENDADDR" description="BITBUFFER_ENDADDR is a stream buffer end address register." value="0x00000000" startoffset="0x0024">
				<Member name="bb_endaddr" description="Storage end address (in byte and 16-byte aligned) of the stream buffer." range="31:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTERAMS_STADDR" description="BITSTERAMS_STADDR is a stream start address register." value="0x00000000" startoffset="0x0028">
				<Member name="bs_staddr" description="Start address (in byte) for storing streams." range="31:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="BITSTERAMS_ENDADDR" description="BITSTERAMS_ENDADDR is a stream end address register." value="0x00000000" startoffset="0x002C">
				<Member name="bs_endddr" description="End address (in byte) for storing streams." range="31:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS0_STADDR" description="PASS0_STADDR is a storage address register of the pass 0 reconstructed picture." value="0x00000000" startoffset="0x0030">
				<Member name="pass_0_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 0 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PASS1_STADDR" description="PASS1_STADDR is a storage address register of the pass 1 reconstructed picture." value="0x00000000" startoffset="0x0034">
				<Member name="pass_1_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 1 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PASS2_STADDR" description="PASS2_STADDR is a storage address register of the pass 2 reconstructed picture." value="0x00000000" startoffset="0x0038">
				<Member name="pass_2_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 2 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="PASS3_STADDR" description="PASS3_STADDR is a storage address register of the pass 3 reconstructed picture." value="0x00000000" startoffset="0x003C">
				<Member name="pass_3_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 3 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS4_STADDR" description="PASS4_STADDR is a storage address register of the pass 4 reconstructed picture." value="0x00000000" startoffset="0x0040">
				<Member name="pass_4_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 4 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PASS5_STADDR" description="PASS5_STADDR is a storage address register of the pass 5 reconstructed picture." value="0x00000000" startoffset="0x0044">
				<Member name="pass_5_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 5 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PASS6_STADDR" description="PASS6_STADDR is a storage address register of the pass 6 reconstructed picture." value="0x00000000" startoffset="0x0048">
				<Member name="pass_6_staddr" description="Address (in byte and 16-byte aligned) for storing the pass 6 reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="FINAL_STADDR" description="FINAL_STADDR is a reconstructed picture start address register." value="0x00000000" startoffset="0x004C">
				<Member name="final_st_adr" description="Start address (in byte and 16-byte aligned) for storing the final reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="FINAL_ENDADDR" description="FINAL_ENDADDR is a reconstructed picture end address register." value="0x00000000" startoffset="0x0050">
				<Member name="final_end_adr" description="End address (in byte and 16-byte aligned) for storing the final reconstructed picture." range="31:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PASS0_STRIDE" description="PASS0_STRIDE is pass 0 storage stride register." value="0x00000000" startoffset="0x005C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_0_stride" description="Pass 0 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS1_STRIDE" description="PASS1_STRIDE is pass 1 storage stride register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_1_stride" description="Pass 1 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PASS2_STRIDE" description="PASS2_STRIDE is pass 2 storage stride register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_2_stride" description="Pass 2 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PASS3_STRIDE" description="PASS3_STRIDE is pass 3 storage stride register." value="0x00000000" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_3_stride" description="Pass 3 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PASS4_STRIDE" description="PASS4_STRIDE is pass 4 storage stride register." value="0x00000000" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_4_stride" description="Pass 4 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PASS5_STRIDE" description="PASS5_STRIDE is pass 5 storage stride register." value="0x00000000" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_5_stride" description="Pass 5 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PASS6_STRIDE" description="PASS6_STRIDE is pass 6 storage stride register." value="0x00000000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="31:16" property="RW"/>
				<Member name="pass_6_stride" description="Pass 6 storage stride (16-byte aligned)." range="15:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_TRANS_COLOR0" description="PNG_TRANS_COLOR0 is a transparent color RG register." value="0x00000000" startoffset="0x0078">
				<Member name="trans_color_g" description="Transparent color G. The lower eight bits are valid in 8-bit format." range="31:16" property="RW"/>
				<Member name="trans_color_r" description="Transparent color R. The lower eight bits are valid in 8-bit format." range="15:0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PNG_TRANS_COLOR1" description="PNG_TRANS_COLOR1 is a transparent color B register." value="0x00000000" startoffset="0x007C">
				<Member name="alpha" description="Stuffed value of channel A when channel A is added. The lower eight bits are valid in 8-bit format." range="31:16" property="RW"/>
				<Member name="trans_color_b" description="Values of the transparent color B and the transparent color of the gray picture. The lower eight bits are valid in 8-bit format." range="15:0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="RDC_ST_ADDR" description="RDC_ST_ADDR is a staggered storage start address register." value="0x00000000" startoffset="0x0080">
				<Member name="rdc_st_addr" description="Staggered storage start address. The buffer size is fixed at 32 KB for the PNG decoder." range="31:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="FLT_ST_ADDR" description="FLT_ST_ADDR is an FLT upper adjacent storage start address register." value="0x00000000" startoffset="0x0088">
				<Member name="flt_st_addr" description="Start address (16-byte aligned) of the buffer for storing upper adjacent data of the FLT module." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="FLT_END_ADDR" description="FLT_END_ADDR is an FLT upper adjacent storage end address register." value="0x00000000" startoffset="0x008C">
				<Member name="flt_end_addr" description="End address of the buffer for storing upper adjacent data of the FLT module." range="31:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PGD_AXI_COEF" description="PGD_AXI_COEF is an AXI configuration information register." value="0x00000000" startoffset="0x0090">
				<Member name="reserved" description="Reserved." range="31:21" property="RW"/>
				<Member name="pgd_rpt_num" description="Maximum number of times of arbitrating a port continuously. The recommended value is 2 or 3." range="20:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" property="RW"/>
				<Member name="pgd_wr_osd" description="AXI write outstanding." range="11:8" property="RW"/>
				<Member name="pgd_rd_osd" description="AXI read outstanding." range="7:4" property="RW"/>
				<Member name="pgd_axi_id" description="AXI ID" range="3:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PGD_AXI_TO" description="PGD_AXI_TO is an AXI timeout register." value="0x00000000" startoffset="0x0094">
				<Member name="reserved" description="Reserved." range="31:26" property="RW"/>
				<Member name="rd_to" description="Timeout period when a port is read." range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="RW"/>
				<Member name="wr_to" description="Timeout period when a port is written." range="9:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="INT" description="INT is an interrupt query register." value="0x00000000" startoffset="0x0100">
				<Member name="int_idat_crc_err" description="Interrupt indicating that an IDAT CRC error occurs.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="31" property="RO"/>
				<Member name="int_adler_err" description="Interrupt indicating that an Adler32 error occurs.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="30" property="RO"/>
				<Member name="int_zlib_cm_err" description="Interrupt indicating that the Z-lib streams are not compressed in deflate mode.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="29" property="RO"/>
				<Member name="int_zlib_cinfo_err" description="Interrupt indicating that the size of the Z-lib stream deflate window is greater than 32 KB.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="28" property="RO"/>
				<Member name="int_zlib_fdict_err" description="Interrupt indicating that the field of the Z-lib stream dictionary is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="27" property="RO"/>
				<Member name="reserved" description="Reserved." range="26" property="RO"/>
				<Member name="int_zlib_btype_err" description="Interrupt indicating that the block type of the Z-lib stream is 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="25" property="RO"/>
				<Member name="int_zlib_lenth_err" description="Interrupt indicating that an error occurs when the length of the uncompressed Z-lib stream is checked.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="24" property="RO"/>
				<Member name="int_zlib_hlit_err" description="Interrupt indicating that the length of the dynamic Huffman literal table for decompressing the Z-lib stream is greater than 29.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="23" property="RO"/>
				<Member name="int_zlib_hdist_err" description="Interrupt indicating that the length of the dynamic Huffman distance table for decompressing the Z-lib stream is greater than 31.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="22" property="RO"/>
				<Member name="int_huff_dec_err" description="Interrupt indicating that there is no corresponding Huffman code.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="21" property="RO"/>
				<Member name="int_dec_cpy_err" description="Interrupt indicating that the number of copy times is not 0 after the tables are decoded.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="20" property="RO"/>
				<Member name="int_flt_type_err" description="Interrupt indicating that the filtering type is greater than 4 during filtering.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="19" property="RO"/>
				<Member name="int_rdc_buf_err" description="Interrupt indicating that the end address is exceeded when the RDC module writes to a buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="18" property="RO"/>
				<Member name="int_flt_buf_err" description="Interrupt indicating that the end address is exceeded when the FLT module writes to a buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="17" property="RO"/>
				<Member name="int_fmt_buf_err" description="Interrupt indicating that the end address is exceeded when the FMT module writes to a buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:3" property="RO"/>
				<Member name="int_dec_err" description="Interrupt indicating that a decoding error occurs.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="2" property="RO"/>
				<Member name="int_bs_res" description="Interrupt indicating that the streams are used up.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="1" property="RO"/>
				<Member name="int_dec_fnsh" description="Interrupt indicating that the current picture is decoded.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Writing 1 clears this field." range="0" property="RO"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="INT_MASK" description="INT_MASK is an interrupt mask register." value="0x00000000" startoffset="0x0104">
				<Member name="intm_idat_crc_err" description="Mask of the interrupt indicating that an IDAT CRC error occurs.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="intm_adler_err" description="Mask of the interrupt indicating that an Adler32 error occurs.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="intm_zlib_cm_err" description="Mask of the interrupt indicating that the Z-lib streams are not compressed in deflate mode.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="intm_zlib_cinfo_err" description="Mask of the interrupt indicating that the size of the Z-lib stream deflate window is greater than 32 KB.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="intm_zlib_fdict_err" description="Mask of the interrupt indicating that the field of the Z-lib stream dictionary is 1.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26" property="RW"/>
				<Member name="intm_zlib_btype_err" description="Mask of the interrupt indicating that the block type of the Z-lib stream is 3.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="intm_zlib_lenth_err" description="Mask of the interrupt indicating that an error occurs when the length of the uncompressed Z-lib stream is checked.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="intm_zlib_hlit_err" description="Mask of the interrupt indicating that the length of the dynamic Huffman literal table for decompressing the Z-lib stream is greater than 29.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="intm_zlib_hdist_err" description="Mask of the interrupt indicating that the length of the dynamic Huffman distance table for decompressing the Z-lib stream is greater than 31.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="intm_huff_dec_err" description="Mask of the interrupt indicating that there is no corresponding Huffman code.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="intm_dec_cpy_err" description="Mask of the interrupt indicating that the number of copy times is not 0 after the tables are decoded.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="intm_flt_type_err" description="Mask of the interrupt indicating that the filtering type is greater than 4 during filtering.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="intm_rdc_buf_err" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: enabled&lt;br&gt;This interrupt indicates that the end address is exceeded when the RDC module writes to a buffer." range="18" property="RW"/>
				<Member name="intm_flt_buf_err" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: enabled&lt;br&gt;This interrupt indicates that the end address is exceeded when the FLT module writes to a buffer." range="17" property="RW"/>
				<Member name="intm_fmt_buf_err" description="Interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: enabled&lt;br&gt;This interrupt indicates that the end address is exceeded when the FMT module writes to a buffer." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:2" property="RW"/>
				<Member name="intm_bs_res" description="Mask of the interrupt indicating that the streams are used up.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="intm_dec_fnsh" description="Mask of the interrupt indicating that the decoding is complete.&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="STOP_ERR" description="STOP_ERR is an error stop register." value="0x00000000" startoffset="0x0108">
				<Member name="stop_idat_crc_err" description="Whether to continue to perform decoding when an IDAT CRC error occurs.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="31" property="RW"/>
				<Member name="stop_adler_err" description="Whether to continue to perform decoding when an Adler32 error occurs.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="30" property="RW"/>
				<Member name="stop_zlib_cm_err" description="Whether to continue to perform decoding when the Z-lib streams are not compressed in deflate mode.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="29" property="RW"/>
				<Member name="stop_zlib_cinfo_err" description="Whether to continue to perform decoding when the size of the Z-lib stream deflate window is greater than 32 KB.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="28" property="RW"/>
				<Member name="stop_zlib_fdict_err" description="Whether to continue to perform decoding when the field of the Z-lib stream dictionary is 1.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="27" property="RW"/>
				<Member name="reserved" description="Reserved." range="26" property="RW"/>
				<Member name="stop_zlib_btype_err" description="Whether to continue to perform decoding when the block type of the Z-lib stream is 3.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="25" property="RW"/>
				<Member name="stop_zlib_lenth_err" description="Whether to continue to perform decoding when an error occurs during the length checking of the uncompressed Z-lib stream.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="24" property="RW"/>
				<Member name="stop_zlib_hlit_err" description="Whether to continue to perform decoding when the length of the dynamic Huffman literal table for decompressing the Z-lib stream is greater than 29.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="23" property="RW"/>
				<Member name="stop_zlib_hdist_err" description="Whether to continue to perform decoding when the length of the dynamic Huffman distance table for decompressing the Z-lib stream is greater than 31.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="22" property="RW"/>
				<Member name="stop_huff_dec_err" description="Whether to continue to perform decoding when there is no corresponding Huffman code.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="21" property="RW"/>
				<Member name="stop_dec_cpy_err" description="Whether to continue to perform decoding when the number of copy times is not 0 after the tables are decoded.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="20" property="RW"/>
				<Member name="stop_flt_type_err" description="Whether to continue to perform decoding when the filtering type is greater than 4 during filtering.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="19" property="RW"/>
				<Member name="stop_rdc_buf_err" description="Whether to continue to perform decoding when the end address is exceeded when the RDC module writes to a buffer.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="18" property="RW"/>
				<Member name="stop_flt_buf_err" description="Whether to continue to perform decoding when the end address is exceeded when the FLT module writes to a buffer.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="17" property="RW"/>
				<Member name="stop_fmt_buf_err" description="Whether to continue to perform decoding when the end address is exceeded when the FMT module writes to a buffer.&lt;br&gt;0: Continue to perform decoding.&lt;br&gt;1: Stop decoding." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:0" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="CHUNK_IDAT_CNT" description="CHUNK_IDAT_CNT is an error count register." value="0x00000000" startoffset="0x010C">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="chunk_idat_err_cnt" description="Count of error IDAT chunks." range="15:8" property="RW"/>
				<Member name="chunk_idat_cnt" description="Total count of IDAT chunks." range="7:0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="RST_BUSY" description="RST_BUSY is a soft reset readback register." value="0x00000000" startoffset="0x0110">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="rst_busy" description="Soft reset status.&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="TDE" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10120000"/>
			<RegisterGroup name="TDE_VER" description="TDE_VER is a TDE version register." value="0x20101206" startoffset="0x800">
				<Member name="version" description="TDE version." range="31:0" property="RO"/>
				<Register offset="0x800"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RST" description="TDE_RST is a soft reset register. It is used to reset the TDE (excluding the registersaccessible to the CPU). After soft reset, the TDE is idle." value="0x00000000" startoffset="0x804">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="reset" description="Soft reset. After a reset takes effect, hardware sets this bit to 0 automatically." range="0" property="RW"/>
				<Register offset="0x804"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CTRL" description="TDE_CTRL is a global control register. It is used to control the internal operations of the TDE.The CPU can read from or write to any of the four global control signals, but the operationdoes not always take effect." value="0x00000000" startoffset="0x808">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="susp1" description="Suspend operation 1.&lt;br&gt;0: 0: Suspend operation 1 does not take effect.&lt;br&gt;1: An operation is suspended after the current node command is executed.&lt;br&gt;When the TDE is suspended, the TDE continues to perform internal operations after this bit is cleared by the software." range="3" property="RW"/>
				<Member name="susp2" description="Suspend operation 2.&lt;br&gt;0: Suspend operation 2 does not take effect.&lt;br&gt;1: Other tasks (excluding vertical scaling and anti-flicker) are suspended after the operation on the current line is performed.&lt;br&gt;When the TDE is suspended, the TDE continues to perform internal operations after this bit is cleared by the software." range="2" property="RW"/>
				<Member name="susp3" description="Suspend operation 3.&lt;br&gt;0: Suspend operation 3 does not take effect.&lt;br&gt;1: A suspended operation is performed after the latest node command is read.&lt;br&gt;When the TDE is suspended, the TDE continues to perform internal operations after this bit is cleared by the software." range="1" property="RW"/>
				<Member name="aqstart" description="TDE start enable in AQ mode.&lt;br&gt;0: enabled&lt;br&gt;1: After 1 is written to this bit, the TDE starts to work. Then, the hardware automatically sets this bit to 0.&lt;br&gt;When the TDE is idle and the AQ mode is enabled, an AQ operation is performed after this bit is set to 1." range="0" property="RW"/>
				<Register offset="0x808"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_ADDR" description="TDE_SQ_ADDR is a current node instruction pointer register of the SQ linked list. It showsthe current SQ node. When the SQ is working, this register stores the instruction pointer ofthe SQ node that is being used. When the SQ does not work, this register stores instructionpointer of the last SQ node that is processed by the previous SQ linked list." value="0x00000000" startoffset="0x80C">
				<Member name="cur_sq_node_addr" description="Start address for the current node of the SQ linked list." range="31:0" property="RO"/>
				<Register offset="0x80C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_ADDR" description="TDE_AQ_ADDR is a current node instruction pointer register of the AQ linked list. It showsthe current AQ node. When the AQ is working, this register stores the instruction pointer ofthe AQ node that is being used. When the AQ does not work, this register stores theinstruction pointer of the last AQ node that is processed by the previous AQ linked list." value="0x00000000" startoffset="0x810">
				<Member name="cur_aq_node_addr" description="Start address for the current node of the AQ linked list." range="31:0" property="RO"/>
				<Register offset="0x810"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_STA" description="TDE_STA is a working status register. It shows the internal working status of the TDE." value="0x00000000" startoffset="0x814">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="line_num" description="Number of completed lines on the current node.&lt;br&gt;Note: This field is valid only when the TDE is suspended." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="link_empty" description="Empty linked list indicator." range="3" property="RO"/>
				<Member name="aqsq_exec" description="Internal working mode of the TDE.&lt;br&gt;0: AQ mode&lt;br&gt;1: SQ mode" range="2" property="RO"/>
				<Member name="dq_busy" description="DMA queue busy indicator." range="1" property="RO"/>
				<Member name="busy" description="TDE busy indicator&lt;br&gt;0: idle&lt;br&gt;1: busy. That is, the TDE is working." range="0" property="RO"/>
				<Register offset="0x814"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_INT" description="TDE_INT is an interrupt status register. It shows the internal interrupt status of the TDE. TheSQ and AQ linked list interrupts do not occur at the same time. The following is the priorityof the four interrupts of the SQ and AQ linked lists:link_compld &gt; node_compld &gt; line_susp &gt; rdy2start" value="0x00000000" startoffset="0x818">
				<Member name="error" description="TDE processing error interrupt, which results in the suspension of the TDE.&lt;br&gt;Note: The error interrupt is always valid, because it is not controlled by the interrupt mask register." range="31" property="WC"/>
				<Member name="reserved" description="Reserved." range="30:20" property="-"/>
				<Member name="aq_rdy2start" description="Suspend interrupt that occurs after the AQ linked list reads the latest node command information." range="19" property="WC"/>
				<Member name="aq_line_susp" description="Interrupt that occurs when the current line of the current node in the AQ linked list is suspended." range="18" property="WC"/>
				<Member name="aq_node_compld" description="Interrupt that occurs when the operation on the current node in the AQ linked list is complete." range="17" property="WC"/>
				<Member name="aq_link_compld" description="Interrupt that occurs when all the operations on the AQ linked list are complete." range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:5" property="-"/>
				<Member name="sq_update" description="Interrupt that occurs when the SQ linked list requests for the update of the linked list header." range="4" property="WC"/>
				<Member name="sq_rdy2start" description="Suspend interrupt that occurs after the SQ linked list reads the latest node command information." range="3" property="WC"/>
				<Member name="sq_line_susp" description="Interrupt that occurs when the current line of the current node in the SQ linked list is suspended." range="2" property="WC"/>
				<Member name="sq_node_compld" description="Interrupt that occurs when the operation on the current node in the SQ linked list is complete." range="1" property="WC"/>
				<Member name="sq_link_compld" description="Interrupt that occurs when all the operations on the SQ linked list are complete." range="0" property="WC"/>
				<Register offset="0x818"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_CTRL" description="TDE_SQ_CTRL is an SQ linked list control register. It used to control the working status ofthe SQ linked lists. The registers for controlling SQ linked lists must be configured in thefollowing sequence: TDE_SQ_OFFSET, TDE_SQ_NADDR, TDE_SQ_UPDATE, andTDE_SQ_CTRL." value="0x00000000" startoffset="0x81C">
				<Member name="sq_update_flag" description="SQ linked list header update flag.&lt;br&gt;0: The SQ linked list header can be updated.&lt;br&gt;1: The SQ linked list header cannot be updated." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:26" property="-"/>
				<Member name="sq_en" description="SQ linked list enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit is automatically cleared." range="25" property="RW"/>
				<Member name="sq_oper_mode" description="SQ linked list exception processing.&lt;br&gt;0x0: After the operation on the current SQ linked list is complete, the next SQ linked list is enabled.&lt;br&gt;0x4: After the operation on the current line of the current node in the current linked list is complete, the next SQ linked list is enabled.&lt;br&gt;Other values: reserved" range="24:21" property="RW"/>
				<Member name="reserved" description="Reserved." range="20:2" property="-"/>
				<Member name="trig_cond" description="Trigger condition.&lt;br&gt;0: The top field is triggered in frame sync mode.&lt;br&gt;1: The bottom field is triggered in frame sync mode." range="1" property="RW"/>
				<Member name="trig_mode" description="Trigger mode.&lt;br&gt;0: frame sync&lt;br&gt;1: field sync" range="0" property="RW"/>
				<Register offset="0x81C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_NADDR" description="TDE_SQ_NADDR is an SQ linked list header pointer register." value="0x00000000" startoffset="0x820">
				<Member name="next_sq_node_addr" description="Start address for the next node of the SQ linked list." range="31:0" property="RW"/>
				<Register offset="0x820"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_UPDATE" description="TDE_SQ_UPDATE is an SQ linked list header instruction update parameter flag register." value="0x00000000" startoffset="0x824">
				<Member name="next_sq_update_ind" description="Indicator of updating the registers on the next node of the SQ linked list.&lt;br&gt;For example, if this register is set to 0010_0000_1011_0001_0000_0000_0100_1110, the registers corresponding to bits 1, 2, 3, 6, 16, 20, 21, 23, and 29 will be updated on the next node. For details about the mapping between bits and registers, see Table 7-1." range="31:0" property="RW"/>
				<Register offset="0x824"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_OFFSET" description="TDE_SQ_OFFSET is an SQ trigger delay register." value="0x00000000" startoffset="0x828">
				<Member name="syn_offset" description="Timing offset of the SQ linked list. The maximum value is 0x83D600." range="31:0" property="RW"/>
				<Register offset="0x828"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_CTRL" description="TDE_AQ_CTRL is an AQ linked list control register." value="0x00000000" startoffset="0x82C">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="aq_en" description="AQ linked list enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="aq_oper_mode" description="AQ linked list re-trigger mode.&lt;br&gt;0x0: After the operation on the current linked list is complete, the next AQ linked list is enabled.&lt;br&gt;0x4: After the operation on the current line of the current node in the current linked list is complete, the next AQ linked list is enabled.&lt;br&gt;Other values: reserved" range="23:20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:0" property="-"/>
				<Register offset="0x82C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_NADDR" description="TDE_AQ_NADDR is an AQ linked list header pointer register." value="0x00000000" startoffset="0x830">
				<Member name="next_aq_node_addr" description="Start address for the next node of the AQ linked list." range="31:0" property="RW"/>
				<Register offset="0x830"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_UPDATE" description="TDE_AQ_UPDATE is an AQ linked list header instruction update parameter flag register." value="0x00000000" startoffset="0x834">
				<Member name="next_aq_update_ind" description="Indicator of updating the registers on the next node of the AQ linked list.&lt;br&gt;For example, if this register is set to 0010_0000_1011_0001_0000_0000_0100_1110, the registers corresponding to bits 1, 2, 3, 6, 16, 20, 21, 23, and 29 will be updated on the next node. For details about the mapping between bits and registers, see Table 7-1." range="31:0" property="RW"/>
				<Register offset="0x834"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_NADDR" description="TDE_NADDR is a next instruction pointer register for the current operation." value="0x00000000" startoffset="0x838">
				<Member name="next_node_addr" description="Start address for the next node of the linked list." range="31:0" property="RO"/>
				<Register offset="0x838"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_UPDATE" description="TDE_UPDATE is a next instruction update parameter flag register for the current operation." value="0x00000000" startoffset="0x83C">
				<Member name="next_update_ind" description="Indicator of updating registers on the next node of the linked list.&lt;br&gt;For example, if this register is set to 0010_0000_1011_0001_0000_0000_0100_1110, the registers corresponding to bits 1, 2, 3, 6, 16, 20, 21, 23, and 29 will be updated on the next node. For details about the mapping between bits and registers, see Table 7-1." range="31:0" property="RO"/>
				<Register offset="0x83C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_RPT_ADDR" description="TDE_SQ_RPT_ADDR is a report node instruction pointer register of the SQ linked list. Itshows the last used SQ node of the previous linked list. This register stores the instructionpointer of the last SQ node that is processed by the last SQ linked list. This register workswith the line_num bit." value="0x00000000" startoffset="0x840">
				<Member name="sq_rpt_addr" description="Start address for the last processed SQ node in the previous SQ linked list." range="31:0" property="RO"/>
				<Register offset="0x840"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_BUS_LIMITER" description="TDE_BUS_LIMITER is a bus traffic control register." value="0x80440000" startoffset="0x844">
				<Member name="clk_ctrl_en" description="TDE Clock gating enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:24" property="-"/>
				<Member name="r_outstd_max" description="Outstanding of the read channel." range="23:20" property="RW"/>
				<Member name="w_outstd_max" description="Outstanding of the write channel." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="y2_rid_sel" description="y2 read ID select.&lt;br&gt;0: ID0&lt;br&gt;1: ID1" range="14" property="RW"/>
				<Member name="y1_rid_sel" description="y1 read ID select.&lt;br&gt;0: ID0&lt;br&gt;1: ID1" range="13" property="RW"/>
				<Member name="src2_rid_sel" description="Source2 read ID select.&lt;br&gt;0: ID0&lt;br&gt;1: ID1" range="12" property="RW"/>
				<Member name="src1_rid_sel" description="Source1 read ID select.&lt;br&gt;0: ID0&lt;br&gt;1: ID1" range="11" property="RW"/>
				<Member name="cas_rid_sel" description="cas read ID select.&lt;br&gt;0: ID0&lt;br&gt;1: ID1" range="10" property="RW"/>
				<Member name="bw_cnt" description="Wait clock cycles during the interval of two bus requests." range="9:0" property="RW"/>
				<Register offset="0x844"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_BUS_MONITOR" description="TDE_BUS_MONITOR is a watchdog counter register." value="0x01000000" startoffset="0x848">
				<Member name="watchdog_cnt" description="Watchdog counter. It indicates the threshold of the watchdog counter. If the internal watchdog counter of the TDE is above the threshold, a suspend interrupt is reported." range="31:0" property="RW"/>
				<Register offset="0x848"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_SQ_UPDATE2" description="TDE_SQ_UPDATE2 is SQ linked list header instruction update parameter flag register 2." value="0x00000000" startoffset="0x858">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="next_aq_update2_ind" description="Indicator of updating the registers on the next node of the AQ linked list.&lt;br&gt;For example, if this register is set to 0010_0000_1011_0001_0000_0000_0100_1110, the registers corresponding to bits 1, 2, 3, 6, 16, 20, 21, 23, and 29 will be updated on the next node. For details about the mapping between bits and registers, see Table 7-1." range="12:0" property="RW"/>
				<Register offset="0x858"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AQ_UPDATE2" description="TDE_AQ_UPDATE2 is AQ linked list header instruction update parameter flag register 2." value="0x00000000" startoffset="0x85C">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="next_aq_update2_ind" description="Indicator of updating the registers on the next node of the AQ linked list.&lt;br&gt;For example, if this register is set to 0010_0000_1011_0001_0000_0000_0100_1110, the registers corresponding to bits 1, 2, 3, 6, 16, 20, 21, 23, and 29 will be updated on the next node. For details about the mapping between bits and registers, see Table 7-1." range="12:0" property="RW"/>
				<Register offset="0x85C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_UPDATE2" description="TDE_UPDATE2 is next instruction update parameter flag register 2 of the current operation." value="0x00000000" startoffset="0x860">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="next_update2_ind" description="Indicator of updating registers on the next node of the linked list.&lt;br&gt;For example, if this register is set to 0010_0000_1011_0001_0000_0000_0100_1110, the registers corresponding to bits 1, 2, 3, 6, 16, 20, 21, 23, and 29 will be updated on the next node. For details about the mapping between bits and registers, see Table 7-1." range="12:0" property="RO"/>
				<Register offset="0x860"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_REQ_TH" description="TDE_REQ_TH is a threshold request control register." value="0x00000000" startoffset="0x868">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="req_th_en" description="Request threshold enable." range="24" property="RW"/>
				<Member name="req_th_3" description="Request threshold 3." range="23:18" property="RW"/>
				<Member name="req_th_2" description="Request threshold 2." range="17:12" property="RW"/>
				<Member name="req_th_1" description="Request threshold 1." range="11:6" property="RW"/>
				<Member name="req_th_0" description="Request threshold 0." range="5:0" property="RW"/>
				<Register offset="0x868"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_AXI_ID" description="TDE_AXI_ID is an AXI bus ID configuration register." value="0x00000010" startoffset="0x86C">
				<Member name="reserved" description="Reserved." range="31:13" property="-"/>
				<Member name="req_sep_en_4k" description="0: If the address crosses 4 KB, the command is not split.&lt;br&gt;1: If the address crosses 4 KB, the command is split." range="12" property="RW"/>
				<Member name="axi_wid" description="Write ID configuration." range="11:8" property="RW"/>
				<Member name="axi_rid1" description="Read ID0 configuration." range="7:4" property="RW"/>
				<Member name="axi_rid0" description="Read ID0 configuration." range="3:0" property="RW"/>
				<Register offset="0x86C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_INS" description="TDE_INS is an instruction control register. The macroblock processing mode depends on thevalue of mb_mode. The details are as follows:&lt;ul&gt;&lt;li&gt;When mb_mode is 3'b000, macroblock processing mode 0 is used. This mode is a high-quality luminance scaling mode. The luminance data is from source 1 channel.&lt;/li&gt;&lt;li&gt;When mb_mode is 3'b010, macroblock processing mode 1 is used. This mode is a high-quality chrominance scaling mode. The luminance data is from source 2 channel. Alphaprocessing is supported for the chrominance data and the data from source 1 channel.&lt;/li&gt;&lt;li&gt;When mb_mode is 3'b100, macroblock processing mode 2 is used. The luminance data isfrom source 1 channel. The chrominance data is from source 2 channel. After beingscaled, the chrominance data is combined with the luminance data.&lt;/li&gt;&lt;li&gt;When mb_mode is 3'b110, macroblock processing mode 3 is used. The luminance data isfrom source 1 channel, and the chrominance data is from source 2 channel. After beingcombined, the luminance data and chrominance data are scaled.&lt;/li&gt;&lt;li&gt;When mb_mode is 3'b001, macroblock processing mode 4 is used. The luminance data isfrom source 2 channel, and the background data is from source 1 channel. Alphaprocessing is supported for the luminance data and chrominance data.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x880">
				<Member name="last_block_flag" description="Last block flag.&lt;br&gt;1: The block is the last one.&lt;br&gt;0: The block is not the last one." range="31" property="RO"/>
				<Member name="first_block_flag" description="First block flag.&lt;br&gt;1: The block is the first one.&lt;br&gt;0: The block is not the first one." range="30" property="RO"/>
				<Member name="block_flag" description="Block flag.&lt;br&gt;0: No blocks exist.&lt;br&gt;1: Blocks exist." range="29" property="RO"/>
				<Member name="ocsc_conv" description="Output CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RO"/>
				<Member name="sq_irq_mask" description="0x00: Interrupts are masked.&lt;br&gt;0x01: The SQ linked list line suspend interrupt or line break interrupt is enabled.&lt;br&gt;0x02: A suspend interrupt is enabled. It indicates that when the latest node command information is read by the SQ linked list but no operation is performed on images.&lt;br&gt;0x04: The current node completion interrupt of the SQ linked list is enabled.&lt;br&gt;0x08: The SQ linked list completion interrupt is enabled.&lt;br&gt;0x10: The SQ linked list header update completion interrupt is enabled.&lt;br&gt;Other values: reserved" range="27:23" property="RO"/>
				<Member name="aq_irq_mask" description="0x0: Interrupts are masked.&lt;br&gt;0x1: The AQ linked list line suspend interrupt or line break interrupt is enabled.&lt;br&gt;0x2: A suspend interrupt is enabled. It indicates that when the latest node command information is read by the AQ linked list but no operation is performed on images.&lt;br&gt;0x4: The current node completion interrupt of the AQ linked list is enabled.&lt;br&gt;0x8: The AQ linked list completion interrupt is enabled.&lt;br&gt;Other values: reserved" range="22:19" property="RO"/>
				<Member name="mb_en" description="Macroblock operation enable." range="18" property="RO"/>
				<Member name="mb_mode" description="Macroblock processing mode.&lt;br&gt;000: high-quality luminance 2D filtering and scaling, VF/FF/HF&lt;br&gt;010: high-quality chrominance 2D filtering, scaling or up-sampling, VF/HF&lt;br&gt;100: Y/C combination after high-quality chrominance vertical/horizontal 2D up sampling&lt;br&gt;110: Y/C 2D filtering and scaling after Y/C combination (chrominance line copy, chrominance horizontal up sampling, or no chrominance processing)&lt;br&gt;001: luminance mixing&lt;br&gt;Other values: reserved" range="17:15" property="RO"/>
				<Member name="clip" description="Clipping enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RO"/>
				<Member name="icsc_sel" description="Input CSC select.&lt;br&gt;0: Source 2 uses input ICSC.&lt;br&gt;1: Source 1 uses input ICSC." range="13" property="RO"/>
				<Member name="color_key" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RO"/>
				<Member name="clut" description="CLUT enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RO"/>
				<Member name="reserved" description="Reserved." range="10" property="-"/>
				<Member name="y2_en" description="Y2 channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RO"/>
				<Member name="y1_en" description="Y1 channel enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RO"/>
				<Member name="dfe_en" description="Anti-flicker filter enable for source 2 channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RO"/>
				<Member name="_d_rsz" description="2D scaling enable for source 2 channel.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RO"/>
				<Member name="ics_conv" description="Input CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RO"/>
				<Member name="src2_mod" description="Operating mode of source 2.&lt;br&gt;00: Source 2 is disabled.&lt;br&gt;01: The data of source 2 is from the image data in the memory.&lt;br&gt;10: The data of source 2 is from the pattern data in the memory.&lt;br&gt;11: he data of source 2 is from the color filling register." range="4:3" property="RO"/>
				<Member name="src1_mod" description="Operating mode of source 1.&lt;br&gt;000: Source 1 is disabled.&lt;br&gt;001: The data of source 1 is from the image data in the memory (excluding DMA).&lt;br&gt;011: The data of source 1 is from the color filling register (excluding fast filling).&lt;br&gt;101: Source 1 performs the DMA operation.&lt;br&gt;111: Source 1 performs the direct filling operation.&lt;br&gt;Other values: reserved" range="2:0" property="RO"/>
				<Register offset="0x880"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_ADDR" description="TDE_S1_ADDR is a source 1 bitmap base address register." value="0x00000000" startoffset="0x884">
				<Member name="s1_base_addr" description="Base address for source 1 bitmap, that is, address when the bitmap coordinates are (0, 0).&lt;br&gt;For the date type of byte or sub byte, the base address must be on the byte boundary, and the pitch can be any multiple of the number of bytes.&lt;br&gt;For the data format of half-word, the base address must be on the half-word boundary, and the pitch must be a multiple of (2 x number of bytes).&lt;br&gt;For the data format of 24-bit, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of word, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of YCbCr422, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes)." range="31:0" property="RO"/>
				<Register offset="0x884"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_TYPE" description="TDE_S1_TYPE is a source 1 bitmap type register." value="0x00000000" startoffset="0x888">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="rgb_exp" description="RGB extension mode.&lt;br&gt;0: Lower bits are stuffed with 0s.&lt;br&gt;1: Data on upper bits is copied to the lower bits." range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:26" property="-"/>
				<Member name="v_scan_ord" description="Vertical scanning direction.&lt;br&gt;0: from top downwards&lt;br&gt;1: from bottom upwards" range="25" property="RO"/>
				<Member name="h_scan_ord" description="Horizontal scanning direction.&lt;br&gt;0: from left rightwards&lt;br&gt;1: from right leftwards" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:22" property="-"/>
				<Member name="alpha_range" description="8-bit alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="21" property="RO"/>
				<Member name="s1_color_fmt" description="Pixel format of source 1.&lt;br&gt;0x00: RGB444&lt;br&gt;0x01: RGB555&lt;br&gt;0x02: RGB565&lt;br&gt;0x03: RGB888&lt;br&gt;0x04: ARGB4444&lt;br&gt;0x05: ARGB1555&lt;br&gt;0x06: ARGB8565&lt;br&gt;0x07: ARGB8888&lt;br&gt;0x08: CLUT1. The MSB maps to the rightmost pixel, which is similar to the little endian mode.&lt;br&gt;0x09: CLUT2. The MSB maps to the rightmost pixel, which is similar to the little endian mode.&lt;br&gt;0x0A: CLUT4. The MSB maps to the rightmost pixel, which is similar to the little endian mode.&lt;br&gt;0x0B: CLUT8&lt;br&gt;0x0C: ACLUT44&lt;br&gt;0x0D: ACLUT88&lt;br&gt;0x10: A1. The MSB maps to the rightmost pixel, which is similar to the little endian mode.&lt;br&gt;0x11: A8&lt;br&gt;0x12: YCbCr888&lt;br&gt;0x13: AYCbCr8888&lt;br&gt;0x14: YCbCr422. The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x16: byte&lt;br&gt;0x17: halfword&lt;br&gt;0x18: YCbCr400MB&lt;br&gt;0x19: YCbCr422MBH (1x2). The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x1A: YCbCr422MBV (2x1)&lt;br&gt;0x1B: YCbCr420MB. The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x1C: YCbCr444MB&lt;br&gt;Other values: reserved" range="20:16" property="RO"/>
				<Member name="pitch" description="Line pitch of source 1 (only for lower 14 bits).&lt;br&gt;For the date type of byte or sub byte, the base address must be on the byte boundary, and the pitch can be any multiple of the number of bytes.&lt;br&gt;For the data format of half-word, the base address must be on the half-word boundary, and the pitch must be a multiple of (2 x number of bytes).&lt;br&gt;For the data format of 24-bit, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of word, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of YCbCr422, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes)." range="15:0" property="RO"/>
				<Register offset="0x888"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_XY" description="TDE_S1_XY is a source 1 bitmap start position register." value="0x00000000" startoffset="0x88C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_coord" description="Start Y coordinate of the source 1 image to be processed. The coordinate is related to the vertical scanning direction." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_coord" description="Start X coordinate of the source 1 image to be processed. The coordinate is related to the horizontal scanning direction." range="11:0" property="RO"/>
				<Register offset="0x88C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S1_FILL" description="TDE_S1_FILL is a source 1 bitmap filling color register." value="0x00000000" startoffset="0x890">
				<Member name="s1_color_fill" description="Filling color of source 1.&lt;br&gt;Direct filling mode: A pixel is filled based on the image formats supported by source 1. The filled bits must be lower-bit aligned. For example, s1_color_fill bit[0] must be filled with 1 bpp pixel.&lt;br&gt;Color filling mode: The ARGB or AYCbCr 32-bit true color that is configured by the software is used." range="31:0" property="RO"/>
				<Register offset="0x890"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_ADDR" description="TDE_S2_ADDR is a source 2 bitmap base address register." value="0x00000000" startoffset="0x894">
				<Member name="s2_base_addr" description="Base address for source 2 bitmap, that is, address when the bitmap coordinates are (0, 0).&lt;br&gt;For the date type of byte or sub byte, the base address must be on the byte boundary, and the pitch can be any multiple of the number of bytes.&lt;br&gt;For the data format of half-word, the base address must be on the half-word boundary, and the pitch must be a multiple of (2 x number of bytes).&lt;br&gt;For the data format of 24-bit, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of word, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of YCbCr422, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes)." range="31:0" property="RO"/>
				<Register offset="0x894"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_TYPE" description="TDE_S2_TYPE is a source 2 bitmap type register." value="0x00000000" startoffset="0x898">
				<Member name="reserved" description="Reserved." range="31:30" property="RO"/>
				<Member name="rgb_exp" description="RGB extension mode.&lt;br&gt;0: Lower bits are stuffed with 0s.&lt;br&gt;1: Data on upper bits is copied to the lower bits." range="29" property="RO"/>
				<Member name="reserved" description="Reserved." range="28:26" property="RO"/>
				<Member name="v_scan_ord" description="Vertical scanning direction.&lt;br&gt;0: from top downwards&lt;br&gt;1: from bottom upwards" range="25" property="RO"/>
				<Member name="h_scan_ord" description="Horizontal scanning direction.&lt;br&gt;0: from left rightwards&lt;br&gt;1: from right leftwards" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23" property="RO"/>
				<Member name="colorize_en" description="Colorize enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RO"/>
				<Member name="alpha_range" description="8-bit alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="21" property="RO"/>
				<Member name="s2_color_fmt" description="Pixel format of source 2.&lt;br&gt;0x00: RGB444&lt;br&gt;0x01: RGB555&lt;br&gt;0x02: RGB565&lt;br&gt;0x03: RGB888&lt;br&gt;0x04: ARGB4444&lt;br&gt;0x05: ARGB1555&lt;br&gt;0x06: ARGB8565&lt;br&gt;0x07: ARGB8888&lt;br&gt;0x08: CLUT1. The MSB maps to the rightmost pixel.&lt;br&gt;0x09: CLUT2. The MSB maps to the rightmost pixel.&lt;br&gt;0x0A: CLUT4. The MSB maps to the rightmost pixel.&lt;br&gt;0x0B: CLUT8&lt;br&gt;0x0C: ACLUT44&lt;br&gt;0x0D: ACLUT88&lt;br&gt;0x10: A1. The MSB maps to the rightmost pixel.&lt;br&gt;0x11: A8&lt;br&gt;0x12: YCbCr888&lt;br&gt;0x13: AYCbCr8888&lt;br&gt;0x14: YCbCr422. The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x18: YCbCr400MB&lt;br&gt;0x19: YCbCr422MBH (1x2). The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x1A: YCbCr422MBV (2x1)&lt;br&gt;0x1B: YCbCr420MB. The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x1C: YCbCr444MB&lt;br&gt;Other values: reserved" range="20:16" property="RO"/>
				<Member name="pitch" description="Line pitch of source 2 (only for the lower 14 bits).&lt;br&gt;For the date type of byte or sub byte, the base address must be on the byte boundary, and the pitch can be any multiple of the number of bytes.&lt;br&gt;For the data format of half-word, the base address must be on the half-word boundary, and the pitch must be a multiple of (2 x number of bytes).&lt;br&gt;For the data format of 24-bit, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of word, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of YCbCr422, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes)." range="15:0" property="RO"/>
				<Register offset="0x898"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_XY" description="TDE_S2_XY is a source 2 bitmap start position register." value="0x00000000" startoffset="0x89C">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_coord" description="Start Y coordinate of the source 2 image to be processed. The coordinate is related to the vertical scanning direction." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_coord" description="Start X coordinate of the source 2 image to be processed. The coordinate is related to the horizontal scanning direction." range="11:0" property="RO"/>
				<Register offset="0x89C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_SIZE" description="TDE_S2_SIZE is a source 2 bitmap size register." value="0x00000000" startoffset="0x8A0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="s2_height" description="Image height of source 2." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="s2_width" description="Image width of source 2." range="11:0" property="RO"/>
				<Register offset="0x8A0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_S2_FILL" description="TDE_S2_FILL is a source 2 bitmap filling color register." value="0x00000000" startoffset="0x8A4">
				<Member name="s2_color_fill" description="Filling color of source 2.&lt;br&gt;Color filling mode: The ARGB or AYCbCr 32-bit true color that is configured by the software is used." range="31:0" property="RO"/>
				<Register offset="0x8A4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TAR_ADDR" description="TDE_TAR_ADDR is a target bitmap base address register." value="0x00000000" startoffset="0x8A8">
				<Member name="target_base_addr" description="Base address for the target bitmap, that is, address when the bitmap coordinates are (0, 0).&lt;br&gt;For the date type of byte or sub byte, the base address must be on the byte boundary, and the pitch can be any multiple of the number of bytes.&lt;br&gt;For the data format of half-word, the base address must be on the half-word boundary, and the pitch must be a multiple of (2 x number of bytes).&lt;br&gt;For the data format of 24-bit, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of word, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of YCbCr422, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes)." range="31:0" property="RO"/>
				<Register offset="0x8A8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TAR_TYPE" description="TDE_TAR_TYPE is a target bitmap type register." value="0x00000000" startoffset="0x8AC">
				<Member name="reserved" description="Reserved." range="31:29" property="-"/>
				<Member name="dfe_firstline_oe" description="First line output enable during anti-flicker.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="28" property="RO"/>
				<Member name="dfe_lastline_oe" description="Last line output enable during anti-flicker.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="27" property="RO"/>
				<Member name="rgb_round" description="RGB truncation mode.&lt;br&gt;0: round off&lt;br&gt;1: 2 x 2 dither" range="26" property="RO"/>
				<Member name="v_scan_ord" description="Vertical scanning direction.&lt;br&gt;0: from top downwards&lt;br&gt;1: from bottom upwards" range="25" property="RO"/>
				<Member name="h_scan_ord" description="Horizontal scanning direction.&lt;br&gt;0: from left rightwards&lt;br&gt;1: from right leftwards" range="24" property="RO"/>
				<Member name="alpha_from" description="Alpha source of the output data.&lt;br&gt;00: The alpha value included in the output data format is obtained from the alpha_blending scaling result or anti-flicker result.&lt;br&gt;01: The alpha value included in the output data format is obtained from source 1 bitmap.&lt;br&gt;10: The alpha value included in the output data format is obtained from source 2 bitmap.&lt;br&gt;11: The alpha value of the bitmap is obtained from the internal global alpha value of the chip.&lt;br&gt;Note: This field is valid when TDE_ALU[alu_mod] is not 0x4, 0x5, or 0x8." range="23:22" property="RO"/>
				<Member name="alpha_range" description="8-bit alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="21" property="RO"/>
				<Member name="target_color_fmt" description="Pixel format of the target image.&lt;br&gt;0x00: RGB444&lt;br&gt;0x01: RGB555&lt;br&gt;0x02: RGB565&lt;br&gt;0x03: RGB888&lt;br&gt;0x04: ARGB4444&lt;br&gt;0x05: ARGB1555&lt;br&gt;0x06: ARGB8565&lt;br&gt;0x07: ARGB8888&lt;br&gt;0x08: CLUT1. The MSB maps to the rightmost pixel.&lt;br&gt;0x09: CLUT2. The MSB maps to the rightmost pixel.&lt;br&gt;0x0A: CLUT4. The MSB maps to the rightmost pixel.&lt;br&gt;0x0B: CLUT8&lt;br&gt;0x0C: ACLUT44&lt;br&gt;0x0D: ACLUT88&lt;br&gt;0x10: A1. The MSB maps to the rightmost pixel.&lt;br&gt;0x11: A8&lt;br&gt;0x12: YCbCr888&lt;br&gt;0x13: AYCbCr8888&lt;br&gt;0x14: YCbCr422. The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x16: byte&lt;br&gt;0x17: halfword&lt;br&gt;0x18: YCbCr400MB&lt;br&gt;0x19: YCbCr422MBH (1x2). The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x1A: YCbCr422MBV (2x1)&lt;br&gt;0x1B: YCbCr420MB. The X coordinate of the start pixel and the pixel width are even numbers.&lt;br&gt;0x1C: YCbCr444MB&lt;br&gt;Other values: reserved&lt;br&gt;Note: The output data in sub byte format must be byte-aligned." range="20:16" property="RO"/>
				<Member name="pitch" description="Line pitch of the target bitmap (only for the lower 14 bits).&lt;br&gt;For the date type of byte or sub byte, the base address must be on the byte boundary, and the pitch can be any multiple of the number of bytes.&lt;br&gt;For the data format of half-word, the base address must be on the half-word boundary, and the pitch must be a multiple of (2 x number of bytes).&lt;br&gt;For the data format of 24-bit, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of word, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes).&lt;br&gt;For the data format of YCbCr422, the base address must be on the word boundary, and the pitch must be a multiple of (4 x number of bytes)." range="15:0" property="RO"/>
				<Register offset="0x8AC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TAR_XY" description="TDE_TAR_XY is a target bitmap start position register." value="0x00000000" startoffset="0x8B0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_coord" description="Start Y coordinate of the target bitmap. The coordinate is related to the vertical scanning direction." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_coord" description="Start X coordinate of the target bitmap. The coordinate is related to the horizontal scanning direction." range="11:0" property="RO"/>
				<Register offset="0x8B0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_TS_SIZE" description="TDE_TS_SIZE is a target bitmap size register. If source 1 is used in non-macroblock mode,the size of source 1 bitmap is the same as that of the target bitmap. In macroblock mode, thebitmap size of source 1 is related to the TDE_S2_SIZE register. For details, see thedescription of TDE_S2_SIZE." value="0x00000000" startoffset="0x8B4">
				<Member name="alpha_threshold_hi" description="If the output format is ARGB1555, alpha_threshold is the judgment threshold. alpha_threshold_hi indicates the upper four bits, and alpha_threshold_lo indicates the lower four bits. When the output alpha value is greater than or equal to alpha_threshold, the output 1-bit alpha value is 1; when the output alpha value is less than alpha_threshold, the output 1-bit alpha value is 0." range="31:28" property="RO"/>
				<Member name="s1_height" description="Height of the output target bitmap or source 1 bitmap. The sizes of source 1 bitmap and the target bitmap are always the same." range="27:16" property="RO"/>
				<Member name="alpha_threshold_lo" description="If the output format is ARGB1555, alpha_threshold is the judgment threshold. alpha_threshold_hi indicates the upper four bits, and alpha_threshold_lo indicates the lower four bits. When the output alpha value is greater than or equal to alpha_threshold, the output 1-bit alpha value is 1; when the output alpha value is less than alpha_threshold, the output 1-bit alpha value is 0." range="15:12" property="RO"/>
				<Member name="s1_width" description="Width of the output target bitmap or source 1 bitmap. The sizes of source 1 bitmap and the target bitmap are always the same." range="11:0" property="RO"/>
				<Register offset="0x8B4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_COLOR_CONV" description="TDE_COLOR_CONV is a CLUT and CSC control register." value="0x00000000" startoffset="0x8B8">
				<Member name="alpha1" description="In ARGB1555 mode, if the RGB extension mode rgb_exp is 1 and the alpha value is 1, alpha1 is used to extend the alpha bit to eight bits. The alpha value ranges from 0x00 to 0x80. The value 0x00 indicates fully transparent, and the value 0x80 indicates opaque." range="31:24" property="RO"/>
				<Member name="alpha0" description="In ARGB1555 mode, if the RGB extended mode rgb_exp is 1 and the alpha value is 0, alpha0 is used to extend the alpha bit to eight bits. The alpha value ranges from 0x00 to 0x80. The value 0x00 indicates fully transparent, and the value 0x80 indicates opaque." range="23:16" property="RO"/>
				<Member name="icsc_custom_en" description="User-defined input CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (User-defined CSC parameters are used.)" range="15" property="RO"/>
				<Member name="icsc_reload" description="User-defined input CSC parameter update enable.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="14" property="RO"/>
				<Member name="ocsc_custom_en" description="User-defined output CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled (User-defined CSC parameters are used.)" range="13" property="RO"/>
				<Member name="ocsc_reload" description="User-defined output CSC parameter update enable.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="clut_reload" description="CLUT update enable.&lt;br&gt;0: The CLUT is not updated.&lt;br&gt;1: The memory is read to update the CLUT." range="10" property="RO"/>
				<Member name="clut_mod" description="CLUT usage mode.&lt;br&gt;0: CLUT index values are converted into true colors.&lt;br&gt;1: Color correction is performed by using the CLUT." range="9" property="RO"/>
				<Member name="rgb_premul_en_out" description="Output RGB premultiply enable.&lt;br&gt;0: The output RGB bitmap is not a premultiplied bitmap.&lt;br&gt;1: The output RGB bitmap is a premultiplied bitmap." range="8" property="RO/LLU"/>
				<Member name="rgb_premul_en_in" description="Input RGB premultiply enable.&lt;br&gt;0: The input RGB bitmap is not a premultiplied bitmap.&lt;br&gt;1: The input RGB bitmap is a premultiplied bitmap." range="7" property="RO/LLU"/>
				<Member name="out_chroma_fmt" description="Output color format.&lt;br&gt;0: unsigned number (0 to 255)&lt;br&gt;1: 2's complement (–128 to +127)" range="6" property="RO/LLU"/>
				<Member name="out_color_space" description="Matrix for output CSC.&lt;br&gt;0: image matrix&lt;br&gt;1: video matrix" range="5" property="RO/LLU"/>
				<Member name="out_colorimetry" description="Output CSC standard.&lt;br&gt;0: ITU-R BT.601&lt;br&gt;1: ITU-R BT.709" range="4" property="RO/LLU"/>
				<Member name="in_chroma_fmt" description="Input color format.&lt;br&gt;0: unsigned number (0 to 255)&lt;br&gt;1: 2's complement (–128 to +127)" range="3" property="RO/LLU"/>
				<Member name="in_color_space" description="Matrix for input CSC.&lt;br&gt;1: image matrix&lt;br&gt;0: video matrix" range="2" property="RO/LLU"/>
				<Member name="in_rgb2yc" description="Input CSC direction.&lt;br&gt;0: from YC to RGB&lt;br&gt;1: from RGB to YC" range="1" property="RO"/>
				<Member name="in_colorimetry" description="Input CSC standard.&lt;br&gt;0: ITU-R BT.601&lt;br&gt;1: ITU-R BT.709" range="0" property="RO/LLU"/>
				<Register offset="0x8B8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CLUT_ADDR" description="TDE_CLUT_ADDR is a CLUT memory address register." value="0x00000000" startoffset="0x8BC">
				<Member name="clut_addr" description="Palette start address, word- aligned." range="31:0" property="RO"/>
				<Register offset="0x8BC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_2D_RSZ" description="TDE_2D_RSZ is a filtering and scaling control register." value="0x00000000" startoffset="0x8C0">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="dfe_alpha_disable" description="Alpha anti-flicker enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="26" property="RO"/>
				<Member name="hf_coef_reload" description="Horizontal filtering coefficient update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RO"/>
				<Member name="vf_coef_reload" description="Vertical filtering coefficient update enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:19" property="RO"/>
				<Member name="coef_sym" description="Filtering coefficient attribute.&lt;br&gt;1: asymmetric&lt;br&gt;0: symmetric" range="18" property="RO"/>
				<Member name="hf_ring_en" description="Median filtering enable when horizontal filtering is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RO"/>
				<Member name="vf_ring_en" description="Median filtering enable when vertical filtering is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:14" property="-"/>
				<Member name="alp_border_en" description="Alpha boundary processing enable.&lt;br&gt;00: disabled in both horizontal and vertical directions&lt;br&gt;01: enabled in the horizontal direction&lt;br&gt;10: enabled in the vertical direction&lt;br&gt;11: enabled in both horizontal and vertical directions" range="13:12" property="RO"/>
				<Member name="reserved" description="Reserved." range="11:10" property="-"/>
				<Member name="dfe_mod" description="Anti-flicker mode.&lt;br&gt;00: fixed coefficient 0 mode&lt;br&gt;01: adaptive mode&lt;br&gt;10: test mode&lt;br&gt;11: reserved" range="9:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="vf_mod" description="Vertical filtering mode.&lt;br&gt;00: no vertical filtering&lt;br&gt;01: vertical filtering only for the luminance chrominance channels&lt;br&gt;10: vertical filtering only for the alpha channel&lt;br&gt;11: vertical filtering for the alpha channel, and luminance and chrominance channels" range="5:4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:2" property="-"/>
				<Member name="hf_mod" description="Horizontal filtering mode.&lt;br&gt;00: no horizontal filtering&lt;br&gt;01: horizontal filtering only for the luminance and chrominance channels&lt;br&gt;10: horizontal filtering only for the alpha channel&lt;br&gt;11: horizontal filtering for the alpha channel, and luminance and chrominance channels" range="1:0" property="RO"/>
				<Register offset="0x8C0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_HF_COEF_ADDR" description="TDE_HF_COEF_ADDR is a memory address register for horizontal filtering coefficients." value="0x00000000" startoffset="0x8C4">
				<Member name="hf_coef_addr" description="Start address of horizontal filtering coefficients." range="31:0" property="RO"/>
				<Register offset="0x8C4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_VF_COEF_ADDR" description="TDE_VF_COEF_ADDR is a memory address register for vertical filtering coefficients." value="0x00000000" startoffset="0x8C8">
				<Member name="vf_coef_addr" description="Start address for vertical filtering coefficients." range="31:0" property="RO"/>
				<Register offset="0x8C8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_STEP" description="TDE_RSZ_HSTEP is a horizontal scaling step register. The horizontal scaling step iscalculated as follows: (Bitmap size of source 2 – 1)/(Size of the target bitmap – 1). Inmacroblock mode, the bitmap size may be the chrominance size or luminance size. For details,see the description of the TDE_S2_SIZE register." value="0x00000000" startoffset="0x8CC">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="h_step" description="Horizontal scaling step (8-bit integer, 12-bit decimal)." range="19:0" property="RO"/>
				<Register offset="0x8CC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_Y_OFST" description="TDE_RSZ_Y_OFST is a vertical filtering phase offset register." value="0x00000000" startoffset="0x8D0">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="v_ofst" description="&lt;s, 4, 12&gt; offset of the vertical output initial pixel relative to the input initial pixel (1-bit sign bit, 4-bit integer, and 12-bit decimal).&lt;br&gt;Note:&lt;br&gt;v_ofst is 0 in non-macroblock mode.&lt;br&gt;v_ofst is &lt;s, 4, 12&gt; in macroblock mode." range="16:0" property="RO"/>
				<Register offset="0x8D0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_X_OFST" description="TDE_RSZ_X_OFST is a horizontal filtering phase offset register." value="0x00000000" startoffset="0x8D4">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="h_ofst" description="&lt;s, 4, 12&gt; offset of the horizontal output initial line relative to the input initial line (1-bit sign bit, 4-bit integer, and 12-bit decimal).&lt;br&gt;Note:&lt;br&gt;h_ofst is an integer within &lt;u, 4, 12&gt; in non-macroblock mode.&lt;br&gt;h_ofst is &lt;s, 4, 12&gt; in macroblock mode." range="16:0" property="RO"/>
				<Register offset="0x8D4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF0" description="TDE_DFE_COEF0 is an anti-flicker coefficient 0 register." value="0x00000000" startoffset="0x8D8">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="threshold0" description="The coefficients of group 0 are used if the luminance difference among three adjacent lines is less than threshold0." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="coef0_cur_line" description="Anti-flicker coefficient of group 0 for the current line (line K), unsigned number. This coefficient consists of 1-bit integer and 6-bit decimal, that is, &lt;u, 1, 6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef0_next_line" description="Anti-flicker coefficient of group 0 for the previous line (line K – 1) or next line (line K + 1), unsigned number. This coefficient consists of 5-bit decimal, that is, &lt;u, 0, 5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8D8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF1" description="TDE_DFE_COEF1 is an anti-flicker coefficient 1 register." value="0x00000000" startoffset="0x8DC">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="threshold1" description="The coefficients of group 1 are used if the luminance difference among three adjacent lines is less than threshold1 but greater than or equal to threshold0." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="coef1_cur_line" description="Anti-flicker coefficient of group 1 for the current line (line K), unsigned number. This coefficient consists of 1-bit integer and 6-bit decimal, that is, &lt;u, 1, 6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef1_next_line" description="Anti-flicker coefficient of group 1 for the previous line (line K – 1) or next line (line K + 1), unsigned number. This coefficient consists of 5-bit decimal, that is, &lt;u, 0, 5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8DC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF2" description="TDE_DFE_COEF2 is an anti-flicker coefficient 2 register." value="0x00000000" startoffset="0x8E0">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="threshold2" description="The coefficients of group 2 are used if the luminance difference among three adjacent lines is less than threshold2 but greater than or equal to threshold1." range="27:24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:16" property="-"/>
				<Member name="coef2_cur_line" description="Anti-flicker coefficient of group 2 for the current line (line K), unsigned number. This coefficient consists of 1-bit integer and 6-bit decimal, that is, &lt;u, 1, 6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef2_next_line" description="Anti-flicker coefficient of group 2 for the previous line (line K – 1) or next line (line K + 1), unsigned number. This coefficient consists of 5-bit decimal, that is, &lt;u, 0, 5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8E0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_DFE_COEF3" description="TDE_DFE_COEF3 is an anti-flicker coefficient 3 register." value="0x00000000" startoffset="0x8E4">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="coef3_cur_line" description="Anti-flicker coefficient of group 3 for the current line (line K), unsigned number. This coefficient consists of 1-bit integer and 6-bit decimal, that is, &lt;u, 1, 6&gt;. The lower seven bits are valid." range="15:8" property="RO"/>
				<Member name="coef3_next_line" description="Anti-flicker coefficient of group 3 for the previous line (line K – 1) or next line (line K + 1), unsigned number. This coefficient consists of 5-bit decimal, that is, &lt;u, 0, 5&gt;. The lower five bits are valid." range="7:0" property="RO"/>
				<Register offset="0x8E4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ALU" description="TDE_ALU is an ALU and colorkey control register." value="0x00000000" startoffset="0x8E8">
				<Member name="blend_reverse" description="Reverse enable for overlaying the foreground and background.&lt;br&gt;0: S1 is the background, and S2 is the foreground.&lt;br&gt;1: S2 is the background, and S1 is the foreground." range="31" property="RW-"/>
				<Member name="ck_sel" description="Colorkey input select.&lt;br&gt;00: colorkey operation for source 1&lt;br&gt;01: reserved&lt;br&gt;10: colorkey operation on source 2 before CLUT&lt;br&gt;11: colorkey operation on source 2 after CLUT" range="30:29" property="RO"/>
				<Member name="ck_alpha_mod" description="Operating mode of the alpha component in colorkey.&lt;br&gt;00: The alpha component must meet the following condition: Alphamin ≤ Alpha ≤ Alphamax.&lt;br&gt;01: The alpha component must meet the following condition: Alpha &lt; Alphamin or Alpha &gt; Alphamax.&lt;br&gt;10: The alpha component is ignored.&lt;br&gt;11: Reserved." range="28:27" property="RO"/>
				<Member name="ck_r_mod" description="Operating mode of the R component in colorkey.&lt;br&gt;00: The R component must meet the following condition: Rmin ≤ R ≤ Rmax.&lt;br&gt;01: The R component must meet the following condition: R &lt; Rmin or R &gt; Rmax.&lt;br&gt;10: The R component is ignored.&lt;br&gt;11: reserved" range="26:25" property="RO"/>
				<Member name="ck_g_mod" description="Operating mode of the G component in colorkey.&lt;br&gt;00: The G component must meet the following condition: Gmin ≤ G ≤ Gmax.&lt;br&gt;01: The G component must meet the following condition: G &lt; Gmin or G &gt; Gmax.&lt;br&gt;10: The G component is ignored.&lt;br&gt;11: reserved" range="24:23" property="RO"/>
				<Member name="ck_b_mod" description="Operating mode of the B component in colorkey.&lt;br&gt;00: The B component must meet the following condition: Bmin ≤ B ≤ Bmax.&lt;br&gt;01: The B component must meet the following condition: B &lt; Bmin or B &gt; Bmax.&lt;br&gt;10: The B component is ignored.&lt;br&gt;11: reserved" range="22:21" property="RO"/>
				<Member name="global_alpha" description="Global alpha value. The default value is 0x80.&lt;br&gt;If a bitmap includes the pixel alpha, the global alpha value is multiplied by the pixel alpha to obtain the blended alpha value; if a bitmap does not include the pixel alpha, the global alpha value acts as the blended alpha value. The global alpha value ranges from 0x00 to 0x80. The value 0x00 indicates fully transparent." range="20:13" property="RO"/>
				<Member name="rgb_rop_mod" description="ROP operating modes of RGB components." range="12:9" property="RO"/>
				<Member name="alpha_rop_mod" description="ROP operating mode of the alpha component." range="8:5" property="RO"/>
				<Member name="alpha_threshold_en" description="Alpha threshold enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RO"/>
				<Member name="alu_mod" description="ALU operating mode.&lt;br&gt;0x0: source 1 bypass&lt;br&gt;0x1: logical mode&lt;br&gt;0x2: blending mode&lt;br&gt;0x3: reserved&lt;br&gt;0x4: clip mask in logical mode, first pass&lt;br&gt;0x5: clip mask in blending mode&lt;br&gt;0x6: MB concatenation&lt;br&gt;0x7: source 2 bypass&lt;br&gt;0x8: clip mask in logical mode, second pass&lt;br&gt;Other values: reserved" range="3:0" property="RO"/>
				<Register offset="0x8E8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CK_MIN" description="TDE_CK_MIN is a colorkey 1 register." value="0x00000000" startoffset="0x8EC">
				<Member name="alpha_min" description="Minimum value of the alpha component for the colorkey comparison. The value ranges from 0x00 to 0x80. The value 0x00 indicates fully transparent, and the value 0x80 indicates opaque." range="31:24" property="RO"/>
				<Member name="red_min" description="Minimum value of the R component for the colorkey comparison." range="23:16" property="RO"/>
				<Member name="green_min" description="Minimum value of the G component for the colorkey comparison." range="15:8" property="RO"/>
				<Member name="blue_min" description="Minimum value of the B component for the colorkey comparison. These bits are filled with the index values to be compared." range="7:0" property="RO"/>
				<Register offset="0x8EC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CK_MAX" description="TDE_CK_MAX is a colorkey 2 register." value="0x00000000" startoffset="0x8F0">
				<Member name="alpha_max" description="Maximum value of the alpha component for colorkey comparison. The value ranges from 0x00 to 0x80. The value 0x00 indicates fully transparent, and the value 0x80 indicates opaque." range="31:24" property="RO"/>
				<Member name="red_max" description="Maximum value of the R component for the colorkey comparison." range="23:16" property="RO"/>
				<Member name="green_max" description="Maximum value of the G component for the colorkey comparison." range="15:8" property="RO"/>
				<Member name="blue_max" description="Maximum value of the B component for the colorkey comparison. These bits are filled with the index values to be compared" range="7:0" property="RO"/>
				<Register offset="0x8F0"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CLIP_START" description="TDE_CLIP_START is a clipping start position register." value="0x00000000" startoffset="0x8F4">
				<Member name="clip_mod" description="Clipping mode.&lt;br&gt;0: The area to be updated is within the specified rectangle (including the boundaries).&lt;br&gt;1: The area to be updated is outside the specified rectangle (excluding the boundaries)." range="31" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:28" property="-"/>
				<Member name="y_start" description="Start Y coordinate of the clipping window." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_start" description="Start X coordinate of the clipping window." range="11:0" property="RO"/>
				<Register offset="0x8F4"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CLIP_STOP" description="TDE_CLIP_STOP is a clipping end position register." value="0x00000000" startoffset="0x8F8">
				<Member name="reserved" description="Reserved." range="31:28" property="-"/>
				<Member name="y_stop" description="End Y coordinate of the clipping window." range="27:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="x_stop" description="End X coordinate of the clipping window." range="11:0" property="RO"/>
				<Register offset="0x8F8"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y1_ADDR" description="TDE_Y1_ADDR is a start address register of the Y1 channel." value="0x00000000" startoffset="0x8FC">
				<Member name="y1_base_addr" description="Base address for source 1 auxiliary channel Y, that is, address when the bitmap coordinates are (0, 0)." range="31:0" property="RO"/>
				<Register offset="0x8FC"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y1_PITCH" description="TDE_Y1_PITCH is a line offset register of the Y1 channel." value="0x00000000" startoffset="0x900">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="y1_pitch" description="Line pitch of source 1 auxiliary channel Y (only for lower 14 bits)." range="15:0" property="RO"/>
				<Register offset="0x900"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y2_ADDR" description="TDE_Y2_ADDR is a start address register of the Y2 channel." value="0x00000000" startoffset="0x904">
				<Member name="y2_base_addr" description="Base address for source 2 auxiliary channel Y, that is, address when the bitmap coordinates are (0, 0)." range="31:0" property="RO"/>
				<Register offset="0x904"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_Y2_PITCH" description="TDE_Y2_PITCH is a line offset register of the Y1 channel." value="0x00000000" startoffset="0x908">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="y2_pitch" description="Line pitch of source 2 auxiliary channel Y (only for lower 14 bits)." range="15:0" property="RO"/>
				<Register offset="0x908"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_RSZ_VSTEP" description="TDE_RSZ_VSTEP is a vertical scaling step register. The vertical scaling step is calculated asfollows: (Bitmap size of source 2 – 1)/(Size of the target bitmap – 1). In macroblock mode,the bitmap size may be the chrominance size or luminance size. For details, see thedescription of the TDE_S2_SIZE register." value="0x00000000" startoffset="0x90C">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="v_step" description="Vertical scaling step (8-bit integer, 12-bit decimal)." range="19:0" property="RO"/>
				<Register offset="0x90C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ARGB_ORDER" description="TDE_ARGB_ORDER is an ARGB sequence register." value="0x00000000" startoffset="0x910">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="tar_argb_order" description="ARGB sequence of source 1 (from high to low).&lt;br&gt;0x00: ARGB&lt;br&gt;0x01: ARBG&lt;br&gt;0x02: AGRB&lt;br&gt;0x03: AGBR&lt;br&gt;0x04: ABRG&lt;br&gt;0x05: ABGR&lt;br&gt;&lt;br&gt;0x06: RAGB&lt;br&gt;0x07: RABG&lt;br&gt;0x08: RGAB&lt;br&gt;0x09: RGBA&lt;br&gt;0x0a: RBAG&lt;br&gt;0x0b: RBGA&lt;br&gt;&lt;br&gt;0x0c: GRAB&lt;br&gt;0x0d: GRBA&lt;br&gt;0x0e: GARB&lt;br&gt;0x0f: GABR&lt;br&gt;0x10: GBRA&lt;br&gt;0x11: GBAR&lt;br&gt;&lt;br&gt;0x12: BRGA&lt;br&gt;0x13: BRAG&lt;br&gt;0x14: BGRA&lt;br&gt;0x15: BGAR&lt;br&gt;0x16: BARG&lt;br&gt;0x17: BAGR&lt;br&gt;Others: reserved" range="20:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="src2_argb_order" description="ARGB sequence of source 1 (from high to low).&lt;br&gt;0x00: ARGB&lt;br&gt;0x01: ARBG&lt;br&gt;0x02: AGRB&lt;br&gt;0x03: AGBR&lt;br&gt;0x04: ABRG&lt;br&gt;0x05: ABGR&lt;br&gt;&lt;br&gt;0x06: RAGB&lt;br&gt;0x07: RABG&lt;br&gt;0x08: RGAB&lt;br&gt;0x09: RGBA&lt;br&gt;0x0a: RBAG&lt;br&gt;0x0b: RBGA&lt;br&gt;&lt;br&gt;0x0c: GRAB&lt;br&gt;0x0d: GRBA&lt;br&gt;0x0e: GARB&lt;br&gt;0x0f: GABR&lt;br&gt;0x10: GBRA&lt;br&gt;0x11: GBAR&lt;br&gt;&lt;br&gt;0x12: BRGA&lt;br&gt;0x13: BRAG&lt;br&gt;0x14: BGRA&lt;br&gt;0x15: BGAR&lt;br&gt;0x16: BARG&lt;br&gt;0x17: BAGR&lt;br&gt;Others: reserved" range="12:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:5" property="-"/>
				<Member name="src1_argb_order" description="ARGB sequence of source 1 (from high to low).&lt;br&gt;0x00: ARGB&lt;br&gt;0x01: ARBG&lt;br&gt;0x02: AGRB&lt;br&gt;0x03: AGBR&lt;br&gt;0x04: ABRG&lt;br&gt;0x05: ABGR&lt;br&gt;&lt;br&gt;0x06: RAGB&lt;br&gt;0x07: RABG&lt;br&gt;0x08: RGAB&lt;br&gt;0x09: RGBA&lt;br&gt;0x0a: RBAG&lt;br&gt;0x0b: RBGA&lt;br&gt;&lt;br&gt;0x0c: GRAB&lt;br&gt;0x0d: GRBA&lt;br&gt;0x0e: GARB&lt;br&gt;0x0f: GABR&lt;br&gt;0x10: GBRA&lt;br&gt;0x11: GBAR&lt;br&gt;&lt;br&gt;0x12: BRGA&lt;br&gt;0x13: BRAG&lt;br&gt;0x14: BGRA&lt;br&gt;0x15: BGAR&lt;br&gt;0x16: BARG&lt;br&gt;0x17: BAGR&lt;br&gt;Others: reserved" range="4:0" property="RO"/>
				<Register offset="0x910"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_CK_MASK" description="TDE_CK_MASK is a colorkey mask register." value="0xFFFFFFFF" startoffset="0x914">
				<Member name="alpha_mask" description="Colorkey A component mask." range="31:24" property="RO"/>
				<Member name="red_mask" description="Colorkey R component mask." range="23:16" property="RO"/>
				<Member name="green_mask" description="Colorkey G component mask." range="15:8" property="RO"/>
				<Member name="blue_mask" description="Colorkey B component mask." range="7:0" property="RO"/>
				<Register offset="0x914"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_COLORIZE" description="TDE_COLORIZE is a colorize adjustment register." value="0x00000000" startoffset="0x918">
				<Member name="reserved" description="Reserved." range="31:24" property="-"/>
				<Member name="colorize_r" description="Colorize R component." range="23:16" property="RO"/>
				<Member name="colorize_g" description="Colorize G component." range="15:8" property="RO"/>
				<Member name="colorize_b" description="Colorize B component." range="7:0" property="RO"/>
				<Register offset="0x918"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ALPHA_BLEND" description="TDE_ALPHA_BLEND is an alpha blending configuration register." value="0x00000000" startoffset="0x91C">
				<Member name="reserved" description="Reserved." range="31:17" property="-"/>
				<Member name="blend_rop_en" description="ROP enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RO"/>
				<Member name="src2_globalalpha_en" description="SRC2 global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RO"/>
				<Member name="src2_pixelalpha_en" description="SRC2 pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RO"/>
				<Member name="src2_multiglobal_en" description="SRC2 premultiply global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RO"/>
				<Member name="src2_premulti_en" description="SRC2 premultiply enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RO"/>
				<Member name="src2_blend_mode" description="SRC2 blending mode.&lt;br&gt;0x0: ZERO&lt;br&gt;0x1: ONE&lt;br&gt;0x2: SRC2COLOR&lt;br&gt;0x3: INVSRC2COLOR&lt;br&gt;0x4: SRC2ALPHA&lt;br&gt;0x5: INVSRC2ALPHA&lt;br&gt;0x6: SRC1COLOR&lt;br&gt;0x7: INVSRC1COLOR&lt;br&gt;0x8: SRC1ALPHA&lt;br&gt;0x9: INVSRC1ALPHA&lt;br&gt;0xa: SRC2ALPHASAT&lt;br&gt;Others: reserved" range="11:8" property="RO"/>
				<Member name="src1_globalalpha_en" description="SRC1 global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RO"/>
				<Member name="src1_pixelalpha_en" description="SRC1 pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RO"/>
				<Member name="src1_multiglobal_en" description="SRC1 premultiply global alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RO"/>
				<Member name="src1_premulti_en" description="SRC1 premultiply enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RO"/>
				<Member name="src1_blend_mode" description="SRC1 blending mode.&lt;br&gt;0x0: ZERO&lt;br&gt;0x1: ONE&lt;br&gt;0x2: SRC2COLOR&lt;br&gt;0x3: INVSRC2COLOR&lt;br&gt;0x4: SRC2ALPHA&lt;br&gt;0x5: INVSRC2ALPHA&lt;br&gt;0x6: SRC1COLOR&lt;br&gt;0x7: INVSRC1COLOR&lt;br&gt;0x8: SRC1ALPHA&lt;br&gt;0x9: INVSRC1ALPHA&lt;br&gt;0xa: SRC2ALPHASAT&lt;br&gt;Others: reserved" range="3:0" property="RO"/>
				<Register offset="0x91C"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_ICSC_ADDR" description="TDE_ICSC_ADDR is an input CSC customized parameters table address register." value="0x00000000" startoffset="0x920">
				<Member name="icsc_addr" description="Input CSC parameter start address, 128-bit aligned." range="31:0" property="RO"/>
				<Register offset="0x920"/>
			</RegisterGroup>
			<RegisterGroup name="TDE_OCSC_ADDR" description="TDE_OCSC_ADDR is an output CSC customized parameters table address register." value="0x00000000" startoffset="0x924">
				<Member name="ocsc_addr" description="Output CSC parameter start address, 128-bit aligned." range="31:0" property="RO"/>
				<Register offset="0x924"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="AO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10160000"/>
			<RegisterGroup name="AO_INT" description="AO_INT is an AO interrupt status register (raw interrupt, soft-reset)." value="0x00000000" startoffset="0x0000">
				<Member name="s2fifo_low_st" description="Interrupt indicating that no data exists in the S2FIFO.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" property="W1C"/>
				<Member name="s2chnl_low_st" description="S2PCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="30" property="W1C"/>
				<Member name="s2_pts_st" description="S2PCM valid PTS interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="29" property="W1C"/>
				<Member name="reserved" description="Reserved." range="28:26" property="RO"/>
				<Member name="iram_over_st" description="IATPRAM data overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" property="W1C"/>
				<Member name="ichnl_over_st" description="IPCM channel overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="W1C"/>
				<Member name="mfifo_low_st" description="Interrupt indicating that no data exists in the MFIFO.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" property="W1C"/>
				<Member name="dfifo_low_st" description="Interrupt indicating that no data exists in the DFIFO.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" property="W1C"/>
				<Member name="cfifo_low_st" description="Interrupt indicating that no data exists in the CFIFO.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="21" property="W1C"/>
				<Member name="mchnl_low_st" description="MPCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" property="W1C"/>
				<Member name="dchnl_low_st" description="DPCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="W1C"/>
				<Member name="cchnl_low_st" description="CPCM channel underflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="W1C"/>
				<Member name="fade_stc" description="CPCM fade-in/fade-out or mute complete interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="W1C"/>
				<Member name="fade_std" description="DPCM fade-in/fade-out or mute complete interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="W1C"/>
				<Member name="fade_stm" description="MPCM fade-in/fade-out or mute complete interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15" property="W1C"/>
				<Member name="pts_stc" description="CPCM valid PTS interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="W1C"/>
				<Member name="pts_std" description="DPCM valid PTS interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="W1C"/>
				<Member name="pts_stm" description="MPCM valid PTS interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="W1C"/>
				<Member name="i2s_ctrl_ok" description="I2S_CTRL write complete interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="W1C"/>
				<Member name="bustest_finish" description="Bus test complete interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="W1C"/>
				<Member name="pes_lowflow_st" description="Interrupt indicating that no data exists in the PES buffer.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="W1C"/>
				<Member name="chg_mod_st" description="Stream channel mode change interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="W1C"/>
				<Member name="chg_smp_st" description="Stream sampling rate change interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="W1C"/>
				<Member name="err_pes_len_st" description="PES package length error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="W1C"/>
				<Member name="err_alloc_st" description="Allocation exception interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="W1C"/>
				<Member name="err_length_st" description="Interrupt indicating that an error occurs in the frame parsed by the decoder.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="W1C"/>
				<Member name="err_crc_st" description="Stream CRC error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="W1C"/>
				<Member name="err_short_st" description="Interrupt indicating that the frame length is shorter than that specified by the frame header.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="W1C"/>
				<Member name="err_hdr_st" description="Stream header information invalid interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="W1C"/>
				<Member name="dec_done_st" description="Decode complete interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="W1C"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="AO_INT_M" description="AO_INT_M is an AO interrupt mask register (hard reset)." value="0x03FFFC00" startoffset="0x0004">
				<Member name="s2fifo_low_st_m" description="Mask of the interrupt indicating that no data exists in the S2FIFO.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="31" property="W1C"/>
				<Member name="s2chnl_low_st_m" description="S2PCM channel underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="30" property="W1C"/>
				<Member name="s2_pts_st_m" description="S2PCM valid PTS interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="29" property="W1C"/>
				<Member name="reserved" description="Reserved." range="28:26" property="RO"/>
				<Member name="iram_over_st_m" description="IATPRAM data overflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="25" property="W1C"/>
				<Member name="ichnl_over_st_m" description="IPCM channel overflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="24" property="W1C"/>
				<Member name="mfifo_low_st_m" description="Mask of the interrupt indicating that no data exists in the MFIFO.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="23" property="W1C"/>
				<Member name="dfifo_low_st_m" description="Mask of the interrupt indicating that no data exists in the DFIFO.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="22" property="W1C"/>
				<Member name="cfifo_low_st_m" description="Mask of the interrupt indicating that no data exists in the CFIFO.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="21" property="W1C"/>
				<Member name="mchnl_low_st_m" description="MPCM channel underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="20" property="W1C"/>
				<Member name="dchnl_low_st_m" description="DPCM channel underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="19" property="W1C"/>
				<Member name="cchnl_low_st_m" description="CPCM channel underflow interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" property="W1C"/>
				<Member name="fade_stc_m" description="CPCM fade-in/fade-out or mute complete interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" property="W1C"/>
				<Member name="fade_std_m" description="DPCM fade-in/fade-out or mute complete interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" property="W1C"/>
				<Member name="fade_stm_m" description="MPCM fade-in/fade-out or mute complete interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="15" property="W1C"/>
				<Member name="pts_stc_m" description="CPCM valid PTS interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="14" property="W1C"/>
				<Member name="pts_std_m" description="DPCM valid PTS interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="13" property="W1C"/>
				<Member name="pts_stm_m" description="MPCM valid PTS interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="12" property="W1C"/>
				<Member name="i2s_ctrl_ok_m" description="AO_I2S_CTRL write complete interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="11" property="W1C"/>
				<Member name="bustest_finish_m" description="Bus test complete interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="10" property="W1C"/>
				<Member name="pes_lowflow_m" description="Mask of the interrupt indicating that no data exists in the PES buffer.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="9" property="W1C"/>
				<Member name="chg_mod_m" description="Stream channel mode change interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="8" property="W1C"/>
				<Member name="chg_smp_m" description="Stream sampling rate change interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="7" property="W1C"/>
				<Member name="err_pes_len_m" description="PES package length error interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="6" property="W1C"/>
				<Member name="err_alloc_m" description="Allocation exception interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="5" property="W1C"/>
				<Member name="err_length_m" description="Mask of the interrupt indicating that an error occurs in the frame parsed by the decoder.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="4" property="W1C"/>
				<Member name="err_crc_m" description="Stream CRC error interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" property="W1C"/>
				<Member name="err_short_m" description="Mask of the interrupt indicating that the frame length is shorter than that specified by the frame header.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="W1C"/>
				<Member name="err_hdr_m" description="Stream header information invalid interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="W1C"/>
				<Member name="dec_done_m" description="Decode complete interrupt mask.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="W1C"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VERSION" description="AO_VERSION is a version register (hard reset)." value="0x20091226" startoffset="0x0008">
				<Member name="ao_verison" description="Version." range="31:0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PCM_FORMAT" description="AO_PCM_FORMAT is a PCM control register (soft reset)." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="31:23" property="-"/>
				<Member name="mute_cpcm_cmd" description="CPCM channel mute.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="22" property="RW"/>
				<Member name="pause_cpcm_cmd" description="CPCM channel pause.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="21" property="RW"/>
				<Member name="pause_cpcm_clr" description="CPCM channel pause/mute cancel.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="20" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" property="-"/>
				<Member name="mute_dpcm_cmd" description="DPCM channel mute.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="18" property="RW"/>
				<Member name="pause_dpcm_cmd" description="DPCM channel pause.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="17" property="RW"/>
				<Member name="pause_dpcm_clr" description="DPCM channel pause/mute cancel.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="mute_mpcm_cmd" description="MPCM channel mute.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="14" property="RW"/>
				<Member name="pause_mpcm_cmd" description="MPCM channel pause.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="13" property="RW"/>
				<Member name="pause_mpcm_clr" description="MPCM channel pause/mute cancel.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="mpcm_format" description="MPCM channel output audio format.&lt;br&gt;000: PCM data 24-bit mode&lt;br&gt;001: PCM data 20-bit mode&lt;br&gt;010: PCM data 18-bit mode&lt;br&gt;011: PCM data 16-bit mode&lt;br&gt;Other values: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="dpcm_format" description="DPCM channel output audio format.&lt;br&gt;000: PCM data 24-bit mode&lt;br&gt;001: PCM data 20-bit mode&lt;br&gt;010: PCM data 18-bit mode&lt;br&gt;011: PCM data 16-bit mode&lt;br&gt;Other values: reserved" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="cpcm_format" description="CPCM channel output audio format.&lt;br&gt;000: PCM data 24-bit mode&lt;br&gt;001: PCM data 20-bit mode&lt;br&gt;010: PCM data 18-bit mode&lt;br&gt;011: PCM data 16-bit mode&lt;br&gt;Other values: reserved" range="2:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_I2S_CTRL" description="AO_I2S_CTRL is an I2S control register (hard reset)." value="0x00000000" startoffset="0x0010">
				<Member name="pcm_precision" description="PCM mode bit width select for audio recording.&lt;br&gt;0: 8-bit mode&lt;br&gt;1: 16-bit mode" range="31" property="RW"/>
				<Member name="pcm_mode" description="PCM mode select for audio recording.&lt;br&gt;0: standard mode&lt;br&gt;1: customized mode" range="30" property="RW"/>
				<Member name="spdif_bypass" description="SPDIF transparent transmission select.&lt;br&gt;0: not transparently transmit mixed data from the CPCM and DPCM channels&lt;br&gt;1: transparently transmit mixed data from the MPCM channel." range="29" property="RW"/>
				<Member name="i2s_record_en" description="Recording enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="i2s_ring_sel" description="I2S inloop channel select.&lt;br&gt;11: I2S 0 output loopback.&lt;br&gt;10: I2S 1 output loopback.&lt;br&gt;Other values: no loopback" range="27:26" property="RW"/>
				<Member name="i2s_in_format" description="I2S input data format.&lt;br&gt;0: I2S mode&lt;br&gt;1: PCM mode" range="25" property="RW"/>
				<Member name="i2s_ring_ctrl" description="I2S loopback channel test control.&lt;br&gt;0: no loopback&lt;br&gt;1: loopback" range="24" property="RW"/>
				<Member name="multi_i2s1_en" description="MULTI_I2S1 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="multi_i2s2_en" description="MULTI_I2S2 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="multi_i2s3_en" description="MULTI_I2S3 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="multi_i2s4_en" description="MULTI_I2S4 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="spdif_en" description="SPDIF output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="dac2_en" description="I2S 1 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="dac1_en" description="I2S 0 output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="multi_bypass" description="MULTI_I2S output transparent transmission enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="ch_sel2" description="Left and right channel control for I2S 2 output.&lt;br&gt;000: normal playing&lt;br&gt;001: two channels play left-channel audio files.&lt;br&gt;010: two channels play right-channel audio files.&lt;br&gt;011: The left channel plays audio files of the right channel, and the right channel plays audio files of the left channel.&lt;br&gt;100: The left and right channels play mixed audio files of the two channels.&lt;br&gt;101: The left channel is muted, and the right channel plays the audio files of the right channel.&lt;br&gt;110: The right channel is muted, and the left channel plays the audio files of the left channel.&lt;br&gt;111: The left and right channels are muted." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" property="-"/>
				<Member name="spdif_ch_sel" description="Left and right channel control for SPDIF output.&lt;br&gt;000: normal playing&lt;br&gt;001: two channels play left-channel audio files.&lt;br&gt;010: two channels play right-channel audio files.&lt;br&gt;011: The left channel plays audio files of the right channel, and the right channel plays audio files of the left channel.&lt;br&gt;100: The left and right channels play mixed audio files of the two channels.&lt;br&gt;101: The left channel is muted, and the right channel plays the audio files of the right channel.&lt;br&gt;110: The right channel is muted, and the left channel plays the audio files of the left channel.&lt;br&gt;111: The left and right channels are muted." range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="ch_sel1" description="Left and right channel control for I2S 1 output.&lt;br&gt;000: normal playing&lt;br&gt;001: two channels play left-channel audio files.&lt;br&gt;010: two channels play right-channel audio files.&lt;br&gt;011: The left channel plays audio files of the right channel, and the right channel plays audio files of the left channel.&lt;br&gt;100: The left and right channels play mixed audio files of the two channels.&lt;br&gt;101: The left channel is muted, and the right channel plays the audio files of the right channel.&lt;br&gt;110: The right channel is muted, and the left channel plays the audio files of the left channel.&lt;br&gt;111: The left and right channels are muted." range="6:4" property="RW"/>
				<Member name="ext1_ch_sel" description="MULTI_I2S1 output select.&lt;br&gt;00: MULTI_I2S1&lt;br&gt;01: I2S 1&lt;br&gt;10: I2S 2&lt;br&gt;11: MULTI_I2S1" range="3:2" property="RW"/>
				<Member name="precision" description="I2S output data accuracy.&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="1:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="AO_FADE_CTRL" description="AO_FADE_CTRL is a fade-in/fade-out control register (soft reset)." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:21" property="-"/>
				<Member name="cpcm_fifo_level" description="CPCM FIFO threshold configuration.&lt;br&gt;00: 56&lt;br&gt;01: 48&lt;br&gt;10: 40&lt;br&gt;11: 32" range="20:19" property="RW"/>
				<Member name="mpcm_fade_clr" description="volume_real_mpcm value clear. This bit is automatically cleared by hardware.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="18" property="WO"/>
				<Member name="dpcm_fade_clr" description="volume_real_dpcm value clear. This bit is automatically cleared by hardware.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="17" property="WO"/>
				<Member name="cpcm_fade_clr" description="volume_real_cpcm value clear. This bit is automatically cleared by hardware.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="16" property="WO"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="mpcm_fade_mask" description="MPCM channel fade-in/fade-out mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="14" property="RW"/>
				<Member name="dpcm_fade_mask" description="DPCM channel fade-in/fade-out mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="13" property="RW"/>
				<Member name="cpcm_fade_mask" description="CPCM channel fade-in/fade-out mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="lim_rate_mpcm" description="MPCM fade-in/fade-out rate control.&lt;br&gt;0000: changed every one sampling point&lt;br&gt;0001: changed every two sampling points&lt;br&gt;0010: changed every four sampling points&lt;br&gt;0011: changed every eight sampling points&lt;br&gt;0100: changed every 16 sampling points&lt;br&gt;0101: changed every 32 sampling points&lt;br&gt;0110: changed every 64 sampling points&lt;br&gt;0111: changed every 128 sampling points&lt;br&gt;1000: changed every 256 sampling points&lt;br&gt;1001: changed every 384 sampling points&lt;br&gt;1010: changed every 512 sampling points&lt;br&gt;1011: changed every 768 sampling points&lt;br&gt;1100: changed every 1024 sampling points&lt;br&gt;1101: changed every 1536 sampling points&lt;br&gt;1110: changed every 2048 sampling points&lt;br&gt;1111: changed every 3584 sampling points" range="11:8" property="RW"/>
				<Member name="lim_rate_dpcm" description="DPCM fade-in/fade-out rate control.&lt;br&gt;For details about the value description, see slim_rate_mpcm." range="7:4" property="RW"/>
				<Member name="lim_rate_cpcm" description="CPCM fade-in/fade-out rate control.&lt;br&gt;For details about the value description, see slim_rate_mpcm." range="3:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="AO_FADE_STATE" description="AO_FADE_STATE is a fade-in/fade-out status register (soft reset)." value="0x00282828" startoffset="0x0018">
				<Member name="reserved" description="Reserved." range="31:23" property="-"/>
				<Member name="volume_real_mpcm" description="Actual volume of the MPCM sound source.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="22:16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="volume_real_dpcm" description="Actual volume of the DPCM sound source.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="14:8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7" property="-"/>
				<Member name="volume_real_cpcm" description="Actual volume of the CPCM sound source.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="6:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PTSM" description="AO_PTSM is an MPCM PTS data register (soft reset)." value="0x00000000" startoffset="0x0020">
				<Member name="ao_pts_datam" description="MPCM channel PTS data." range="31:0" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PTSD" description="AO_PTSD is a DPCM PTS data register (soft reset)." value="0x00000000" startoffset="0x0024">
				<Member name="ao_pts_datad" description="DPCM channel PTS data." range="31:0" property="RO"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PTSC" description="AO_PTSC is a CPCM PTS data register (soft reset)." value="0x00000000" startoffset="0x0028">
				<Member name="ao_pts_datac" description="CPCM channel PTS data." range="31:0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MIXING_CTRL1" description="AO_MIXING_CTRL1 is mixing control register 1 (soft reset)." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved." range="31:30" property="-"/>
				<Member name="al_ctrl" description="Input source mixing control for I2S 1 left channel.&lt;br&gt;Bit[29] indicates the exchange of the mixing coefficients. Bit[28] indicates the CPCM input. Bit[27] indicates the DPCM input. Bit[26] indicates the MPCM input. If the left channels of CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between I2S 1 left channel output and bit[28:24] is as follows when bit[29] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[29] is 1, A1 and A2 are exchanged in the preceding formulas." range="29:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RW"/>
				<Member name="ar_ctrl" description="Input source mixing control for I2S 1 right channel.&lt;br&gt;Bit[21] indicates the exchange of the mixing coefficients. Bit[20] indicates the CPCM input. Bit[19] indicates the DPCM input. Bit[18] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between I2S 1 right channel output and bit[20:16] is as follows when bit[21] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT=C1 x A1 + M0 x A2&lt;br&gt;10111: OUT=C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[21] is 1, A1 and A2 are exchanged in the preceding formulas." range="21:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="dl_ctrl" description="Input source mixing control for SPDIF left channel.&lt;br&gt;Bit[13] indicates the exchange of the mixing coefficients. Bit[12] indicates the CPCM input. Bit[11] indicates the DPCM input. Bit[10] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between SPDIF left channel output and bit[12:8] is as follows when bit[13] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[13] is 1, A1 and A2 are exchanged in the preceding formulas." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="dr_ctrl" description="Input source mixing control for SPDIF right channel.&lt;br&gt;Bit[5] indicates the exchange of the mixing coefficients. Bit[4] indicates the CPCM input. Bit[3] indicates the DPCM input. Bit[2] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between SPDIF right channel output and bit[4:0] is as follows when bit[5] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[5] is 1, A1 and A2 are exchanged in the preceding formulas." range="5:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MIXING_CTRL2" description="AO_MIXING_CTRL2 is mixing control register 2 (soft reset)." value="0x00000000" startoffset="0x0030">
				<Member name="ext_cpcm_chsel" description="MULTI_I2S mixing channel select.&lt;br&gt;00: Mixing is performed on MULTI_I2S1.&lt;br&gt;01: Mixing is performed on MULTI_I2S2.&lt;br&gt;10: Mixing is performed on MULTI_I2S3.&lt;br&gt;11: Mixing is performed on MULTI_I2S4." range="31:30" property="-"/>
				<Member name="ml_ctrl" description="Input source mixing control for MULTI_I2Sx left channel.&lt;br&gt;Note: x is determined by the value of ext_cpcm_chsel.&lt;br&gt;Bit[29] indicates the exchange of the mixing coefficients. Bit[28] indicates the CPCM input. Bit[27] indicates the DPCM input. Bit[26] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between MULTI_I2Sx left channel output and bit[28:24] is as follows when bit[29] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[29] is 1, A1 and A2 are exchanged in the preceding formulas." range="29:24" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:22" property="RW"/>
				<Member name="mr_ctrl" description="Input source mixing control for MULTI_I2Sx right channel.&lt;br&gt;Note: x is determined by the value of ext_cpcm_chsel.&lt;br&gt;Bit[21] indicates the exchange of the mixing coefficients. Bit[20] indicates the CPCM input. Bit[19] indicates the DPCM input. Bit[18] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between MULTI_I2Sx right channel output and bit[20:16] is as follows when bit[21] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[21] is 1, A1 and A2 are exchanged in the preceding formulas." range="21:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" property="RW"/>
				<Member name="al2_ctrl" description="Input source mixing control for I2S 2 left channel.&lt;br&gt;Bit[13] indicates the exchange of the mixing coefficients. Bit[12] indicates the CPCM input. Bit[11] indicates the DPCM input. Bit[10] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between I2S 2 left channel output and bit[12:8] is as follows when bit[13] is 0:&lt;br&gt;0b00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;0b00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;0b00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;0b01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;0b01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;0b01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;0b10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;0b10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;0b10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;0b01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;0b01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;0b01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;0b01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;0b10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;0b10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;0b10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;0b10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;0b11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;0b11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;0b11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;0b11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[13] is 1, A1 and A2 are exchanged in the preceding formulas." range="13:8" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:6" property="RW"/>
				<Member name="ar2_ctrl" description="Input source mixing control for I2S 2 right channel.&lt;br&gt;Bit[5] indicates the exchange of the mixing coefficients. Bit[4] indicates the CPCM input. Bit[3] indicates the DPCM input. Bit[2] indicates the MPCM input.&lt;br&gt;If the left channels of the CPCM, DPCM, and MPCM inputs are C0, D0, and M0, the right channels of the CPCM, DPCM, and MPCM inputs are C1, D1, and M1, and the mixing coefficients are A1 and A2, the mapping between I2S 2 left channel output and bit[4:0] is as follows when bit[5] is 0:&lt;br&gt;00101: OUT = 0 x A1 + M1 x A2&lt;br&gt;00110: OUT = M0 x A1 + 0 x A2&lt;br&gt;00111: OUT = M0 x A1 + M1 x A2&lt;br&gt;01001: OUT = 0 x A1 + D1 x A2&lt;br&gt;01010: OUT = D0 x A1 + 0 x A2&lt;br&gt;01011: OUT = D0 x A1 + D1 x A2&lt;br&gt;10001: OUT = 0 x A1 + C1 x A2&lt;br&gt;10010: OUT = C0 x A1 + 0 x A2&lt;br&gt;10011: OUT = C0 x A1 + C1 x A2&lt;br&gt;01100: OUT = D0 x A1 + M0 x A2&lt;br&gt;01101: OUT = D0 x A1 + M1 x A2&lt;br&gt;01110: OUT = D1 x A1 + M0 x A2&lt;br&gt;01111: OUT = D1 x A1 + M1 x A2&lt;br&gt;10100: OUT = C0 x A1 + M0 x A2&lt;br&gt;10101: OUT = C0 x A1 + M1 x A2&lt;br&gt;10110: OUT = C1 x A1 + M0 x A2&lt;br&gt;10111: OUT = C1 x A1 + M1 x A2&lt;br&gt;11000: OUT = C0 x A1 + D0 x A2&lt;br&gt;11001: OUT = C0 x A1 + D1 x A2&lt;br&gt;11010: OUT = C1 x A1 + D0 x A2&lt;br&gt;11011: OUT = C1 x A1 + D1 x A2&lt;br&gt;Other values: invalid configuration and OUT is 0.&lt;br&gt;Note: If bit[5] is 1, A1 and A2 are exchanged in the preceding formulas." range="5:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLD_CTRL" description="AO_VOLD_CTRL is an SPDIF volume control register (soft reset)." value="0x28280000" startoffset="0x0034">
				<Member name="alpha1_ds" description="Symbol of SPDIF mixing coefficient 1.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="31" property="RW"/>
				<Member name="alpha1_d_real" description="Index of SPDIF mixing coefficient 1." range="30:24" property="RO"/>
				<Member name="alpha2_ds" description="Symbol of SPDIF mixing coefficient 2.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="23" property="RW"/>
				<Member name="alpha2_d_real" description="Index of SPDIF mixing coefficient 2." range="22:16" property="RO"/>
				<Member name="alpha1_dch" description="Digital volume 1 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="15" property="WO"/>
				<Member name="alpha1_d" description="SPDIF volume 1 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha2_dch" description="SPDIF volume 2 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="WO"/>
				<Member name="alpha2_d" description="SPDIF volume 2 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLA_CTRL1" description="AO_VOLA_CTRL1 is an I2S 1 output volume control register." value="0x28280000" startoffset="0x0038">
				<Member name="alpha1_a1s" description="Symbol of I2S 1 mixing coefficient 1.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="31" property="RW"/>
				<Member name="alpha1_a1_real" description="Index of I2S 1 mixing coefficient 1." range="30:24" property="RO"/>
				<Member name="alpha1_a2s" description="Symbol of I2S 1 mixing coefficient 2.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="23" property="RW"/>
				<Member name="alpha1_a2_real" description="Index of I2S 1 mixing coefficient 2.&lt;br&gt;Left and right channels of analog output use coefficient 2, and the formula for calculating the coefficient is the same. The difference is that the left channel and right channel uses different input sources." range="22:16" property="RO"/>
				<Member name="alpha1_a1ch" description="I2S 1 volume 1 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="15" property="WO"/>
				<Member name="alpha1_a1" description="I2S 1 volume 1 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha1_a2ch" description="I2S 1 volume 2 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="WO"/>
				<Member name="alpha1_a2" description="I2S 1 volume 2 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLA_CTRL2" description="AO_VOLA_CTRL2 is an I2S 2 output volume control register." value="0x28280000" startoffset="0x003C">
				<Member name="alpha2_a1s" description="Symbol of I2S 2 mixing coefficient 1.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="31" property="RW"/>
				<Member name="alpha2_a1_real" description="Index of I2S 2 mixing coefficient 1." range="30:24" property="RO"/>
				<Member name="alpha2_a2s" description="Symbol of I2S 2 mixing coefficient 2.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="23" property="RW"/>
				<Member name="alpha2_a2_real" description="Index of I2S 2 mixing coefficient 2.&lt;br&gt;Left and right channels of analog output use coefficient 2, and the formula for calculating the coefficient is the same. The difference is that the left channel and right channel uses different input sources." range="22:16" property="RO"/>
				<Member name="alpha2_a1ch" description="I2S 2 volume 1 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="15" property="WO"/>
				<Member name="alpha2_a1" description="I2S 2 volume 1 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha2_a2ch" description="I2S 2 volume 2 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="WO"/>
				<Member name="alpha2_a2" description="I2S 2 volume 2 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_RD_CTRL" description="AO_RD_CTRL is a PCM operation control register (hard reset)." value="0x00000007" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:20" property="-"/>
				<Member name="es_endian_mod" description="ES endian mode.&lt;br&gt;B0, B1, B2, and B3 are data stored in the memory from the low address to the high address. Words are read based on the value of es_endian_mod.&lt;br&gt;0: B0B1B2B3&lt;br&gt;1: B3B2B1B0" range="19" property="RW"/>
				<Member name="pcmo_endian_mod" description="PCMO endian mode.&lt;br&gt;B0, B1, B2, and B3 are data stored in the memory from the low address to the high address. Words are read based on the value of pcmo_endian_mod.&lt;br&gt;0: B0B1B2B3&lt;br&gt;1: B3B2B1B0" range="18" property="RW"/>
				<Member name="soft_pcmo_flag" description="Multiplexing setting of the CPCM and PCMO buffers.&lt;br&gt;0: The CPCM and PCMO buffer are not multiplexed.&lt;br&gt;1: The CPCM and PCMO buffer are multiplexed." range="17" property="RW"/>
				<Member name="soft_ipcm_flag" description="Multiplexing setting of the CPCM and IPCM buffers.&lt;br&gt;0: The CPCM and IPCM buffer are not multiplexed.&lt;br&gt;1: The CPCM and IPCM buffer are multiplexed." range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="volume_a1_mask" description="Analog channel 1 volume change mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="14" property="RW"/>
				<Member name="volume_a2_mask" description="Analog channel 2 volume change mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="13" property="RW"/>
				<Member name="volume_d_mask" description="Digital channel volume change mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" property="RW"/>
				<Member name="volume_m_mask" description="Extended I2S channel change mask.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="11" property="RW"/>
				<Member name="volume_a1_clr" description="Analog channel 1 volume clear.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="10" property="RW"/>
				<Member name="volume_a2_clr" description="Analog channel 2 volume clear.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="9" property="RW"/>
				<Member name="volume_d_clr" description="Digital channel volume clear.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="8" property="RW"/>
				<Member name="volume_m_clr" description="Extended I2S channel volume clear.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="RW"/>
				<Member name="endian_mode" description="The values of endian_mode from high to low control the endian modes of IPCM, MPCM, DPCM, and CPCM.&lt;br&gt;B0, B1, B2, and B3 are data stored in the memory from the low address to the high address. Words are read based on the value of endian_mode.&lt;br&gt;0: B0B1B2B3&lt;br&gt;1: B3B2B1B0" range="6:3" property="RW"/>
				<Member name="cpcm_stall" description="CPCM control.&lt;br&gt;0: Data can be sent to the CPCM buffer.&lt;br&gt;1: Data cannot be sent to the CPCM buffer." range="2" property="RW"/>
				<Member name="dpcm_stall" description="DPCM control.&lt;br&gt;0: Data can be sent to the DPCM buffer.&lt;br&gt;1: Data cannot be sent to the DPCM buffer." range="1" property="RW"/>
				<Member name="mpcm_stall" description="MPCM control.&lt;br&gt;0: Data can be sent to the MPCM buffer.&lt;br&gt;1: Data cannot be sent to the MPCM buffer." range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="AO_FSM" description="AO_FSM is an AO status register (soft reset)." value="0xF0000000" startoffset="0x0044">
				<Member name="rst_busy" description="Module soft reset complete.&lt;br&gt;0: complete&lt;br&gt;1: not complete" range="31" property="RO"/>
				<Member name="cpcm_fifo_aempty" description="CPCM FIFO almost empty.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="30" property="RO"/>
				<Member name="dpcm_fifo_aempty" description="DPCM FIFO almost empty.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="29" property="RO"/>
				<Member name="mpcm_fifo_aempty" description="MPCM FIFO almost empty.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="28" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:19" property="-"/>
				<Member name="ext_cpcm_chnum" description="Number of CPCM extension channels.&lt;br&gt;000: 0&lt;br&gt;001: 2&lt;br&gt;010: 4&lt;br&gt;011: 6&lt;br&gt;100: 8" range="18:16" property="RO"/>
				<Member name="ao_pcm_stateb" description="Status of the ao_pcmbypass module." range="15:12" property="RO"/>
				<Member name="ao_dma_state" description="Status of the ao_dma module." range="11:8" property="RO"/>
				<Member name="ao_pcm_state" description="Status of the ao_pcm module." range="7:0" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_START" description="AO_CPCM_START is a CPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0048">
				<Member name="ao_cpcm_start" description="CPCM cyclic buffer start address.&lt;br&gt;Note: This address is 8-word aligned, that is the lower five bits must be set to 0." range="31:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_END" description="AO_CPCM_END is a CPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x004C">
				<Member name="ao_cpcm_end" description="CPCM cyclic buffer end address.&lt;br&gt;Note: This address is 8-word aligned, that is the lower five bits must be set to 0." range="31:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_WPTR" description="AO_CPCM_WPTR is a CPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0050">
				<Member name="ao_cpcm_wptr" description="CPCM cyclic buffer write pointer.&lt;br&gt;Note: Bit[31] is a wrap bit, and bit[30:0] are physical addresses. These addresses must be word-aligned." range="31:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CPCM_RPTR" description="AO_CPCM_RPTR is a CPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0054">
				<Member name="ao_cpcm_rptr" description="CPCM cyclic buffer read pointer.&lt;br&gt;Note: Bit[31] is a wrap bit, and bit[30:0] are physical addresses. These addresses must be word-aligned." range="31:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_START" description="AO_DPCM_START is a DPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0058">
				<Member name="ao_dpcm_start" description="DPCM cyclic buffer start address." range="31:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_END" description="AO_DPCM_END is a DPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x005C">
				<Member name="ao_dpcm_end" description="DPCM cyclic buffer end address." range="31:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_WPTR" description="AO_DPCM_WPTR is a DPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0060">
				<Member name="ao_dpcm_wptr" description="DPCM cyclic buffer write pointer." range="31:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DPCM_RPTR" description="AO_DPCM_RPTR is a DPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0064">
				<Member name="ao_dpcm_rptr" description="DPCM cyclic buffer read pointer." range="31:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_START" description="AO_MPCM_START is an MPCM buffer start address register (hard reset)." value="0x00000000" startoffset="0x0068">
				<Member name="ao_mpcm_start" description="MPCM cyclic buffer start address." range="31:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_END" description="AO_MPCM_END is an MPCM buffer end address register (hard reset)." value="0x00000000" startoffset="0x006C">
				<Member name="ao_mpcm_end" description="MPCM cyclic buffer end address." range="31:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_WPTR" description="AO_MPCM_WPTR is an MPCM buffer write pointer register (hard reset)." value="0x00000000" startoffset="0x0070">
				<Member name="ao_mpcm_wptr" description="MPCM cyclic buffer write pointer." range="31:0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MPCM_RPTR" description="AO_MPCM_RPTR is an MPCM buffer read pointer register (hard reset)." value="0x00000000" startoffset="0x0074">
				<Member name="ao_mpcm_rptr" description="MPCM cyclic buffer read pointer." range="31:0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="AO_CLFLOW_CNT" description="AO_CLFLOW_CNT is a CPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x0088">
				<Member name="ao_clflow_cnt" description="CPCM cyclic buffer underflow threshold." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="AO_DLFLOW_CNT" description="AO_DLFLOW_CNT is a DPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x008C">
				<Member name="ao_dlflow_cnt" description="DPCM cyclic buffer underflow threshold." range="31:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_MLFLOW_CNT" description="AO_MLFLOW_CNT is an MPCM buffer underflow threshold register (hard reset)." value="0x00000000" startoffset="0x0090">
				<Member name="ao_mlflow_cnt" description="MPCM cyclic buffer underflow threshold." range="31:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="AO_SW_VERSION" description="AO_SW_VERSION is a software driver version register (hard reset)." value="0x00000000" startoffset="0x0098">
				<Member name="ao_verison" description="Software driver version." range="31:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="AO_VOLM_CTRL" description="AO_VOLM_CTRL is an MULTI_I2S volume control register." value="0x28280000" startoffset="0x009C">
				<Member name="alpha1_ms" description="Symbol of MULTI_I2S mixing coefficient 1.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="31" property="RW"/>
				<Member name="alpha1_m_real" description="Index of MULTI_I2S mixing coefficient 1. This coefficient is used to adjust the volume of the extension left and right channels." range="30:24" property="RO"/>
				<Member name="alpha2_ms" description="Symbol of MULTI_I2S mixing coefficient 2.&lt;br&gt;0: positive&lt;br&gt;1: negative" range="23" property="RW"/>
				<Member name="alpha2_m_real" description="Index of MULTI_I2S mixing coefficient 2.&lt;br&gt;Left and right channels of analog output use coefficient 2, and the formula for calculating the coefficient is the same. The difference is that the left channel and right channel uses different input sources." range="22:16" property="RO"/>
				<Member name="alpha1_mch" description="MULTI_I2S volume 1 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="15" property="WO"/>
				<Member name="alpha1_m" description="MULTI_I2S volume 1 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="14:8" property="RW"/>
				<Member name="alpha2_mch" description="MULTI_I2S volume 2 change.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" property="WO"/>
				<Member name="alpha2_m" description="MULTI_I2S volume 2 target value.&lt;br&gt;0x00–0x28: mute&lt;br&gt;0x29: –80 dB&lt;br&gt;…&lt;br&gt;0x7E: +5 dB&lt;br&gt;0x7E: +6 dB" range="6:0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PINTEST_IN" description="AO_PINTEST_IN is test control register 0." value="0x00000000" startoffset="0x00A0">
				<Member name="clk_rx" description="Reserved." range="31" property="RO"/>
				<Member name="rst_rxclk_n" description="Reserved." range="30" property="RO"/>
				<Member name="rst_sclka_n" description="Reserved." range="29" property="RO"/>
				<Member name="rst_sclkd_n" description="Reserved." range="28" property="RO"/>
				<Member name="sclka" description="Reserved." range="27" property="RO"/>
				<Member name="sclka_inv" description="Reserved." range="26" property="RO"/>
				<Member name="sclkd" description="Reserved." range="25" property="RO"/>
				<Member name="lr_clka" description="Reserved." range="24" property="RO"/>
				<Member name="bclk" description="Reserved." range="23" property="RO"/>
				<Member name="brst_n" description="Reserved." range="22" property="RO"/>
				<Member name="adc_sdata" description="Reserved." range="21" property="RO"/>
				<Member name="adc_lrclk" description="Reserved." range="20" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:0" property="-"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="AO_PINTEST_OUT" description="AO_PINTEST_OUT is test control register 1." value="0x00000000" startoffset="0x00A4">
				<Member name="spdif_intr" description="Reserved." range="31" property="RW"/>
				<Member name="spdif_out" description="Reserved." range="30" property="RW"/>
				<Member name="dac1_sdata" description="Reserved." range="29" property="RW"/>
				<Member name="dac2_sdata" description="Reserved." range="28" property="RW"/>
				<Member name="i2s_ext1_sdata" description="Reserved." range="27" property="RW"/>
				<Member name="i2s_ext2_sdata" description="Reserved." range="26" property="RW"/>
				<Member name="i2s_ext3_sdata" description="Reserved." range="25" property="RW"/>
				<Member name="i2s_ext4_sdata" description="Reserved." range="24" property="RW"/>
				<Member name="ao_int" description="Reserved." range="23" property="RW"/>
				<Member name="pin_test_mode" description="Reserved." range="22" property="RW"/>
				<Member name="reserved" description="Reserved." range="21:0" property="-"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_WR" description="AO_BUSTEST_WR is test control register 2." value="0x00000000" startoffset="0x00A8">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="test_wr" description="Reserved." range="0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_START" description="AO_BUSTEST_START is test control register 3." value="0x00000000" startoffset="0x00AC">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="test_start" description="Bus read and write test start.&lt;br&gt;0: Data is not prepared, and the bus test does not start.&lt;br&gt;1: Data is prepared, and the bus test starts." range="0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_FINISH" description="AO_BUSTEST_FINISH is test control register 4." value="0x00000000" startoffset="0x00B0">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ao_test_finish" description="Bus read and write test complete.&lt;br&gt;0: not complete&lt;br&gt;1: complete" range="0" property="RO"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_DDRADD" description="AO_BUSTEST_DDRADD is test control register 5." value="0x00000000" startoffset="0x00B4">
				<Member name="test_ddr_ad" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG0" description="AO_BUSTEST_REG0 is test register 0." value="0x00000000" startoffset="0x00B8">
				<Member name="ao_bustest_reg0" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG1" description="AO_BUSTEST_REG1 is test register 1." value="0x00000000" startoffset="0x00BC">
				<Member name="ao_bustest_reg1" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG2" description="AO_BUSTEST_REG2 is test register 2." value="0x00000000" startoffset="0x00C0">
				<Member name="ao_bustest_reg2" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG3" description="AO_BUSTEST_REG3 is test register 3." value="0x00000000" startoffset="0x00C4">
				<Member name="ao_bustest_reg3" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG4" description="AO_BUSTEST_REG4 is test register 4." value="0x00000000" startoffset="0x00C8">
				<Member name="ao_bustest_reg4" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG5" description="AO_BUSTEST_REG5 is test register 5." value="0x00000000" startoffset="0x00CC">
				<Member name="ao_bustest_reg5" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG6" description="AO_BUSTEST_REG6 is test register 6." value="0x00000000" startoffset="0x00D0">
				<Member name="ao_bustest_reg6" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="AO_BUSTEST_REG7" description="AO_BUSTEST_REG7 is test register 7." value="0x00000000" startoffset="0x00D4">
				<Member name="ao_bustest_reg7" description="Reserved." range="31:0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2PCM_START" description="AO_S2PCM_START is an S2PCM buffer start address register." value="0x00000000" startoffset="0x00E0">
				<Member name="s2_saddr" description="Start address" range="31:0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2PCM_END" description="AO_S2PCM_END is an S2PCM buffer end address register." value="0x00000000" startoffset="0x00E4">
				<Member name="s2_eaddr" description="End address" range="31:0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2PCM_WPTR" description="AO_S2PCM_WPTR is an S2PCM buffer write address register." value="0x00000000" startoffset="0x00E8">
				<Member name="s2_waddr" description="Write address, which is updated by using software." range="31:0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2PCM_RPTR" description="AO_S2PCM_RPTR is an S2PCM buffer read address register." value="0x00000000" startoffset="0x00EC">
				<Member name="s2_raddr" description="Read address, which is updated by using hardware." range="31:0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2PCM_LFLOW_CNT" description="AO_S2PCM_LFLOW_CNT is an S2PCM buffer underflow threshold register." value="0x00000000" startoffset="0x00F0">
				<Member name="s2_lflow_th" description="Underflow threshold." range="31:0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2PCM_PTS" description="AO_S2PCM_PTS is an S2PCM channel PTS value register." value="0x00000000" startoffset="0x00F4">
				<Member name="s2_pts" description="32-bit PTS value." range="31:0" property="RO"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2_CTRL" description="AO_S2_CTRL is an S2 output control register." value="0x00000004" startoffset="0x00F8">
				<Member name="reserved" description="Reserved." range="31:4" property="RW"/>
				<Member name="inf_en" description="S2 output enable.&lt;br&gt;1: enabled. Data can be read from and written to the S2FIFO.&lt;br&gt;0: disabled" range="3" property="RW"/>
				<Member name="bufrd_stop" description="S2PCM control.&lt;br&gt;0: PCM data can be sent to the S2PCM buffer.&lt;br&gt;1: PCM data cannot be sent to the S2PCM buffer (Stop read data over the bus and writes the data to the logic FIFO)." range="2" property="RW"/>
				<Member name="pause" description="S2FIFO read pause control.&lt;br&gt;1: pause. It does not affect data transmission.&lt;br&gt;0: not pause" range="1" property="RW"/>
				<Member name="mute" description="Output mute control.&lt;br&gt;1: mute. The output value is 0.&lt;br&gt;0: unmute" range="0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="AO_S2_DBG" description="AO_S2_DBG is an S2 debugging register." value="0x00000000" startoffset="0x00FC">
				<Member name="s2_state" description="Reserved." range="31:0" property="RO"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="VOU" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10110000"/>
			<RegisterGroup name="VOCTRL" description="VOCTRL is a VO control register." value="X" startoffset="0x0000">
				<Member name="vo_ck_gt_en" description="VOU clock gating enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="X" property="-"/>
				<Member name="reserved" description="Reserved." range="30:20" value="X" property="-"/>
				<Member name="outstd_wid0" description="Outstanding of bus write channel." range="19:16" value="X" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" value="X" property="-"/>
				<Member name="vo_id_sel" description="VOU VHD ID select.&lt;br&gt;0: real-time mode ID (0)&lt;br&gt;1: offline mode ID (1)" range="12" value="X" property="RW"/>
				<Member name="outstd_rid0" description="Outstanding of ID0 tag of the AXI bus read channel." range="11:8" value="X" property="RW"/>
				<Member name="outstd_rid1" description="Outstanding of ID1 tag of the AXI bus read channel." range="7:4" value="X" property="RW"/>
				<Member name="arb_mode" description="Arbitration mode of requesting data for each internal layer bus of the VOU.&lt;br&gt;0000: polling mode&lt;br&gt;0001: The graphics layer takes priority.&lt;br&gt;Other values: reserved" range="3:0" value="X" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTSTA" description="VOINTSTA is a VO interrupt status register, which is read-only." value="0x00000000" startoffset="0x0004">
				<Member name="be_int" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="31" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="30:29" value="0x0" property="-"/>
				<Member name="vhd_regup_err_int" description="VHD register update error interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="28" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="27:25" value="0x0" property="-"/>
				<Member name="g1rr_int" description="G1 register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="24" value="0x0" property="RO"/>
				<Member name="g0rr_int" description="G0 register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="23" value="0x0" property="RO"/>
				<Member name="vhdrr_int" description="VHD register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="22" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="21" value="0x0" property="-"/>
				<Member name="vsdrr_int" description="VSD register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="20" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="19:17" value="0x0" property="-"/>
				<Member name="wbc3_stp_int" description="WBC3 write back stop interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="wbc3_wte_int" description="WBC3 task completion interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="14" value="0x0" property="RO"/>
				<Member name="wbc2_te_int" description="WBC2 task completion interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="wte_int" description="WBC0 task completion interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="vdac3_ic_int" description="VDAC3 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="vdac2_ic_int" description="VDAC2 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="vdac1_ic_int" description="VDAC1 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="vdac0_ic_int" description="VDAC0 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="dhduf_int" description="DHD underflow width alarm interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="dhdvtthd3_int" description="DHD vertical timing interrupt 3.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="dhdvtthd2_int" description="DHD vertical timing interrupt 2.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="dhdvtthd1_int" description="DHD vertical timing interrupt 1.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="dsduf_int" description="DSD underflow alarm interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="dsdvtthd3_int" description="DSD vertical timing interrupt 3.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="dsdvtthd2_int" description="DSD vertical timing interrupt 2.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="dsdvtthd1_int" description="DSD vertical timing interrupt 1.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="VOMSKINTSTA" description="VOMSKINTSTA is a VO masked interrupt status register. Writing 1 clears this register." value="0x00000000" startoffset="0x0008">
				<Member name="be_int" description="Bus error interrupt (AXI_Master).&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="31" value="0x0" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="30:29" value="0x0" property="-"/>
				<Member name="vhd_regup_err_int" description="VHD register update error interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="28" value="0x0" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="27:25" value="0x0" property="-"/>
				<Member name="g1rr_int" description="G1 register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="24" value="0x0" property="R/WC"/>
				<Member name="g0rr_int" description="G0 register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="23" value="0x0" property="R/WC"/>
				<Member name="vhdrr_int" description="VHD register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="22" value="0x0" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="21" value="0x0" property="-"/>
				<Member name="vsdrr_int" description="VSD register update interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="20" value="0x0" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="19:17" value="0x0" property="-"/>
				<Member name="wbc3_stp_int" description="WBC3 write back stop interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="16" value="0x0" property="R/WC"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="wbc3_wte_int" description="WBC3 task completion interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="14" value="0x0" property="R/WC"/>
				<Member name="wbc2_te_int" description="WBC2 task completion interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="13" value="0x0" property="R/WC"/>
				<Member name="wte_int" description="WBC0 task completion interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="12" value="0x0" property="R/WC"/>
				<Member name="vdac3_ic_int" description="VDAC3 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="11" value="0x0" property="R/WC"/>
				<Member name="vdac2_ic_int" description="VDAC2 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="10" value="0x0" property="R/WC"/>
				<Member name="vdac1_ic_int" description="VDAC1 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="9" value="0x0" property="R/WC"/>
				<Member name="vdac0_ic_int" description="VDAC0 unload status interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="8" value="0x0" property="R/WC"/>
				<Member name="dhduf_int" description="DHD underflow alarm interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="7" value="0x0" property="R/WC"/>
				<Member name="dhdvtthd3_int" description="DHD vertical timing interrupt 3.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="6" value="0x0" property="R/WC"/>
				<Member name="dhdvtthd2_int" description="DHD vertical timing interrupt 2.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="5" value="0x0" property="R/WC"/>
				<Member name="dhdvtthd1_int" description="DHD vertical timing interrupt 1.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="4" value="0x0" property="R/WC"/>
				<Member name="dsduf_int" description="DSD underflow alarm interrupt.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="3" value="0x0" property="R/WC"/>
				<Member name="dsdvtthd3_int" description="DSD vertical timing interrupt 3.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="2" value="0x0" property="R/WC"/>
				<Member name="dsdvtthd2_int" description="DSD vertical timing interrupt 2.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="1" value="0x0" property="R/WC"/>
				<Member name="dsdvtthd1_int" description="DSD vertical timing interrupt 1.&lt;br&gt;0: An interrupt is generated.&lt;br&gt;1: No interrupt is generated." range="0" value="0x0" property="R/WC"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="VOINTMSK" description="VOINTMSK is a VOU interrupt mask register. It corresponds to VOINTSTA. When thecorresponding bit is 1, the interrupt is enabled; when the corresponding bit is 0, the interruptis masked." value="0x00000000" startoffset="0x000C">
				<Member name="be_intmsk" description="Bus error interrupt (AXI_Master).0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="31" value="0x0" property="R/W"/>
				<Member name="reserved" description="Reserved." range="30" value="0x0" property="-"/>
				<Member name="reserved" description="Reserved." range="29" value="0x0" property="-"/>
				<Member name="vhd_regup_err_intmsk" description="VHD register update error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" value="0x0" property="-"/>
				<Member name="g1rr_intmsk" description="G1 register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" value="0x0" property="RW"/>
				<Member name="g0rr_intmsk" description="G0 register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="23" value="0x0" property="RW"/>
				<Member name="vhdrr_intmsk" description="VHD register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="21" value="0x0" property="-"/>
				<Member name="vsdrr_intmsk" description="VSD register update interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" value="0x0" property="-"/>
				<Member name="wbc3_stp_intmsk" description="WBC3 write back stop interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="wbc3_wte_intmsk" description="WBC3 task completion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RW"/>
				<Member name="wbc2_te_intmsk" description="WBC2 task completion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="wte_intmsk" description="WBC0 task completion interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="vdac3_ic_intmsk" description="VDAC3 unload status interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="vdac2_ic_intmsk" description="VDAC2 unload status interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="vdac1_ic_intmsk" description="VDAC1 unload status interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="vdac0_ic_intmsk" description="VDAC0 unload status interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="dhduf_intmsk" description="DHD underflow alarm interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RW"/>
				<Member name="dhdvtthd3_intmsk" description="DHD vertical timing interrupt 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RW"/>
				<Member name="dhdvtthd2_intmsk" description="DHD vertical timing interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RW"/>
				<Member name="dhdvtthd1_intmsk" description="DHD vertical timing interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RW"/>
				<Member name="dsduf_intmsk" description="DSD underflow alarm interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RW"/>
				<Member name="dsdvtthd3_intmsk" description="DSD vertical timing interrupt 3.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RW"/>
				<Member name="dsdvtthd2_intmsk" description="DSD vertical timing interrupt 2.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RW"/>
				<Member name="dsdvtthd1_intmsk" description="DSD vertical timing interrupt 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="VOUVERSION1" description="VOUVERSION1 is VOU version register 1." value="0x76756F76" startoffset="0x0010">
				<Member name="vouversion0" description="VOU version." range="31:0" value="0x76756F76" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="VOUVERSION2" description="VOUVERSION2 is VOU version register 2." value="0x30303036" startoffset="0x0014">
				<Member name="vouversion1" description="VOU version." range="31:0" value="0x30303036" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="VOMUXDATA" description="VOMUXDATA is a VO interface multiplexing data register (VOPINTEST)." value="0x00000000" startoffset="0x0018">
				<Member name="pin_test_en" description="Pin test mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="pin_test_mode" description="Reserved." range="30:27" value="0x0" property="RW"/>
				<Member name="vsync_value" description="vsync signal configuration in test mode.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="26" value="0x0" property="RW"/>
				<Member name="hsync_value" description="hsync signal configuration in test mode. &lt;br&gt;0: low level&lt;br&gt;1: high level" range="25" value="0x0" property="RW"/>
				<Member name="dv_value" description="Data valid signal configuration in test mode.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="24" value="0x0" property="RW"/>
				<Member name="pin_test_data" description="Output data configuration in test mode." range="23:0" value="0x000000" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="VOMUX" description="VOMUX is a VO interface multiplexing register." value="0x0004057F" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="hdmi_rod_en" description="HDMI channel data round off configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:19" value="0x0" property="-"/>
				<Member name="hdmi_vid" description="The reverse requirements on the HDMI input interface timing can be met only when the reverse enable register is ORed with the INIF timing reverse register.&lt;br&gt;bit[22]:&lt;br&gt;0: vsync reverse is disabled.&lt;br&gt;1: vsync reverse is enabled.&lt;br&gt;bit[21]:&lt;br&gt;0: hsync reverse is disabled.&lt;br&gt;1: hsync reverse is enabled.&lt;br&gt;bit[20]:&lt;br&gt;0: dv reverse is disabled.&lt;br&gt;1: dv reverse is enabled.&lt;br&gt;bit[19]: reserved&lt;br&gt;bit[18:16]: The default value is 3b'100. HDMI video output format select. RGB or YCbCr can be selected by configuring the DHD channel.&lt;br&gt;000: YCbCr444, 30-bit sync embedded mode&lt;br&gt;001: YCbCr444, 30-bit sync separation mode&lt;br&gt;010: RGB444, 30-bit sync embedded mode&lt;br&gt;011: RGB444, 30-bit sync separation mode&lt;br&gt;100: YCbCr422, 20-bit sync embedded mode&lt;br&gt;101: YCbCr422, 20-bit sync separation mode&lt;br&gt;110: YCbCr422, 10-bit sync embedded mode&lt;br&gt;111: YCbCr422, 10-bit sync separation mode&lt;br&gt;Other values: reserved" range="18:16" value="0x4" property="RW"/>
				<Member name="vga_order" description="Video graphics array (VGA) output sequence.&lt;br&gt;00: RGB&lt;br&gt;01: BGR&lt;br&gt;Other values: reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:8" value="0x05" property="-"/>
				<Member name="dac3_sel" description="DAC3 output select. The default value is 01.&lt;br&gt;00: DAC3 outputs test data.&lt;br&gt;01: DAC3 outputs SD analog video (SDATE).&lt;br&gt;10: DAC3 outputs digital analog video.&lt;br&gt;11: DAC3 outputs HD analog video (HDATE)." range="7:6" value="0x1" property="RW"/>
				<Member name="dac2_sel" description="DAC2 output select. The default value is 11.&lt;br&gt;00: DAC2 outputs test data.&lt;br&gt;01: DAC2 outputs SD analog video (SDATE).&lt;br&gt;10: DAC2 outputs digital analog video.&lt;br&gt;11: DAC2 outputs HD analog video (HDATE)." range="5:4" value="0x3" property="RW"/>
				<Member name="dac1_sel" description="DAC1 output select. The default value is 11.&lt;br&gt;00: DAC1 outputs test data.&lt;br&gt;01: DAC1 outputs SD analog video (SDATE).&lt;br&gt;10: DAC1 outputs digital analog video.&lt;br&gt;11: DAC1 outputs HD analog video (HDATE)." range="3:2" value="0x3" property="RW"/>
				<Member name="dac0_sel" description="DAC0 output select. The default value is 11.&lt;br&gt;00: DAC0 outputs test data.&lt;br&gt;01: DAC0 outputs SD analog video (SDATE)&lt;br&gt;10: DAC0 outputs digital analog video.&lt;br&gt;11: DAC0 outputs HD analog video (HDATE)." range="1:0" value="0x3" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="VOPARAUP" description="VOPARAUP is an update enable register for the registers related to filtering coefficients andLUTs. The VOU filtering coefficients are configured by the AXI master. The flags, whichindicate whether the start addresses and parameters need to be updated, are configured by theAPB slave." value="0x00000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="31:17" value="0x0000" property="-"/>
				<Member name="g2_lut_upd" description="Whether G2 LUT coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:14" value="0x0" property="-"/>
				<Member name="g1_vcoef_upd" description="Whether the G1 vertical filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="13" value="0x0" property="RW"/>
				<Member name="g1_hcoef_upd" description="Whether the G1 horizontal filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="12" value="0x0" property="RW"/>
				<Member name="g0_vcoef_upd" description="Whether the G0 vertical filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="11" value="0x0" property="RW"/>
				<Member name="g0_hcoef_upd" description="Whether the G0 horizontal filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="10" value="0x0" property="RW"/>
				<Member name="g1_lut_upd" description="Whether G1 LUT coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="9" value="0x0" property="RW"/>
				<Member name="g0_lut_upd" description="Whether G0 LUT coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="8" value="0x0" property="RW"/>
				<Member name="vsd_vcoef_upd" description="Whether the VSD vertical filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="7" value="0x0" property="RW"/>
				<Member name="vsd_hcoef_upd" description="Whether the VSD horizontal filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="6" value="0x0" property="RW"/>
				<Member name="dhd_gamma_upd" description="Whether the LUT coefficients of the DHD gamma correction operation need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="5" value="0x0" property="RW"/>
				<Member name="video_acc_upd" description="Whether the LUT coefficients of the ACC operation at the video layer need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:2" value="0x0" property="-"/>
				<Member name="vhd_vcoef_upd" description="Whether the VHD vertical filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="1" value="0x0" property="RW"/>
				<Member name="vhd_hcoef_upd" description="Indicates whether the VHD horizontal filtering coefficients need to be updated. This bit is cleared automatically after the hardware updates the coefficients.&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCOEFAD" description="VHDHCOEFAD is a VHD horizontal filtering coefficient address register." value="0x00000000" startoffset="0x0044">
				<Member name="coef_addr" description="Start address in the local memory for storing the VHD horizontal filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVCOEFAD" description="VHDVCOEFAD is a VHD vertical filtering coefficient address register." value="0x00000000" startoffset="0x0048">
				<Member name="coef_addr" description="Start address in the local memory for storing the VHD vertical filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="ACCAD" description="ACCAD is a video channel ACC coefficient LUT address register." value="0x00000000" startoffset="0x0054">
				<Member name="coef_addr" description="Start address for storing ACC coefficients of the video channel in the local memory." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHCOEFAD" description="VSDHCOEFAD is a VSD horizontal filtering coefficient address register." value="0x00000000" startoffset="0x0058">
				<Member name="coef_addr" description="Start address in the local memory for storing the VSD horizontal filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVCOEFAD" description="VSDVCOEFAD is a VSD vertical filtering coefficient address register." value="0x00000000" startoffset="0x005C">
				<Member name="coef_addr" description="Start address in the local memory for storing the VSD vertical filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="G0CLUTAD" description="G0CLUTAD is a G0 CLUT address register. This CLUT can be used for color data formatindex or gamma at G0." value="0x00000000" startoffset="0x0060">
				<Member name="coef_addr" description="Start address in the local memory for storing G0 LUT coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="G1CLUTAD" description="G1CLUTAD is a G1 CLUT address register. This CLUT can be used for color data formatindex or gamma at G1." value="0x00000000" startoffset="0x0064">
				<Member name="coef_addr" description="Start address in the local memory for storing G1 CLUT coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="G0HCOEFAD" description="G0HCOEFAD is a G0 horizontal filtering coefficient address register." value="0x00000000" startoffset="0x0068">
				<Member name="coef_addr" description="Start address in the local memory for storing G0 horizontal filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="G0VCOEFAD" description="G0VCOEFAD is a G0 vertical filtering coefficient address register." value="0x00000000" startoffset="0x006C">
				<Member name="coef_addr" description="Start address in the local memory for storing G0 vertical filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="G1HCOEFAD" description="G1HCOEFAD is a G1 horizontal filtering coefficient address register." value="0x00000000" startoffset="0x0070">
				<Member name="coef_addr" description="Start address in the local memory for storing G1 horizontal filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="G1VCOEFAD" description="G1VCOEFAD is a G1 vertical filtering coefficient address register." value="0x00000000" startoffset="0x0074">
				<Member name="coef_addr" description="Start address in the local memory for storing G1 vertical filtering coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="DHDGAMMAAD" description="DHDGAMMAAD is a DHD gamma correction coefficient address register." value="0x00000000" startoffset="0x0078">
				<Member name="coef_addr" description="Start address in the local memory for storing gamma correction coefficients of the DHD channel." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="G2CLUTAD" description="G2CLUTAD is a G2 CLUT address register. This CLUT can be used for color data formatindex or gamma at G2." value="0x00000000" startoffset="0x0084">
				<Member name="coef_addr" description="Start address in the local memory for storing G2 LUT coefficients." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="DACCTRL" description="DACCTRL is a DAC control register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RW"/>
				<Member name="slcdsvm" description="DAC function bit." range="15" value="0x0" property="RW"/>
				<Member name="slcdb" description="DAC function bit." range="14" value="0x0" property="RW"/>
				<Member name="slcdg" description="DAC function bit." range="13" value="0x0" property="RW"/>
				<Member name="slcdr" description="DAC function bit." range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="-"/>
				<Member name="vo_s" description="DAC function bit." range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7:5" value="0x0" property="-"/>
				<Member name="sl3ctr" description="DAC3 power-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="sl2ctr" description="DAC2 power-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="sl1ctr" description="DAC1 power-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="sl0ctr" description="DAC0 power-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="slctr" description="DAC power-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCTRL" description="VHDCTRL is a VHD register. It is a non-instant register and is used to configure relatedinformation about the video layer." value="0x00000000" startoffset="0x0100">
				<Member name="layer_en" description="Layer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30" value="0x0" property="-"/>
				<Member name="flip_en" description="Flip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="mute_en" description="VHD mute enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:23" value="0x00" property="-"/>
				<Member name="src_mode" description="Storage mode.&lt;br&gt;000: 2D&lt;br&gt;010: 1D&lt;br&gt;Other values: reserved" range="22:20" value="0x0" property="RW"/>
				<Member name="ifir_mode" description="Horizontal chrominance IFIR mode.&lt;br&gt;00: Reserved.&lt;br&gt;01: chrominance IFIR copy mode&lt;br&gt;10: bilinear interpolation&lt;br&gt;11: 6-tap FIR" range="19:18" value="0x0" property="RW"/>
				<Member name="vup_mode" description="VHD coefficient update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="17" value="0x0" property="RW"/>
				<Member name="bfield_first" description="Top field first. T indicates top field. B indicates bottom field.&lt;br&gt;0: top field first, T0B0T1B1 (T0B0 is regarded as a frame)&lt;br&gt;1: bottom field first, B0T0B1T0 (B0T0 is regarded as a frame)" range="16" value="0x0" property="RW"/>
				<Member name="lm_rmode" description="Luminance read mode when de-interlace is disabled.&lt;br&gt;Luminance reference field mode when de-interlace is enabled.&lt;br&gt;00: reserved&lt;br&gt;01: Progressive read mode is invalid when de-interlace is enabled.&lt;br&gt;10: Only data at the top field is read. The top field is the reference field when de-interlace is enabled.&lt;br&gt;11: Only data at the bottom field is read. The bottom field is the reference field when de-interlace is enabled." range="15:14" value="0x0" property="RW"/>
				<Member name="chm_rmode" description="Chrominance read mode when de-interlace is disabled.&lt;br&gt;Chrominance reference field mode when de-interlace is enabled.&lt;br&gt;00: reserved&lt;br&gt;01: Progressive read mode is invalid when de-interlace is enabled.&lt;br&gt;10: Only data at the top field is read. The top field is the reference field when de-interlace is enabled.&lt;br&gt;11: Only data at the bottom field is read. The bottom field is the reference field when de-interlace is enabled." range="13:12" value="0x0" property="RW"/>
				<Member name="trid_en" description="3D enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="trid_mode" description="3D mode.&lt;br&gt;00: side by side&lt;br&gt;01: top and bottom&lt;br&gt;Other values: reserved" range="10:9" value="0x0" property="RW"/>
				<Member name="time_out" description="Timeout configuration." range="8:5" value="0x0" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x1: SPYCbCr400&lt;br&gt;0x2: SPYCbCr411&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422_1X2&lt;br&gt;0x5: SPYCbCr422_2X1&lt;br&gt;0x6: SPYCbCr444&lt;br&gt;0x9: PLNYCbCr400&lt;br&gt;0xA: PLNYCbCr411&lt;br&gt;0xB: PLNYCbCr420&lt;br&gt;0xC: PLNYCbCr422_1X2&lt;br&gt;0xD: PLNYCbCr422_2X1&lt;br&gt;0xE: PLNYCbCr444&lt;br&gt;0xF: PLNYCbCr410" range="4:0" value="0x00" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="VHDUPD" description="VHDUPD is a VHD update enable register." value="0x00000000" startoffset="0x0104">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Layer register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="VHDLADDR" description="VHDLADDR is a previous frame address register. It is used for de-interlace. In package pixelformat, the address is the address for the frame buffer; in semi-planar pixel format, theaddress is the address for the luminance frame buffer." value="0x00000000" startoffset="0x0108">
				<Member name="surface_laddr" description="Address of the previous de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="VHDLCADDR" description="VHDLCADDR is a VHD previous chrominance (C/Cb) address register. It is used for de-interlace. In package pixel format, the address is invalid; in semi-planar pixel format, theaddress is the address for the chrominance frame buffer." value="0x00000000" startoffset="0x010C">
				<Member name="surface_lcaddr" description="Chrominance address for the previous de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDLCRADDR" description="VHDLCRADDR is a VHD previous chrominance (Cr) address register. It is used for de-interlace. In package pixel format and in semi-planar pixel format, the address is invalid. Inplanar pixel format, the address is the address for the chrominance Cr frame buffer." value="0x00000000" startoffset="0x0110">
				<Member name="surface_lcraddr" description="Chrominance Cr address for the previous de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCADDR" description="VHDCADDR is a VHD current frame address register. In package pixel format, the address isthe address for the frame buffer; in semi-planar pixel format, the address is the address for theluminance frame buffer." value="0x00000000" startoffset="0x0114">
				<Member name="surface_caddr" description="Address of the current de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCCADDR" description="VHDCCADDR is a VHD current frame chrominance address register. In package pixelformat, the address is invalid; in semi-planar pixel format, the address is the address for thechrominance frame buffer." value="0x00000000" startoffset="0x0118">
				<Member name="surface_ccaddr" description="Chrominance address for the current de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCCRADDR" description="VHDCCRADDR is a VHD current frame chrominance address register. In package pixelformat and in semi-planar pixel format, the address is invalid; in planar pixel format, theaddress is the address for the chrominance Cr frame buffer. It is the address for the current de-interlace frame." value="0x00000000" startoffset="0x011C">
				<Member name="surface_ccraddr" description="Chrominance Cr address for the current de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDNADDR" description="VHDNADDR is a VHD next frame address register. It is used for de-interlace. In packagepixel format, the address is the address for the frame buffer; in semi-planar pixel format, theaddress is the address for the luminance frame buffer." value="0x00000000" startoffset="0x0120">
				<Member name="surface_naddr" description="Address of the previous de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="VHDNCADDR" description="VHDNCADDR is a VHD next chrominance address register. It is used for de-interlace. Inpackage pixel format, the address is invalid; in semi-planar pixel format, the address is theaddress for the chrominance frame buffer." value="0x00000000" startoffset="0x0124">
				<Member name="surface_ncaddr" description="Chrominance address for the next de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="VHDNCRADDR" description="VHDNCRADDR is a VHD next chrominance address register. It is used for de-interlace. Inpackage pixel format and in semi-planar pixel format, the address is invalid. In planar pixelformat, the address is the address for the chrominance Cr frame buffer." value="0x00000000" startoffset="0x0128">
				<Member name="surface_ncraddr" description="Chrominance Cr address for the next de-interlace frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="VHDSTRIDE" description="VHDSTRIDE is a VHD layer stride register." value="0x00000000" startoffset="0x012C">
				<Member name="surface_cstride" description="Stride of the chrominance frame buffer (valid in semi-planar format). The unit is word." range="31:16" value="0x0000" property="RW"/>
				<Member name="surface_stride" description="Stride of the luminance frame buffer stride (valid in semi-planar format). The unit is word." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCRSTRIDE" description="VHDCRSTRIDE is a VHD layer Cr component stride register." value="0x00000000" startoffset="0x0130">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="RW"/>
				<Member name="surface_crstride" description="Cr component stride of the frame buffer (valid in planar format). The unit is word." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIRESO" description="VHDIRESO is a VHD input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCBMPARA" description="VHDCBMPARA is a VHD overlay parameter register. It is a non-instant register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. This value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates fully transparent." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDIEADDR" description="VHDDIEADDR is a VHD de-interlace history buffer address register. It is a non-instantregister." value="0x00000000" startoffset="0x0140">
				<Member name="dieaddr" description="Buffer address for storing the de-interlace history information." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDIESTADDR" description="VHDDIESTADDR is a VHD de-interlace statistics writeback address register. It is a non-instant register." value="0x00000000" startoffset="0x014C">
				<Member name="diestaddr" description="Buffer address for storing the de-interlace history information." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCFPOS" description="VHDCFPOS is a start position register for data in the data source window read by the layer. Itis a non-instant register." value="0x00000000" startoffset="0x0150">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="crop_yfpos" description="Crop column start coordinates.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="crop_xfpos" description="Crop line start coordinates." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCLPOS" description="VHDCLPOS is a VHD layer end position (in the data source window) register. It is a non-instant register." value="0x00000000" startoffset="0x0154">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="crop_ylpos" description="Crop column end coordinates.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="crop_xlpos" description="Crop line end coordinates." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="VHDSRCRESO" description="VHDSRCRESO is a VHD layer data source resolution register." value="0x00000000" startoffset="0x0158">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height of the input data source. The unit is line. The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width of the input data source. The unit is line. The value is the actual width minus 1.&lt;br&gt;Note: The actual layer width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDFPOS" description="VHDDFPOS is a VHD start position register for data in the display window transmitted bythe layer. It is a non-instant register." value="0x00000000" startoffset="0x0160">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_yfpos" description="Start vertical coordinate of the display window.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xfpos" description="Start horizontal coordinate of the display window." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDLPOS" description="VHDDLPOS is a VHD end position register for data in the display window read by the layer.It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0164">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="End vertical coordinate of the display window.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="End horizontal coordinate of the display window." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVFPOS" description="VHDVFPOS is a VHD start position register for video in the display window transmitted bythe layer. It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0168">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="video_yfpos" description="Start vertical coordinate of the video.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="video_xfpos" description="Start horizontal coordinate of the video." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVLPOS" description="VHDVLPOS is a VHD end position for video in the display window transmitted by the layer.It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x016C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="video_ylpos" description="End vertical coordinate of the video.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="video_xlpos" description="End horizontal coordinate of the video." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x016C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDBK" description="VHDBK is a VHD video layer background color register." value="0x00000000" startoffset="0x0170">
				<Member name="vbk_alpha" description="Levels 0–128 of the background filling color of the video layer." range="31:24" value="0x00" property="RW"/>
				<Member name="vbk_y" description="Y component." range="23:16" value="0x00" property="RW"/>
				<Member name="vbk_cb" description="Cb component." range="15:8" value="0x00" property="RW"/>
				<Member name="vbk_cr" description="Cr component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0170"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCIDC" description="VHDCSCIDC is a VHD CSC input DC register. It is an instant register." value="0x00000000" startoffset="0x0180">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCODC" description="VHDCSCODC is a VHD CSC output DC register. It is an instant register." value="0x00000000" startoffset="0x0184">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP0" description="VHDCSCP0 is a VHD CSC parameter 0 register. It is an instant register." value="0x00000000" startoffset="0x0188">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp01" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp00" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP1" description="VHDCSCP1 is a VHD CSC parameter 1 register. It is an instant register." value="0x00000000" startoffset="0x018C">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp10" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp02" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x018C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP2" description="VHDCSCP2 is a VHD CSC parameter 2 register. It is an instant register." value="0x00000000" startoffset="0x0190">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp12" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp11" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0190"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP3" description="VHDCSCP3 is a VHD CSC parameter 3 register. It is an instant register." value="0x00000000" startoffset="0x0194">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp21" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp20" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0194"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCSCP4" description="VHDCSCP4 is a VHD CSC parameter 4 register. It is an instant register." value="0x00000000" startoffset="0x0198">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="cscp22" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
			<RegisterGroup name="VHDACM0" description="VHDACM0 is a VHD ACM control register." value="0x00000000" startoffset="0x01A0">
				<Member name="acm3_en" description="ACM 3 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="31" value="0x0" property="RW"/>
				<Member name="acm2_en" description="ACM 2 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="30" value="0x0" property="RW"/>
				<Member name="acm1_en" description="ACM 1 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="29" value="0x0" property="RW"/>
				<Member name="acm0_en" description="ACM 0 enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:0" value="0x0000000" property="-"/>
				<Register offset="0x01A0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHSP" description="VHDHSP is a VDH horizontal scaling parameter register. It is a non-instant register.Scaling ratio = Input width/Output width" value="0x00100000" startoffset="0x01C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance filtering median filtering enable. This bit is invalid when hlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chrominance median filtering enable. This bit is invalid when hchfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" value="0x0" property="-"/>
				<Member name="hlfir_en" description="Horizontal luminance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="26" value="0x0" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chrominance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="25" value="0x0" property="RW"/>
				<Member name="hfir_order" description="Horizontal scaling sequence.&lt;br&gt;0: Horizontal scaling is performed before vertical scaling&lt;br&gt;1: Horizontal scaling is performed after vertical scaling." range="24" value="0x0" property="RW"/>
				<Member name="hratio" description="Horizontal scaling ratio, in (u, 4, 20) format." range="23:0" value="0x100000" property="RW"/>
				<Register offset="0x01C0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHLOFFSET" description="VHDHLOFFSET is a VHD horizontal luminance offset register. It is a non-instant register." value="0x00000000" startoffset="0x01C4">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="hor_loffset" description="Horizontal luminance offset, in (s, 8, 20) format. The value is expressed as a complement." range="27:0" value="0x0000000" property="RW"/>
				<Register offset="0x01C4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCOFFSET" description="VHDHCOFFSET is a VHD horizontal chrominance offset register. It is a non-instant register." value="0x00000000" startoffset="0x01C8">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="hor_coffset" description="Horizontal chrominance offset, in (s, 8, 20) format. The value is expressed as a complement." range="27:0" value="0x0000000" property="RW"/>
				<Register offset="0x01C8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVSP" description="VHDVSP is a VHD vertical scaling parameter register." value="0x00000000" startoffset="0x01D8">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="vchmid_en" description="Vertical chrominance median filtering enable. This bit is invalid when vchfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" value="0x0" property="RW"/>
				<Member name="vsc_chroma_tap" description="Vertical chrominance filtering tap.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" value="0x0" property="RW"/>
				<Member name="vlfir_en" description="Vertical luminance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="24" value="0x0" property="RW"/>
				<Member name="vchfir_en" description="Vertical chrominance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="23" value="0x0" property="RW"/>
				<Member name="zme_out_fmt" description="Format of the data output by the scaler.&lt;br&gt;00: 422&lt;br&gt;01: 420&lt;br&gt;Other values: reserved" range="22:21" value="0x0" property="RW"/>
				<Member name="zme_in_fmt" description="Format of the data output by the scaler.&lt;br&gt;00: 422&lt;br&gt;01: 420&lt;br&gt;Other values: reserved" range="20:19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:0" value="0x00000" property="-"/>
				<Register offset="0x01D8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVSR" description="VHDVSR is a VHD vertical scaling ratio register. It is a non-instant register.Scaling ratio = Input height/Output height" value="0x00001000" startoffset="0x01DC">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio, in (u, 4, 12) format." range="15:0" value="0x1000" property="RW"/>
				<Register offset="0x01DC"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVOFFSET" description="VHDVOFFSET is a VHD vertical scaling offset register. The vertical scaling offset is affectedby field offset during pan-scanning and field offset when repeated frames occur. If no fieldoffset occurs, vluma_offset is the lowest integral digit and the fractional part of offset_pan-scan. In YCbCr422 format, vchroma_offset is equal to vluma_offset; in YCbCr420 format,vchroma_offset is calculated as follows: vchroma_offset = hroma scaling ratio/2 – 0.25If fieldoffset is required (such as still frames or repeated frames) and the bottom field is repeated, thevalues of vluma_offset and vchroma_offset configured for the top field are the same as thosein the case of no field offset. The field offset must be considered when filtering coefficientsare configured for the bottom field." value="0x00000000" startoffset="0x01E0">
				<Member name="vluma_offset" description="Vertical luminance offset, in (s, 4, 12) format. The value is expressed as a complement." range="31:16" value="0x0000" property="RW"/>
				<Member name="vchroma_offset" description="Vertical chrominance offset, in (s, 4, 12) format. The value is expressed as a complement." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDZMEORESO" description="VHDZMEORESO is a VHD scaler output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x01E4">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Output height. The unit is line. The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Output width. The unit is line. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x01E4"/>
			</RegisterGroup>
			<RegisterGroup name="VHDZMEIRESO" description="VHDZMEIRESO is a VHD scaler input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x01E8">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Input height. The unit is line. The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Input width. The unit is line. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x01E8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVC1CTRL" description="VHDVC1CTRL is a VHD VC1 control register." value="0x00000000" startoffset="0x01F0">
				<Member name="vc1_en" description="VC1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="vc1_bfield" description="Field mode flag.&lt;br&gt;1: field mode&lt;br&gt;0: frame mode" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:23" value="0x00" property="RW"/>
				<Member name="vc1_bmapc" description="Modified coefficient of bottom field VC1 outloop chrominance pixels.&lt;br&gt;The value range is 0x0–0x7." range="22:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="19" value="0x0" property="RW"/>
				<Member name="vc1_bmapy" description="Modified coefficient of bottom field VC1 outloop luminance pixels.&lt;br&gt;The value range is 0x0–0x7." range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="RW"/>
				<Member name="vc1_mapc" description="Modified coefficient of VC1 outloop chrominance pixels.&lt;br&gt;The value range is 0x0–0x7." range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="RW"/>
				<Member name="vc1_mapy" description="Modified coefficient of VC1 outloop luminance pixels.&lt;br&gt;The value range is 0x0–0x7." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="7" value="0x0" property="RW"/>
				<Member name="vc1_bmapcflg" description="Bottom field VC1 outloop chrominance pixel modification enable.&lt;br&gt;If advance == vc1_Profile, this bit is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="vc1_bmapyflg" description="Bottom field VC1 outloop luminance pixel modification enable.&lt;br&gt;If advance == vc1_Profile, this bit is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="vc1_mapcflg" description="VC1 outloop chrominance pixel modification enable.&lt;br&gt;If advance == vc1_Profile, this bit is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="vc1_mapyflg" description="VC1 outloop luminance pixel modification enable.&lt;br&gt;If advance == vc1_Profile, this bit is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="vc1_rangedfrm" description="VC1 outloop pixel modification enable. If (main == vc1_Profile), this bit is valid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="vc1_profile" description="Profile type of the current frame.&lt;br&gt;00: simple&lt;br&gt;01: main&lt;br&gt;10: advance&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDACCTHD1" description="VHDACCTHD1 is a VHD ACC operation threshold 1 register." value="0x00000000" startoffset="0x0200">
				<Member name="acc_en" description="ACC enable (non-instant bit).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="acc_mode" description="Output ACC correction enable (instant bit).&lt;br&gt;0: The ACC table is generated by the hardware.&lt;br&gt;1: The ACC table is configured by the software." range="30" value="0x0" property="RW"/>
				<Member name="thd_med_low" description="Threshold with medium- and low-luminance." range="29:20" value="0x000" property="RW"/>
				<Member name="thd_high" description="Threshold with high luminance." range="19:10" value="0x000" property="RW"/>
				<Member name="thd_low" description="Threshold with low luminance." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF01" description="VHDIFIRCOEF01 is VHD chrominance upsampling coefficient register 1." value="0x000C03F9" startoffset="0x0280">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef1" description="IFIR filtering coefficient 1." range="25:16" value="0x00C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef0" description="IFIR filtering coefficient 0." range="9:0" value="0x3F9" property="RW"/>
				<Register offset="0x0280"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF23" description="VHDIFIRCOEF23 is VHD chrominance upsampling coefficient register 2." value="0x001903EF" startoffset="0x0284">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef3" description="IFIR filtering coefficient 3." range="25:16" value="0x019" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef2" description="IFIR filtering coefficient 2." range="9:0" value="0x3EF" property="RW"/>
				<Register offset="0x0284"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF45" description="VHDIFIRCOEF45 is VHD chrominance upsampling coefficient register 3." value="0x003A03DA" startoffset="0x0288">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef5" description="IFIR filtering coefficient 5." range="25:16" value="0x03A" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef4" description="IFIR filtering coefficient 4." range="9:0" value="0x3DA" property="RW"/>
				<Register offset="0x0288"/>
			</RegisterGroup>
			<RegisterGroup name="VHDIFIRCOEF67" description="VHDIFIRCOEF67 is VHD chrominance upsampling coefficient register 4." value="0x01480397" startoffset="0x028C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef7" description="IFIR filtering coefficient 7." range="25:16" value="0x148" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef6" description="IFIR filtering coefficient 6." range="9:0" value="0x397" property="RW"/>
				<Register offset="0x028C"/>
			</RegisterGroup>
			<RegisterGroup name="VHDLTICTRL" description="VHDLTICTRL is a VHD LTI control register." value="0x00000000" startoffset="0x0290">
				<Member name="lti_en" description="LTI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" value="0x00000000" property="-"/>
				<Register offset="0x0290"/>
			</RegisterGroup>
			<RegisterGroup name="VHDCTICTRL" description="VHDCTICTRL is a VHD CTI control register." value="0x00000000" startoffset="0x02B0">
				<Member name="cti_en" description="CTI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" value="0x00000000" property="-"/>
				<Register offset="0x02B0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDNRCTRL" description="VHDDNRCTRL is a VHD DNR control register." value="0x00000000" startoffset="0x02C0">
				<Member name="reserved" description="Reserved." range="31:2" value="0x00000000" property="RW"/>
				<Member name="db_en" description="De-blocking effect enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="dr_en" description="De-ring effect enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x02C0"/>
			</RegisterGroup>
			<RegisterGroup name="VHDDIECTRL" description="VHDDIECTRL is a VHD de-interlace operation control register. It is a non-instant register." value="0x00000000" startoffset="0x0300">
				<Member name="die_luma_en" description="De-interlace luminance enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="die_chroma_en" description="De-interlace luminance enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="die_out_sel_l" description="De-interlace luminance output select.&lt;br&gt;0: Data in interpolation mode is output.&lt;br&gt;1: Data in interleave mode is output." range="29" value="0x0" property="RW"/>
				<Member name="die_out_sel_c" description="De-interlace chrominance output select.&lt;br&gt;0: Data in interpolation mode is output.&lt;br&gt;1: Data in interleave mode is output." range="28" value="0x0" property="RW"/>
				<Member name="die_lmmode" description="De-interlace luminance operation mode.&lt;br&gt;00: 5-field mode&lt;br&gt;01: 4-field mode&lt;br&gt;10: 3-field mode&lt;br&gt;11: reserved" range="27:26" value="0x0" property="RW"/>
				<Member name="die_chmmode" description="De-interlace chrominance operation mode.&lt;br&gt;00: 5-field mode&lt;br&gt;01: 4-field mode&lt;br&gt;10: 3-field mode&lt;br&gt;11: reserved" range="25:24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:18" value="0x00" property="-"/>
				<Member name="die_rst" description="De-interlace reset enable.&lt;br&gt;0: The reset is invalid.&lt;br&gt;1: The reset is valid." range="17" value="0x0" property="RW"/>
				<Member name="stinfo_stop" description="Update control for still times.&lt;br&gt;0: The number of still times is updated properly.&lt;br&gt;1: Updating the still times is stopped." range="16" value="0x0" property="RW"/>
				<Member name="die_st_upd_mode" description="ST update mode.&lt;br&gt;0: Movement information about the current field is updated.&lt;br&gt;1: Movement information about the previous field with the same polarity as the current field is updated." range="15" value="0x0" property="RW"/>
				<Member name="die_st_wbc_mode" description="st write back information.&lt;br&gt;0: window median value&lt;br&gt;1: window maximum value" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:0" value="0x0000" property="-"/>
				<Register offset="0x0300"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCTRL" description="VSDCTRL is a VSD control register. It is a non-instant register and is used to configurerelated information about the video layer." value="0x00000000" startoffset="0x0700">
				<Member name="surface_en" description="Layer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="resource_sel" description="VSD scaler connection control.&lt;br&gt;0: VSD scaler connects to VSD.&lt;br&gt;1: VSD scaler connects to WBC0." range="30" value="0x0" property="RW"/>
				<Member name="flip_en" description="Flip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="mute_en" description="VSD mute enable (non-instant bit).&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="wrap_en" description="Data wrap enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="26:23" value="0x0" property="-"/>
				<Member name="src_mode" description="Storage mode.&lt;br&gt;000: 2D&lt;br&gt;010: 1D&lt;br&gt;Other values: reserved" range="22:20" value="0x0" property="RW"/>
				<Member name="ifir_mode" description="Horizontal chrominance IFIR mode.&lt;br&gt;01: chrominance IFIR copy mode&lt;br&gt;10: bi-linear interpolation&lt;br&gt;11: 6-tap FIR&lt;br&gt;Other values: reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="vup_mode" description="VSD coefficient update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="17" value="0x0" property="RW"/>
				<Member name="bfield_first" description="Top field first. T indicates top field. B indicates bottom field.&lt;br&gt;0: top field first, T0B0T1B1… (T0B0 is regarded as a frame)&lt;br&gt;1: bottom field first, B0T0B1T0 …(B0T0 is regarded as a frame)" range="16" value="0x0" property="RW"/>
				<Member name="lm_rmode" description="Luminance read mode.&lt;br&gt;00: reserved&lt;br&gt;01: progressive mode&lt;br&gt;10: interlaced mode. The top field is read (indicating the current field if de-interlace is enabled.)&lt;br&gt;11: interlaced mode. The bottom field is read (indicating the current field if de-interlace is enabled.)" range="15:14" value="0x0" property="RW"/>
				<Member name="chm_rmode" description="Chrominance read mode.&lt;br&gt;00: reserved&lt;br&gt;01: progressive mode&lt;br&gt;10: interlaced mode. The top field is read (indicating the current field if de-interlace is enabled.)&lt;br&gt;11: interlaced mode. The bottom field is read (indicating the current field if de-interlace is enabled.)" range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:9" value="0x0" property="-"/>
				<Member name="time_out" description="Timeout configuration." range="8:5" value="0x0" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x1: SPYCbCr400&lt;br&gt;0x2: SPYCbCr411&lt;br&gt;0x3: SPYCbCr420&lt;br&gt;0x4: SPYCbCr422_1X2&lt;br&gt;0x5: SPYCbCr422_2X1&lt;br&gt;0x6: SPYCbCr444&lt;br&gt;0x11: PackageUYVY (Cb0Y0Cr0Y1)&lt;br&gt;0x12: PackageYUYV (Y0Cb0Y1Cr0)&lt;br&gt;0x13: PackageYVYU (Y0Cr0Y1Cb0)" range="4:0" value="0x00" property="RW"/>
				<Register offset="0x0700"/>
			</RegisterGroup>
			<RegisterGroup name="VSDUPD" description="VSDUPD is a VSD channel update enable register." value="0x00000004" startoffset="0x0704">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000002" property="-"/>
				<Member name="regup" description="Layer register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0704"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCADDR" description="VSDCADDR is a VSD current frame address register. In package pixel format, the address isthe address for the frame buffer; in semi-planar pixel format, the address is the address for theluminance frame buffer." value="0x00000000" startoffset="0x0714">
				<Member name="surface_caddr" description="Address of the current frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0714"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCCADDR" description="VSDCCADDR is a VSD current frame chrominance address register. In package pixel format,the address is invalid; in semi-planar pixel format, the address is the address for thechrominance frame buffer. The address indicates the current frame address when de-interlaceis enabled." value="0x00000000" startoffset="0x0718">
				<Member name="surface_ccaddr" description="Chrominance address for the current frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0718"/>
			</RegisterGroup>
			<RegisterGroup name="VSDSTRIDE" description="VSDSTRIDE is a VSD layer stride register." value="0x00000000" startoffset="0x072C">
				<Member name="surface_cstride" description="Stride of the chrominance frame buffer (valid in semi-planar format). The unit is word." range="31:16" value="0x0000" property="RW"/>
				<Member name="surface_stride" description="Stride of the luminance frame buffer (indicating luminance stride in semi-planar format). The unit is word." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x072C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIRESO" description="VSDIRESO is a VSD input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0734">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0734"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCBMPARA" description="VSDCBMPARA is a VSD overlay parameter register. It is a non-instant register." value="0x00000000" startoffset="0x073C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates fully transparent." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x073C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCFPOS" description="VSDCFPOS is a VSD start position register for data in the data source window read by thelayer. It is a non-instant register." value="0x00000000" startoffset="0x0750">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="crop_yfpos" description="Start coordinates of the crop column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="crop_xfpos" description="Start coordinates of the crop line." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0750"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCLPOS" description="VSDCLPOS is a VSD end position for data in the data source window read by the layer. It isa non-instant register." value="0x00000000" startoffset="0x0754">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="crop_ylpos" description="End coordinates of the crop column.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="crop_xlpos" description="End coordinates of the crop line." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0754"/>
			</RegisterGroup>
			<RegisterGroup name="VSDSRCRESO" description="VSDSRCRESO is a VSD layer data source resolution register." value="0x00000000" startoffset="0x0758">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height of the input data source. The unit is line. The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width of the input data source. The unit is line. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0758"/>
			</RegisterGroup>
			<RegisterGroup name="VSDDFPOS" description="VSDDFPOS is a VSD start position for data in the display window transmitted by the layer. Itis a non-instant register." value="0x00000000" startoffset="0x0760">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_yfpos" description="Start vertical coordinate of the display window.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xfpos" description="Start horizontal coordinate of the display window." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0760"/>
			</RegisterGroup>
			<RegisterGroup name="VSDDLPOS" description="VSDDLPOS is VSD end position for data in the display window transmitted by the layer. It isa non-instant register. It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0764">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="End vertical coordinate of the display window.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="End horizontal coordinate of the display window." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0764"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVFPOS" description="VSDVFPOS is a VSD start position for the video in the display window transmitted by thelayer. It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0768">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="video_yfpos" description="Start vertical coordinate of the video.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="video_xfpos" description="Start horizontal coordinate of the video." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0768"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVLPOS" description="VSDVLPOS is a VSD end position for video in the display window transmitted by the layer.It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x076C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="video_ylpos" description="End vertical coordinate of the video.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="video_xlpos" description="End horizontal coordinate of the video." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x076C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDBK" description="VSDBK is a VSD video layer background color register." value="0x00000000" startoffset="0x0770">
				<Member name="vbk_alpha" description="Levels 0–128 of the background filling color of the video layer." range="31:24" value="0x00" property="RW"/>
				<Member name="vbk_y" description="Y component." range="23:16" value="0x00" property="RW"/>
				<Member name="vbk_cb" description="Cb component." range="15:8" value="0x00" property="RW"/>
				<Member name="vbk_cr" description="Cr component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0770"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCIDC" description="VSDCSCIDC is a VSD CSC input DC register. It is an instant register." value="0x00000000" startoffset="0x0780">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x0780"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCODC" description="VSDCSCODC is a VSD CSC output DC component register. It is an instant register." value="0x00000000" startoffset="0x0784">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x0784"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP0" description="VSDCSCP0 is a VSD CSC parameter 0 register. It is an instant register." value="0x00000000" startoffset="0x0788">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp01" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp00" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0788"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP1" description="VSDCSCP1 is a VSD CSC parameter 1 register. It is an instant register." value="0x00000000" startoffset="0x078C">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp10" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp02" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x078C"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP2" description="VSDiCSCP2 is a VSD CSC parameter 2 register. It is an instant register." value="0x00000000" startoffset="0x0790">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp12" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp11" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0790"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP3" description="VSDCSCP3 is a VSD CSC parameter 3 register. It is an instant register." value="0x00000000" startoffset="0x0794">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp21" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp20" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0794"/>
			</RegisterGroup>
			<RegisterGroup name="VSDCSCP4" description="VSDCSCP4 is a VSD CSC parameter 4 register. It is an instant register." value="0x00000000" startoffset="0x0798">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="cscp22" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0798"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHSP" description="VSDHSP is a VSD horizontal scaling parameter register. It is a non-instant register.Scaling ratio = Input width/Output width" value="0x00100000" startoffset="0x07C0">
				<Member name="hlmsc_en" description="Horizontal luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="hchmsc_en" description="Horizontal chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance median filtering enable. This bit is invalid when hlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chrominance median filtering enable. This bit is invalid when hchfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="non_lnr_en" description="Non-linear filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="hlfir_en" description="Horizontal luminance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="26" value="0x0" property="RW"/>
				<Member name="hchfir_en" description="Horizontal chrominance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="25" value="0x0" property="RW"/>
				<Member name="hfir_order" description="Horizontal scaling sequence.&lt;br&gt;0: Horizontal scaling is performed before vertical scaling.&lt;br&gt;1: Horizontal scaling is performed after vertical scaling." range="24" value="0x0" property="RW"/>
				<Member name="hratio" description="Horizontal scaling ratio, in (u, 4, 20) format." range="23:0" value="0x100000" property="RW"/>
				<Register offset="0x07C0"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHLOFFSET" description="VSDHLOFFSET is a horizontal luminance offset register. It is a non-instant register." value="0x00000000" startoffset="0x07C4">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="hor_loffset" description="Horizontal luminance offset, in (s, 8, 20) format. The value is expressed as a complement." range="27:0" value="0x0000000" property="RW"/>
				<Register offset="0x07C4"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHCOFFSET" description="VSDHCOFFSET is a horizontal chrominance offset register. It is a non-instant register." value="0x00000000" startoffset="0x07C8">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="hor_coffset" description="Horizontal chrominance offset, in (s, 8, 20) format. The value is expressed as a complement." range="27:0" value="0x0000000" property="RW"/>
				<Register offset="0x07C8"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVSP" description="VSDVSP is a VSD vertical scaling parameter register." value="0x00000000" startoffset="0x07D8">
				<Member name="vlmsc_en" description="Vertical luminance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="vchmsc_en" description="Vertical chrominance scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="vchmid_en" description="Vertical chrominance median filtering enable. This bit is invalid when vchfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27" value="0x0" property="RW"/>
				<Member name="vsc_chroma_tap" description="Vertical chrominance filtering tap.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="25" value="0x0" property="RW"/>
				<Member name="vlfir_en" description="Vertical luminance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="24" value="0x0" property="RW"/>
				<Member name="vchfir_en" description="Vertical chrominance filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="23" value="0x0" property="RW"/>
				<Member name="zme_out_fmt" description="Format of the data output by the scaler.&lt;br&gt;00: 422&lt;br&gt;01: 420" range="22:21" value="0x0" property="RW"/>
				<Member name="zme_in_fmt" description="Format of the data output by the scaler.&lt;br&gt;00: 422&lt;br&gt;01: 420" range="20:19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:0" value="0x00000" property="-"/>
				<Register offset="0x07D8"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVSR" description="VSDVSR is a VSD vertical scaling ratio register. It is a non-instant register.Scaling ratio = Input height/Output height" value="0x00001000" startoffset="0x07DC">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio, in (u, 4, 12) format." range="15:0" value="0x1000" property="RW"/>
				<Register offset="0x07DC"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVOFFSET" description="VSDVOFFSET is a VSD vertical luminance offset register." value="0x00000000" startoffset="0x07E0">
				<Member name="vluma_offset" description="Vertical luminance offset, in (s, 4, 12) format. The value is expressed as a complement." range="31:16" value="0x0000" property="RW"/>
				<Member name="vchroma_offset" description="Vertical chrominance offset, in (s, 4, 12) format. The value is expressed as a complement." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x07E0"/>
			</RegisterGroup>
			<RegisterGroup name="VSDZMEORESO" description="VSDZMEORESO is a VSD scaler output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x07E4">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x07E4"/>
			</RegisterGroup>
			<RegisterGroup name="VSDZMEIRESO" description="VSDZMEIRESO is a VSD scaler input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x07E8">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;In progressive mode, the frame height is referenced; in interlaced mode, the field height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x07E8"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIFIRCOEF01" description="VSDIFIRCOEF01 is VSD chrominance upsampling coefficient register 1." value="0x000C03F9" startoffset="0x0880">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef1" description="IFIR filtering coefficient 1." range="25:16" value="0x00C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef0" description="IFIR filtering coefficient 0." range="9:0" value="0x3F9" property="RW"/>
				<Register offset="0x0880"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIFIRCOEF23" description="VSDIFIRCOEF23 is VSD chrominance upsampling coefficient register 2." value="0x001903EF" startoffset="0x0884">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef3" description="IFIR filtering coefficient 3." range="25:16" value="0x019" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef2" description="IFIR filtering coefficient 2." range="9:0" value="0x3EF" property="RW"/>
				<Register offset="0x0884"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIFIRCOEF45" description="VSDIFIRCOEF45 is VSD chrominance upsampling coefficient register 3." value="0x003A03DA" startoffset="0x0888">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef5" description="IFIR filtering coefficient 5." range="25:16" value="0x03A" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef4" description="IFIR filtering coefficient 4." range="9:0" value="0x3DA" property="RW"/>
				<Register offset="0x0888"/>
			</RegisterGroup>
			<RegisterGroup name="VSDIFIRCOEF67" description="VSDIFIRCOEF67 is VSD chrominance upsampling coefficient register 4." value="0x01480397" startoffset="0x088C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="coef7" description="IFIR filtering coefficient 7." range="25:16" value="0x148" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="coef6" description="IFIR filtering coefficient 6." range="9:0" value="0x397" property="RW"/>
				<Register offset="0x088C"/>
			</RegisterGroup>
			<RegisterGroup name="G0CTRL" description="G0CTRL is a G0 control register. It is used to configure the layer information and is a non-instant register." value="0x00000000" startoffset="0x0900">
				<Member name="surface_en" description="Layer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30" value="0x0" property="-"/>
				<Member name="gmm_en" description="G0 gamma enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="mute_en" description="G0 mute enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" value="0x0" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:12" value="0x0000" property="-"/>
				<Member name="trid_mode" description="3D mode.&lt;br&gt;0: side by side&lt;br&gt;1: top and bottom" range="11" value="0x0" property="RW"/>
				<Member name="trid_en" description="3D enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="bitext" description="Bit extension mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" value="0x0" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x00: CLUT 1 bpp&lt;br&gt;0x10: CLUT 2 bpp&lt;br&gt;0x20: CLUT 4 bpp&lt;br&gt;0x30: CLUT 8 bpp&lt;br&gt;0x38: ACLUT44&lt;br&gt;0x40: RGB444&lt;br&gt;0x41: RGB555&lt;br&gt;0x42: RGB565&lt;br&gt;0x43: PackageUYVY (Cb0Y0Cr0Y1)&lt;br&gt;0x44: PackageYUYV (Y0Cb0Y1Cr0)&lt;br&gt;0x45: PackageYVYU (Y0Cr0Y1Cb0)&lt;br&gt;0x46: ACLUT88&lt;br&gt;0x48: ARGB4444&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x50: RGB888 (24 bpp)&lt;br&gt;0x51: YCbCr888 (24 bpp)&lt;br&gt;0x5a: ARGB8565 (24 bpp)&lt;br&gt;0x60: KRGB888&lt;br&gt;0x68: ARGB8888&lt;br&gt;0x69: AYCbCr8888&lt;br&gt;0xc8: RGBA4444&lt;br&gt;0xc9: RGBA5551&lt;br&gt;0xda: RGBA5658 (2 bpp)&lt;br&gt;0xe8: RGBA8888&lt;br&gt;0xe9: YCbCrA8888&lt;br&gt;Other values: reserved" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0900"/>
			</RegisterGroup>
			<RegisterGroup name="G0UPD" description="G0UPD is a G0 update enable register." value="0x00000000" startoffset="0x0904">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Layer register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0904"/>
			</RegisterGroup>
			<RegisterGroup name="G0ADDR" description="G0ADDR is a G0 address register. When the horizontal pixel offsets, the address is calculatedaccording to the description of G0SFPOS." value="0x00000000" startoffset="0x0908">
				<Member name="surface_addr" description="Address of the layer frame buffer." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0908"/>
			</RegisterGroup>
			<RegisterGroup name="G0STRIDE" description="G0STRIDE is a G0 stride register." value="0x00000000" startoffset="0x090C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x090C"/>
			</RegisterGroup>
			<RegisterGroup name="G0CBMPARA" description="G0CBMPARA is a G0 overlay parameter register. It is a non-instant register." value="0x00000000" startoffset="0x0910">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="key_mode" description="Colorkey mode.&lt;br&gt;0: The data is regarded as colorkey when the following condition is met: Keymin ≤ Pixel ≤ Keymax.&lt;br&gt;1: The data is regarded as colorkey when either of the following conditions is met: Pixel ≤ Keymin or Pixel ≥ Keymax." range="15" value="0x0" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="premult_en" description="Whether the input image is a premultiplied image.&lt;br&gt;0: non-premultiplied image&lt;br&gt;1: premultiplied image" range="13" value="0x0" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="hedge_p" description="Horizontal edge alpha processing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="vedge_p" description="Vertical edge alpha processing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="9" value="0x0" property="RW"/>
				<Member name="palpha_range" description="Pixel alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="8" value="0x0" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates fully transparent." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0910"/>
			</RegisterGroup>
			<RegisterGroup name="G0CKEYMAX" description="G0CKEYMAX is a G0 maximum colorkey value register. It is a non-instant register." value="0x00000000" startoffset="0x0914">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the alpha0 value is used." range="31:24" value="0x00" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" value="0x00" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" value="0x00" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0914"/>
			</RegisterGroup>
			<RegisterGroup name="G0CKEYMIN" description="G0CKEYMIN is a G0 minimum colorkey value register. It is a non-instant register." value="0x00000000" startoffset="0x0918">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" value="0x00" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" value="0x00" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" value="0x00" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0918"/>
			</RegisterGroup>
			<RegisterGroup name="G0CMASK" description="G0CMASK is a G0 colorkey mask register. It is a non-instant register. When thecorresponding bit of the mask value is 1, the corresponding bit of pixels is unchanged duringcolorkey processing. When the corresponding bit of the mask value is 0, the corresponding bitof pixels is forcibly set to 0 0 during colorkey processing." value="0xFFFFFFFF" startoffset="0x091C">
				<Member name="reserved" description="Reserved." range="31:24" value="0xFF" property="-"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" value="0xFF" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" value="0xFF" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" value="0xFF" property="RW"/>
				<Register offset="0x091C"/>
			</RegisterGroup>
			<RegisterGroup name="G0IRESO" description="G0IRESO is a G0 input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0920">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlace output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0920"/>
			</RegisterGroup>
			<RegisterGroup name="G0ORESO" description="G0ORESO is a G0 output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0924">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlace output mode, the actual width must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0924"/>
			</RegisterGroup>
			<RegisterGroup name="G0SFPOS" description="G0SFPOS is a G0 start position register for data in the source read by the layer. It is a non-instant register. When the read position is not 128-bit-word aligned, this register indicates thenumber of required pixels supplemented for the 128-bit-word. Note: The offset of the startposition cannot exceed one 128-bit-word. The excessive part is expressed by address.The calculation is as follows:If the start address for the original image at the graphics layer is addr_ori, the address for thelogic graphics layer is addr_offset, the offset at the graphics layer is offsetp, and the dataformat at the graphics layer is bpp (for example the bpp of ARGB8888 is 32), the formula isas follows:G0ADDR = addr_offset = addr_ori + int (offsetp x bpp/128)G0SFPOS = offset%128int indicates that the value is rounded up to an integer. % indicates modular operation." value="0x00000000" startoffset="0x0928">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="src_xfpos" description="Start X coordinate of the source. The value 0 indicates the first pixel of a line." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0928"/>
			</RegisterGroup>
			<RegisterGroup name="G0DFPOS" description="G0DFPOS is a G0 start position register for data in the display window transmitted by thelayer. It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x092C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_yfpos" description="Start vertical coordinate of the display window." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xfpos" description="Start horizontal coordinate of the display window." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x092C"/>
			</RegisterGroup>
			<RegisterGroup name="G0DLPOS" description="G0DLPOS is a G0 end position register for data in the display window read by the layer. It isa non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0930">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="Start vertical coordinate of the display window." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="Start horizontal coordinate of the display window." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0930"/>
			</RegisterGroup>
			<RegisterGroup name="G0CMPADDR" description="G0CMPADDR is a G0 address register." value="0x00000000" startoffset="0x0934">
				<Member name="surface_addr" description="Address of the layer frame." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0934"/>
			</RegisterGroup>
			<RegisterGroup name="G0HSP" description="G0HSP is a G0 horizontal scaling parameter register." value="0x00001000" startoffset="0x0940">
				<Member name="hsc_en" description="Horizontal scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="hamid_en" description="Horizontal alpha median filtering enable. This bit is invalid when hfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance median filtering enable. This bit is invalid when hfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chrominance median filtering enable. This bit is invalid when hfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" value="0x0" property="-"/>
				<Member name="hfir_en" description="Luminance and chrominance horizontal filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="24" value="0x0" property="RW"/>
				<Member name="hafir_en" description="Horizontal alpha filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" value="0x0" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling sequence.&lt;br&gt;0: Horizontal scaling is performed before vertical scaling.&lt;br&gt;1: Horizontal scaling is performed after vertical scaling." range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" value="0x0" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio, in (u, 4, 12) format." range="15:0" value="0x1000" property="RW"/>
				<Register offset="0x0940"/>
			</RegisterGroup>
			<RegisterGroup name="G0HOFFSET" description="G0HOFFSET is a G0 horizontal scaling position offset register for pan-scan. It is a non-instant register." value="0x00000000" startoffset="0x0944">
				<Member name="hor_loffset" description="Horizontal luminance offset, in (s, 4, 12) format. The value is expressed as a complement." range="31:16" value="0x0000" property="RW"/>
				<Member name="hor_coffset" description="Horizontal chrominance offset, in (s, 4, 12) format. The value is expressed as a complement." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0944"/>
			</RegisterGroup>
			<RegisterGroup name="G0VSP" description="G0VSP is a G0 vertical scaling parameter register." value="0x00000000" startoffset="0x0948">
				<Member name="vsc_en" description="Vertical scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="vamid_en" description="Vertical alpha median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="vchmid_en" description="Vertical chrominance median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="vsc_luma_tap" description="Vertical filtering tap.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="27" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="26:25" value="0x0" property="-"/>
				<Member name="vfir_en" description="Luminance and chrominance vertical filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="24" value="0x0" property="RW"/>
				<Member name="vafir_en" description="Vertical alpha filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" value="0x000000" property="-"/>
				<Register offset="0x0948"/>
			</RegisterGroup>
			<RegisterGroup name="G0VSR" description="G0VSR is a G0 vertical scaling ratio register. It is a non-instant register.Scaling ratio = Input height/Output height" value="0x00001000" startoffset="0x094C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio, in (u, 4, 12) format." range="15:0" value="0x1000" property="RW"/>
				<Register offset="0x094C"/>
			</RegisterGroup>
			<RegisterGroup name="G0VOFFSET" description="G0VOFFSET is a G0 vertical luminance offset register." value="0x00000000" startoffset="0x0950">
				<Member name="vtp_offset" description="Vertical top field offset, in (s, 4, 12) format. The value is expressed as a complement." range="31:16" value="0x0000" property="RW"/>
				<Member name="vbtm_offset" description="Vertical bottom field offset, in (s, 4, 12) format. The value is expressed as a complement." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0950"/>
			</RegisterGroup>
			<RegisterGroup name="G0ZMEORESO" description="G0ZMEORESO is a G0 scaler output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0954">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;The frame height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0954"/>
			</RegisterGroup>
			<RegisterGroup name="G0ZMEIRESO" description="G0ZMEIRESO is a G0 scaler input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0958">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0958"/>
			</RegisterGroup>
			<RegisterGroup name="G0LTICTRL" description="G0LTICTRL is a G0 LTI control register." value="0x00000000" startoffset="0x0960">
				<Member name="lti_en" description="LTI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" value="0x00000000" property="-"/>
				<Register offset="0x0960"/>
			</RegisterGroup>
			<RegisterGroup name="G0CTICTRL" description="G0CTICTRL is a G0 CTI control register." value="0x00000000" startoffset="0x0980">
				<Member name="cti_en" description="CTI enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:0" value="0x00000000" property="-"/>
				<Register offset="0x0980"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP0" description="G0CSCP0 is a G0 CSC parameter 0 register. It is an instant register." value="0x00000000" startoffset="0x09A8">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp01" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp00" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x09A8"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP1" description="G0CSCP1 is a G0 CSC parameter 1 register. It is an instant register." value="0x00000000" startoffset="0x09AC">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp10" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp02" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x09AC"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP2" description="G0CSCP2 is a G0 CSC parameter 2 register. It is an instant register." value="0x00000000" startoffset="0x09B0">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp12" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp11" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x09B0"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP3" description="G0CSCP3 is a G0 CSC parameter 3 register. It is an instant register." value="0x00000000" startoffset="0x09B4">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp21" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp20" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x09B4"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCP4" description="G0CSCP4 is a G0 CSC parameter 4 register. It is an instant register." value="0x00000000" startoffset="0x09B8">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="cscp22" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x09B8"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCIDC" description="G0CSCIDC is a G0 CSC input DC register. It is an instant register." value="0x00000000" startoffset="0x09C0">
				<Member name="reserved" description="Reserved." range="31:23" value="0x000" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x0" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as a complement." range="21:11" value="0x000" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x09C0"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCODC" description="G0CSCODC is a G0 CSC output DC register. It is an instant register." value="0x00000000" startoffset="0x09C4">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="-"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="21:11" value="0x000" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x09C4"/>
			</RegisterGroup>
			<RegisterGroup name="G0CSCDC" description="G0CSCDC is a G0 CSC output DC register. It is an instant register." value="0x00000000" startoffset="0x09C8">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="21:11" value="0x000" property="RW"/>
				<Member name="cscidc2" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x09C8"/>
			</RegisterGroup>
			<RegisterGroup name="G1CTRL" description="G1CTRL is a G1 control register. It is used to configure the layer information and is a non-instant register." value="0x00000000" startoffset="0x0A00">
				<Member name="surface_en" description="Layer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="g1_sel_zme" description="G1 scaler select.&lt;br&gt;0: The scaler is at WBC2.&lt;br&gt;1: The scaler is at G1.&lt;br&gt;Note: WBC2 and G2 must be disabled when this bit is configured." range="30" value="0x0" property="RW"/>
				<Member name="gmm_en" description="G1 gamma enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="mute_en" description="G1 mute enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" value="0x0" property="RW"/>
				<Member name="read_mode" description="Data read mode. &lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:14" value="0x000" property="-"/>
				<Member name="wrap_en" description="Data wrap enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="trid_src" description="3D data source.&lt;br&gt;0: Non-write-back data source&lt;br&gt;1: Write-back data source" range="12" value="0x0" property="RW"/>
				<Member name="trid_mode" description="3D read mode.&lt;br&gt;0: side by side&lt;br&gt;1: top and bottom" range="11" value="0x0" property="RW"/>
				<Member name="trid_en" description="3D mode enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="bitext" description="Bit extension mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" value="0x0" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x00: CLUT 1 bpp&lt;br&gt;0x10: CLUT 2 bpp&lt;br&gt;0x20: CLUT 4 bpp&lt;br&gt;0x30: CLUT 8 bpp&lt;br&gt;0x38: ACLUT44&lt;br&gt;0x40: RGB444&lt;br&gt;0x41: RGB555&lt;br&gt;0x42: RGB565&lt;br&gt;0x43: PackageUYVY (Cb0Y0Cr0Y1)&lt;br&gt;0x44: PackageYUYV (Y0Cb0Y1Cr0)&lt;br&gt;0x45: PackageYVYU (Y0Cr0Y1Cb0)&lt;br&gt;0x46: ACLUT88&lt;br&gt;0x48: ARGB4444&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x50: RGB888 (24 bpp)&lt;br&gt;0x51: YCbCr888 (24 bpp)&lt;br&gt;0x5a: ARGB8565 (24 bpp)&lt;br&gt;0x60: KRGB888&lt;br&gt;0x68: ARGB8888&lt;br&gt;0x69: AYCbCr8888&lt;br&gt;0xc8: RGBA4444&lt;br&gt;0xc9: RGBA5551&lt;br&gt;0xda: RGBA5658 (24 bpp)&lt;br&gt;0xe8: RGBA8888&lt;br&gt;0xe9: YCbCrA8888&lt;br&gt;Other values: reserved" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0A00"/>
			</RegisterGroup>
			<RegisterGroup name="G1UPD" description="G1UPD is a G1 update enable register." value="0x00000000" startoffset="0x0A04">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Layer register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0A04"/>
			</RegisterGroup>
			<RegisterGroup name="G1ADDR" description="G1ADDR is a G1 address register. When the horizontal pixel offsets, the address is calculatedaccording to the description of G1SFPOS." value="0x00000000" startoffset="0x0A08">
				<Member name="surface_addr" description="Address of the layer frame buffer." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0A08"/>
			</RegisterGroup>
			<RegisterGroup name="G1STRIDE" description="G1STRIDE is a G1 stride register." value="0x00000000" startoffset="0x0A0C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0A0C"/>
			</RegisterGroup>
			<RegisterGroup name="G1CBMPARA" description="G1CBMPARA is a G1 overlay parameter register. It is a non-instant register." value="0x00000000" startoffset="0x0A10">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="key_mode" description="Colorkey mode.&lt;br&gt;0: The data is regarded as colorkey when the following condition is met: Keymin ≤ Pixel ≤ Keymax.&lt;br&gt;1: The data is regarded as colorkey when either of the following conditions is met: Pixel ≤ Keymin or Pixel ≥ Keymax." range="15" value="0x0" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="premult_en" description="Whether the input image is a premultiplied image.&lt;br&gt;0: non-premultiplied image&lt;br&gt;1: premultiplied image" range="13" value="0x0" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="hedge_p" description="Horizontal edge alpha processing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="vedge_p" description="Vertical edge alpha processing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="9" value="0x0" property="RW"/>
				<Member name="palpha_range" description="Pixel alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="8" value="0x0" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates fully transparent." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0A10"/>
			</RegisterGroup>
			<RegisterGroup name="G1CKEYMAX" description="G1CKEYMAX is a G1 maximum colorkey value register. It is a non-instant register." value="0x00000000" startoffset="0x0A14">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the value is used to replace the original alpha value." range="31:24" value="0x00" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" value="0x00" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" value="0x00" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0A14"/>
			</RegisterGroup>
			<RegisterGroup name="G1CKEYMIN" description="G1CKEYMIN is a G1 minimum colorkey value register. It is a non-instant register." value="0x00000000" startoffset="0x0A18">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" value="0x00" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" value="0x00" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" value="0x00" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0A18"/>
			</RegisterGroup>
			<RegisterGroup name="G1CMASK" description="G1CMASK is a G1 colorkey mask register. It is a non-instant register. When thecorresponding bit of the mask value is 1, the corresponding bit of pixels is unchanged duringkey comparison. When the corresponding bit of the mask value is 0, the corresponding bit ofpixels is forcibly set to 0 no matter it is 1 or 0 during key comparison." value="0xFFFFFFFF" startoffset="0x0A1C">
				<Member name="reserved" description="Reserved." range="31:24" value="0xFF" property="-"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" value="0xFF" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" value="0xFF" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" value="0xFF" property="RW"/>
				<Register offset="0x0A1C"/>
			</RegisterGroup>
			<RegisterGroup name="G1IRESO" description="G1IRESO is a G1 input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0A20">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0A20"/>
			</RegisterGroup>
			<RegisterGroup name="G1ORESO" description="G1ORESO is a G1 output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0A24">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0A24"/>
			</RegisterGroup>
			<RegisterGroup name="G1SFPOS" description="G1SFPOS is a G1 start position register for data in the source read by the layer. It is a non-instant register. When the read position is not 128-bit-word aligned, this register indicates thenumber of required pixels supplemented for the 128-bit-word. Note: The offset of the startposition cannot exceed one 128-bit-word. The excessive part is expressed by address.The calculation is as follows:If the start address for the original image at the graphics layer is addr_ori, the address for thelogic graphics layer is addr_offset, the offset at the graphics layer is offsetp, and the dataformat at the graphics layer is bpp (for example the bpp of ARGB8888 is 32), the formula isas follows:G1ADDR = addr_offset = addr_ori + int (offsetp x bpp/128)G1SFPOS = offset%128int indicates that the value is rounded up to an integer. % indicates modular operation." value="0x00000000" startoffset="0x0A28">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="src_xfpos" description="Start X coordinate of the source. The value 0 indicates the first pixel of a line." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0A28"/>
			</RegisterGroup>
			<RegisterGroup name="G1DFPOS" description="G1DFPOS is a G1 start position register for data in the display window transmitted by thelayer. It is a non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0A2C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_yfpos" description="Start vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xfpos" description="Start horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0A2C"/>
			</RegisterGroup>
			<RegisterGroup name="G1DLPOS" description="G1DLPOS is a G1 end position register for data in the display window read by the layer. It isa non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0A30">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="End vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="End horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0A30"/>
			</RegisterGroup>
			<RegisterGroup name="G1HSP" description="G1HSP is a G1 horizontal scaling parameter register." value="0x00001000" startoffset="0x0A40">
				<Member name="hsc_en" description="Horizontal scaling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="hamid_en" description="Horizontal alpha median filtering enable. This bit is invalid when hfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="hlmid_en" description="Horizontal luminance median filtering enable. This bit is invalid when hfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="hchmid_en" description="Horizontal chrominance median filtering enable. This bit is invalid when hfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="27:25" value="0x0" property="-"/>
				<Member name="hfir_en" description="Luminance and chrominance horizontal filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="24" value="0x0" property="RW"/>
				<Member name="hafir_en" description="Horizontal alpha filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:20" value="0x0" property="-"/>
				<Member name="hfir_order" description="Horizontal scaling sequence.&lt;br&gt;0: Horizontal scaling is performed before vertical scaling.&lt;br&gt;1: Horizontal scaling is performed after vertical scaling." range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:16" value="0x0" property="-"/>
				<Member name="hratio" description="Horizontal scaling ratio, in (u, 4, 12) format." range="15:0" value="0x1000" property="RW"/>
				<Register offset="0x0A40"/>
			</RegisterGroup>
			<RegisterGroup name="G1HOFFSET" description="G1HOFFSET is a G1 horizontal scaling position offset register. It is a non-instant register." value="0x00000000" startoffset="0x0A44">
				<Member name="hor_loffset" description="Horizontal luminance offset, in (s, 4, 12) format. The value is expressed as a complement." range="31:16" value="0x0000" property="RW"/>
				<Member name="hor_coffset" description="Horizontal chrominance offset, in (s, 4, 12) format. The value is expressed as a complement." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0A44"/>
			</RegisterGroup>
			<RegisterGroup name="G1VSP" description="G1VSP is a G1 vertical scaling parameter register." value="0x00000000" startoffset="0x0A48">
				<Member name="vsc_en" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="vamid_en" description="Vertical alpha median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="vlmid_en" description="Vertical luminance median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="vchmid_en" description="Vertical chrominance median filtering enable. This bit is invalid when vlfir_en is invalid.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="vsc_luma_tap" description="Vertical filtering tap.&lt;br&gt;0: 4-tap FIR&lt;br&gt;1: 2-tap FIR" range="27" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="26:25" value="0x0" property="-"/>
				<Member name="vfir_en" description="Luminance and chrominance vertical filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="24" value="0x0" property="RW"/>
				<Member name="vafir_en" description="Vertical alpha filtering mode.&lt;br&gt;0: copy mode&lt;br&gt;1: filtering mode" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:0" value="0x000000" property="-"/>
				<Register offset="0x0A48"/>
			</RegisterGroup>
			<RegisterGroup name="G1VSR" description="G1VSR is a G1 vertical scaling ratio register. It is a non-instant register.Scaling ratio = Input height/Output height" value="0x00001000" startoffset="0x0A4C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="vratio" description="Vertical scaling ratio, in (u, 4, 12) format." range="15:0" value="0x1000" property="RW"/>
				<Register offset="0x0A4C"/>
			</RegisterGroup>
			<RegisterGroup name="G1VOFFSET" description="G1VOFFSET is a G1 vertical luminance offset register." value="0x00000000" startoffset="0x0A50">
				<Member name="vtp_offset" description="Vertical top field offset, in (s, 4, 12) format. The value is expressed as a complement." range="31:16" value="0x0000" property="RW"/>
				<Member name="vbtm_offset" description="Vertical bottom field offset, in (s, 4, 12) format. The value is expressed as a complement." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0A50"/>
			</RegisterGroup>
			<RegisterGroup name="G1ZMEORESO" description="G1ZMEORESO is a G1 scaler output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0A54">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The value is the actual height minus 1.&lt;br&gt;The frame height is referenced and the unit is line." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0A54"/>
			</RegisterGroup>
			<RegisterGroup name="G1ZMEIRESO" description="G1ZMEIRESO is a G1 scaler input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0A58">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;The frame height is referenced." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0A58"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCIDC" description="G1CSCIDC is a G1 CSC input DC register. It is an instant register." value="0x00000000" startoffset="0x0AA0">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x0AA0"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCODC" description="G1CSCODC is a G1 CSC output DC register. It is an instant register." value="0x00000000" startoffset="0x0AA4">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x0AA4"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP0" description="G1CSCP0 is a G1 CSC parameter 0 register. It is an instant register." value="0x00000000" startoffset="0x0AA8">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp01" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp00" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0AA8"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP1" description="G1CSCP1 is a G1 CSC parameter 1 register. It is an instant register." value="0x00000000" startoffset="0x0AAC">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp10" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp02" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0AAC"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP2" description="G1CSCP2 is a G1 CSC parameter 2 register. It is an instant register." value="0x00000000" startoffset="0x0AB0">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp12" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp11" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0AB0"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP3" description="G1CSCP3 is a G1 CSC parameter 3 register. It is an instant register." value="0x00000000" startoffset="0x0AB4">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp21" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp20" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0AB4"/>
			</RegisterGroup>
			<RegisterGroup name="G1CSCP4" description="G1CSCP4 is a G1 CSC parameter 4 register. It is an instant register." value="0x00000000" startoffset="0x0AB8">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="cscp22" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x0AB8"/>
			</RegisterGroup>
			<RegisterGroup name="G2CTRL" description="G2CTRL is a G2 control register. It is used to configure the layer information and is a non-instant register." value="0x00000000" startoffset="0x0B00">
				<Member name="surface_en" description="Layer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30" value="0x0" property="-"/>
				<Member name="gmm_en" description="G2 gamma enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="28" value="0x0" property="-"/>
				<Member name="upd_mode" description="Update mode.&lt;br&gt;0: update by frame&lt;br&gt;1: update by field" range="27" value="0x0" property="RW"/>
				<Member name="read_mode" description="Data read mode.&lt;br&gt;0: The read mode is automatically selected based on the interface read mode. That is, the progressive read mode is selected in progressive display mode, and the interlaced read mode is selected in interlaced display mode.&lt;br&gt;1: The progressive read mode is selected forcibly." range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="25:15" value="0x000" property="-"/>
				<Member name="zone1_en" description="Zone 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="zone2_en" description="Zone 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:10" value="0x0" property="-"/>
				<Member name="bitext" description="Bit extension mode of the input bitmap.&lt;br&gt;0X: lower bits stuffed with 0&lt;br&gt;10: lower bits stuffed with the MSB&lt;br&gt;11: lower bits stuffed with upper bits" range="9:8" value="0x0" property="RW"/>
				<Member name="ifmt" description="Input data format.&lt;br&gt;0x00: CLUT 1 bpp&lt;br&gt;0x10: CLUT 2 bpp&lt;br&gt;0x20: CLUT 4 bpp&lt;br&gt;0x30: CLUT 8 bpp&lt;br&gt;0x38: ACLUT44&lt;br&gt;0x40: RGB444&lt;br&gt;0x41: RGB555&lt;br&gt;0x42: RGB565&lt;br&gt;0x43: PackageUYVY (Cb0Y0Cr0Y1)&lt;br&gt;0x44: PackageYUYV (Y0Cb0Y1Cr0)&lt;br&gt;0x45: PackageYVYU (Y0Cr0Y1Cb0)&lt;br&gt;0x46: ACLUT88&lt;br&gt;0x48: ARGB4444&lt;br&gt;0x49: ARGB1555&lt;br&gt;0x50: RGB888 (24 bpp)&lt;br&gt;0x51: YCbCr888 (24 bpp)&lt;br&gt;0x5a: ARGB8565 (24 bpp)&lt;br&gt;0x60: KRGB888&lt;br&gt;0x68: ARGB8888&lt;br&gt;0x69: AYCbCr8888&lt;br&gt;0xc8: RGBA4444&lt;br&gt;0xc9: RGBA5551&lt;br&gt;0xda: RGBA5658 (24 bpp)&lt;br&gt;0xe8: RGBA8888&lt;br&gt;0xe9: YCbCrA8888&lt;br&gt;Other values: reserved" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0B00"/>
			</RegisterGroup>
			<RegisterGroup name="G2UPD" description="G2UPD is a G2 update enable register." value="0x00000000" startoffset="0x0B04">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Layer register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0B04"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE1ADDR" description="ZONE1ADDR is a zone 1 address register. When the horizontal pixel offsets, the address iscalculated according to the description of G1SFPOS." value="0x00000000" startoffset="0x0B08">
				<Member name="surface_addr" description="Frame buffer address for zone 1." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0B08"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE1STRIDE" description="ZONE1STRIDE is a zone 1 stride register." value="0x00000000" startoffset="0x0B0C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0B0C"/>
			</RegisterGroup>
			<RegisterGroup name="G2CBMPARA" description="G2CBMPARA is a G2 overlay parameter register. It is a non-instant register." value="0x00000000" startoffset="0x0B10">
				<Member name="reserved" description="Reserved." range="31:17" value="0x0000" property="-"/>
				<Member name="mix_prio" description="Overlay priority of G2 and G0.&lt;br&gt;0: The priority of G2 is higher than that of G0.&lt;br&gt;1: The priority of G0 is higher than that of G2." range="16" value="0x0" property="RW"/>
				<Member name="key_mode" description="Colorkey mode.&lt;br&gt;0: The data is regarded as colorkey when the following condition is met: Keymin ≤ Pixel ≤ Keymax.&lt;br&gt;1: The data is regarded as colorkey when either of the following conditions is met: Pixel ≤ Keymin or Pixel ≥ Keymax." range="15" value="0x0" property="RW"/>
				<Member name="key_en" description="Colorkey enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="premult_en" description="Whether the input image is a premultiplied image.&lt;br&gt;0: non-multiplied image&lt;br&gt;1: multiplied image" range="13" value="0x0" property="RW"/>
				<Member name="palpha_en" description="Pixel alpha enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="hedge_p" description="Horizontal edge alpha processing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="vedge_p" description="Vertical edge alpha processing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="9" value="0x0" property="RW"/>
				<Member name="palpha_range" description="Pixel alpha range.&lt;br&gt;0: 0–128&lt;br&gt;1: 0–255" range="8" value="0x0" property="RW"/>
				<Member name="galpha" description="Overlay global alpha value. The value ranges from 0 to 128. The value 128 indicates opaque, and the value 0 indicates fully transparent." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0B10"/>
			</RegisterGroup>
			<RegisterGroup name="G2CKEYMAX" description="G1CKEYMAX is a G2 maximum colorkey value register. It is a non-instant register." value="0x00000000" startoffset="0x0B14">
				<Member name="va0" description="Alpha0 value. When the data format is alphaRGB1555 and the alpha value is 0, the value replaces the original alpha value." range="31:24" value="0x00" property="RW"/>
				<Member name="keyr_max" description="Maximum value of colorkey R component." range="23:16" value="0x00" property="RW"/>
				<Member name="keyg_max" description="Maximum value of colorkey G component." range="15:8" value="0x00" property="RW"/>
				<Member name="keyb_max" description="Maximum value of colorkey B component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0B14"/>
			</RegisterGroup>
			<RegisterGroup name="G2CKEYMIN" description="G2CKEYMIN is a G2 minimum colorkey value register. It is a non-instant register." value="0x00000000" startoffset="0x0B18">
				<Member name="va1" description="Alpha1 value. When the data format is alphaRGB1555 and the alpha value is 1, the alpha1 value is used." range="31:24" value="0x00" property="RW"/>
				<Member name="keyr_min" description="Minimum value of colorkey R component." range="23:16" value="0x00" property="RW"/>
				<Member name="keyg_min" description="Minimum value of colorkey G component." range="15:8" value="0x00" property="RW"/>
				<Member name="keyb_min" description="Minimum value of colorkey B component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0B18"/>
			</RegisterGroup>
			<RegisterGroup name="G2CMASK" description="G1CMASK is a G2 colorkey mask register. It is a non-instant register. When thecorresponding bit of the mask value is 1, the corresponding bit of pixels is unchanged duringkey comparison. When the corresponding bit of the mask value is 0, the corresponding bit ofpixels is forcibly set to 0 no matter it is 1 or 0 during key comparison." value="0xFFFFFFFF" startoffset="0x0B1C">
				<Member name="reserved" description="Reserved." range="31:24" value="0xFF" property="-"/>
				<Member name="kmsk_r" description="R component of colorkey mask." range="23:16" value="0xFF" property="RW"/>
				<Member name="kmsk_g" description="G component of colorkey mask." range="15:8" value="0xFF" property="RW"/>
				<Member name="kmsk_b" description="B component of colorkey mask." range="7:0" value="0xFF" property="RW"/>
				<Register offset="0x0B1C"/>
			</RegisterGroup>
			<RegisterGroup name="G2DLPOS" description="G2DLPOS is a G2 end position register for data in the display window read by the layer. It isa non-instant register. The unit is pixel." value="0x00000000" startoffset="0x0B30">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="End vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="End horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B30"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE2ADDR" description="ZONE2ADDR is a zone 2 address register. When the horizontal pixel offsets, the address iscalculated according to the description of G1SFPOS." value="0x00000000" startoffset="0x0B34">
				<Member name="surface_addr" description="Address of the layer frame buffer." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0B34"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE2STRIDE" description="ZONE2STRIDE is a zone 2 stride register." value="0x00000000" startoffset="0x0B38">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="surface_stride" description="Stride of the frame buffer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0B38"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE1FPOS" description="ZONE1FPOS is a zone 1 start position register for data in the source read by the layer. It is anon-instant register. When the read position is not 128-bit-word aligned, this register indicatesthe number of required pixels supplemented for the 128-bit-word. Note: The offset of the startposition cannot exceed one 128-bit-word. The excessive part is expressed by address.The calculation is as follows:If the start address for the original image at the graphics layer is addr_ori, the address for thelogic graphics layer is addr_offset, the offset at the graphics layer is offsetp, and the dataformat at the graphics layer is bpp (for example the bpp of ARGB8888 is 32), the formula isas follows:G1ADDR = addr_offset = addr_ori + int (offsetp x bpp/128)G1SFPOS = offset%128int indicates that the value is rounded up to an integer. % indicates modular operation." value="0x00000000" startoffset="0x0B3C">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="zone_xfpos" description="Start X coordinate of zone 1 source. The value 0 indicates the first pixel of a line." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0B3C"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE2FPOS" description="ZONE2FPOS is a zone 2 start position register for data in the source read by the layer. It is anon-instant register. When the read position is not 128-bit-word aligned, this register indicatesthe number of required pixels supplemented for the 128-bit-word. Note: The offset of the startposition cannot exceed one 128-bit-word. The excessive part is expressed by address.The calculation is as follows:If the start address for the original image at the graphics layer is addr_ori, the address for thelogic graphics layer is addr_offset, the offset at the graphics layer is offsetp, and the dataformat at the graphics layer is bpp (for example the bpp of ARGB8888 is 32), the formula isas follows:G1ADDR = addr_offset = addr_ori + int (offsetp x bpp/128)G1SFPOS = offset%128int indicates that the value is rounded up to an integer. % indicates modular operation." value="0x00000000" startoffset="0x0B40">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="zone_xfpos" description="Start X coordinate of zone 2 source. The value 0 indicates the first pixel of a line." range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0B40"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE1RESO" description="ZONE1RESO is a zone 1 resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0B44">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B44"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE2RESO" description="ZONE2RESO is a zone 2 resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0B48">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="ih" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="iw" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B48"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE1DFPOS" description="ZONE1DFPOS is a zone 1 start position register at the subtitle layer. It is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0B4C">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_yfpos" description="Start vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xfpos" description="Start horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B4C"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE1DLPOS" description="ZONE1DLPOS is a zone 1 end position register at the subtitle layer. It is a non-instant register." value="0x00000000" startoffset="0x0B50">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="End vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="End horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B50"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE2DFPOS" description="ZONE2DFPOS is a zone 2 start position register at the subtitle layer. It is a non-instantregister. The unit is pixel." value="0x00000000" startoffset="0x0B54">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_yfpos" description="End vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xfpos" description="End horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B54"/>
			</RegisterGroup>
			<RegisterGroup name="ZONE2DLPOS" description="ZONE2DLPOS is a zone 2 end position register at the subtitle layer. It is a non-instant register." value="0x00000000" startoffset="0x0B58">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="disp_ylpos" description="End vertical coordinate." range="23:12" value="0x000" property="RW"/>
				<Member name="disp_xlpos" description="End horizontal coordinate." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0B58"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0CTRL" description="WBC0CTRL is a WBC0 control register. It is a non-instant register." value="0x00000000" startoffset="0x0C00">
				<Member name="wbc0_en" description="WBC0 enable." range="31" value="0x0" property="RW"/>
				<Member name="wbc0_inter" description="WBC0 output mode.&lt;br&gt;0: progressive mode&lt;br&gt;1: interlace mode" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" value="0x0" property="-"/>
				<Member name="wrap_en" description="WBC wrap enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="wbc0_btm" description="WBC0 writes data to the top field or bottom field in interlace output mode.&lt;br&gt;0: Data is output to the top field.&lt;br&gt;1: Data is output to the bottom field." range="27" value="0x0" property="RW"/>
				<Member name="dfp_sel" description="Data fetch point select.&lt;br&gt;000: Data is fetched from point 0 (VHD.DIE).&lt;br&gt;001: Data is fetched from point 1 (VHD.ZME).&lt;br&gt;010: Data is fetched from point 2 (CBM.Mixer1).&lt;br&gt;011: Data is fetched from point 3 (VHD FEEDER).&lt;br&gt;100: Data is fetched from point 4 (CBM.Video Mixer).&lt;br&gt;Other values: reserved" range="26:24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="23:14" value="0x000" property="-"/>
				<Member name="wbc0_dft" description="WBC0 output data format. Little endian mode.&lt;br&gt;00: PackageUYVY (Cb0Y0Cr0Y1)&lt;br&gt;01: PackageYUYV (Y0Cb0Y1Cr0)&lt;br&gt;10: PackageYVYU (Y0Cr0Y1Cb0)&lt;br&gt;11: Reserved." range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="-"/>
				<Member name="req_interval" description="Minimum request interval of the WBC0 bus. It indicates req_interval clock cycles from the end of request n to the start of request n + 1." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0UPD" description="WBC0UPD is a WBC0 channel update enable register." value="0x00000000" startoffset="0x0C04">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Capture register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0C04"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0ADDR" description="WBC0ADDR is a WBC0 capture write address register." value="0x00000000" startoffset="0x0C08">
				<Member name="wbcaddr" description="Frame buffer address. It is 4-byte-aligned and the lower two bits are invalid (seamless combination is supported)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0C08"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0STRIDE" description="WBC0STRIDE is a WBC0 capture stride register." value="0x00000000" startoffset="0x0C0C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="wbc0stride" description="Stride of the frame buffer. It is 16-byte aligned." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0C0C"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0ORESO" description="WBC0ORESO is a WBC0 input resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0C10">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0C10"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0FCROP" description="WBC0FCROP is a WBC0 crop start coordinate register of the input image. It is a non-instantregister." value="0x00000000" startoffset="0x0C14">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="hfcrop" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="wfcrop" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0C14"/>
			</RegisterGroup>
			<RegisterGroup name="WBC0LCROP" description="WBC0LCROP is a WBC0 crop end coordinate register of the input image. It is a non-instantregister." value="0x00000000" startoffset="0x0C18">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="hlcrop" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="wlcrop" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0C18"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2CTRL" description="WBC2CTRL is a WBC2 control register. It is a non-instant register." value="0x00000000" startoffset="0x0D00">
				<Member name="wbc2_en" description="WBC2 enable." range="31" value="0x0" property="RW"/>
				<Member name="wbc2_inter" description="WBC2 output mode.&lt;br&gt;0: progressive mode&lt;br&gt;1: interlace mode" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29" value="0x0" property="-"/>
				<Member name="wrap_en" description="WBC output wrap enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="wbc2_btm" description="WBC0 writes data to bottom field or top field in interlace output mode.&lt;br&gt;0: Data is output to the top field.&lt;br&gt;1: Data is output to the bottom field." range="27" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="26:24" value="0x0" property="-"/>
				<Member name="wbc2_mode_3d" description="Mode of WBC2 writes back 3D data.&lt;br&gt;0: binocular&lt;br&gt;1: monocular" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="22:14" value="0x000" property="-"/>
				<Member name="wbc2_dft" description="WBC2 output data format.&lt;br&gt;00: ARGB8888/AYCbCr8888&lt;br&gt;Other values: reserved" range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11:10" value="0x0" property="-"/>
				<Member name="req_interval" description="Minimum request interval of the WBC2 bus. It indicates req_interval clock cycles from the end of request n to the start of request n + 1." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0D00"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2UPD" description="WBC2UPD is a WBC2 channel update enable register." value="0x00000000" startoffset="0x0D04">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Capture register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0D04"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ADDR" description="WBC2ADDR is a WBC2 capture address register." value="0x00000000" startoffset="0x0D08">
				<Member name="wbcaddr" description="Frame buffer address. It is 4-byte-aligned and the lower two bits are invalid (seamless combination is supported)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0D08"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2STRIDE" description="WBC2STRIDE is a WBC2 capture stride register." value="0x00000000" startoffset="0x0D0C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="wbc2stride" description="Stride of the frame buffer. It is 16-byte aligned." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0D0C"/>
			</RegisterGroup>
			<RegisterGroup name="WBC2ORESO" description="WBC2ORESO is an output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0D10">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0D10"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3CTRL" description="WBC3CTRL is a WBC3 control register. It is a non-instant register." value="0x00000000" startoffset="0x0E00">
				<Member name="wbc3_en" description="WBC3 enable." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:14" value="0x00000" property="-"/>
				<Member name="wbc3_dft" description="WBC3 output data format.&lt;br&gt;00: ARGB8888/AYCbCr8888&lt;br&gt;Other values: reserved" range="13:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="11" value="0x0" property="-"/>
				<Member name="wbc3_wr_stop" description="WBC3 write back auto stop enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="-"/>
				<Member name="req_interval" description="Minimum request interval of the WBC3 bus. It indicates req_interval clock cycles from the end of request n to the start of request n + 1." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0E00"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3UPD" description="WBC3UPD is a WBC3 channel update enable register." value="0x00000000" startoffset="0x0E04">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="regup" description="Capture register update. After the registers at this layer are configured, the registers are updated when the value 1 is written to this bit. After updates, this bit is cleared automatically by the hardware." range="0" value="0x0" property="RW"/>
				<Register offset="0x0E04"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3ADDR" description="WBC3ADDR is a WBC3 capture write address register." value="0x00000000" startoffset="0x0E08">
				<Member name="wbcaddr" description="Frame buffer address. It is 4-byte-aligned and the lower two bits are invalid (seamless combination is supported)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0E08"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3STRIDE" description="WBC3STRIDE is a WBC3 capture stride register." value="0x00000000" startoffset="0x0E0C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="wbc3stride" description="Stride of the frame buffer. It is 16-byte aligned." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0E0C"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3ORESO" description="WBC3ORESO is a WBC3 output resolution register. It is a non-instant register." value="0x00000000" startoffset="0x0E10">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="oh" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="ow" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0E10"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3FCROP" description="WBC3FCROP is a WBC3 crop start coordinate register of the input image. It is a non-instantregister." value="0x00000000" startoffset="0x0E14">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="hfcrop" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="wfcrop" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0E14"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3LCROP" description="WBC3LCROP is a WBC3 crop end coordinate register of the input image. It is a non-instantregister." value="0x00000000" startoffset="0x0E18">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="hlcrop" description="Height. The unit is line. The value is the actual height minus 1.&lt;br&gt;Note: In interlaced output mode, the actual height must be an even number. There is no such a restriction in progressive output mode." range="23:12" value="0x000" property="RW"/>
				<Member name="wlcrop" description="Width. The unit is pixel. The value is the actual width minus 1.&lt;br&gt;Note: The actual width must be an even number." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0E18"/>
			</RegisterGroup>
			<RegisterGroup name="WBC3CMPADDR" description="WBC3CMPADDR is a WBC3 data write address register." value="0x00000000" startoffset="0x0E1C">
				<Member name="wbc3_cmp_addr" description="Frame buffer address. It is 4-byte-aligned and the lower two bits are invalid (seamless combination is supported)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0E1C"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG1" description="CBMBKG1 is a CBM mixer 1 overlay background color register." value="0x00000000" startoffset="0x1000">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="cbm_bkgy1" description="Overlay background color of mixer 1, Y component." range="23:16" value="0x00" property="RW"/>
				<Member name="cbm_bkgcb1" description="Overlay background color of mixer 1, Cb component." range="15:8" value="0x00" property="RW"/>
				<Member name="cbm_bkgcr1" description="Overlay background color of mixer 1, Cr component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x1000"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKG2" description="CBMBKG2 is a CBM mixer 2 overlay background color register." value="0x00000000" startoffset="0x1004">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="cbm_bkgy2" description="Overlay background color of mixer 2, Y component." range="23:16" value="0x00" property="RW"/>
				<Member name="cbm_bkgcb2" description="Overlay background color of mixer 2, Cb component." range="15:8" value="0x00" property="RW"/>
				<Member name="cbm_bkgcr2" description="Overlay background color of mixer 2, Cr component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x1004"/>
			</RegisterGroup>
			<RegisterGroup name="CBMBKGV" description="CBMBKGV is a CBM video mixer overlay background register." value="0x00000000" startoffset="0x1008">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="cbm_bkgy_v" description="Overlay background color of mixer 2, Y component." range="23:16" value="0x00" property="RW"/>
				<Member name="cbm_bkgcb_v" description="Overlay background color of mixer 2, Cb component." range="15:8" value="0x00" property="RW"/>
				<Member name="cbm_bkgcr_v" description="Overlay background color of mixer 2, Cr component." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x1008"/>
			</RegisterGroup>
			<RegisterGroup name="CBMATTR" description="CBMATTR is a crossbar configuration register. sur_attr_x indicates that layer x connects tomixer 1 or mixer 2. mixer_prio_x indicates the layer configured in priority x. The priorities ofmixer 1 and mixer 2 are arranged together. The hardware remaps the priorities of mixer 1 andmixer 2 based on sur_attr_x and mixer_prio_x.It is a non-instant register." value="0x00000000" startoffset="0x100C">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="-"/>
				<Member name="sur_attr0" description="G1 connection.&lt;br&gt;0: mixer 2&lt;br&gt;1: mixer 1" range="0" value="0x0" property="RW"/>
				<Register offset="0x100C"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX1" description="CBMMIX1 is a mixer 1 priority configuration register. It is a non-instant register." value="0x000000D1" startoffset="0x1010">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="-"/>
				<Member name="mixer_v_en" description="Video mixer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RW"/>
				<Member name="bk_v_alpha_sel" description="MIX_V background color alpha setting.&lt;br&gt;0: The alpha value is 0.&lt;br&gt;1: The alpha value is the VHD global alpha." range="18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="17:15" value="0x0" property="RW"/>
				<Member name="mixer_prio4" description="Overlay layer priority configuration of mixer 1. It indicates the driver layer of priority 4.&lt;br&gt;000: no load&lt;br&gt;001: VHD&lt;br&gt;011: G0&lt;br&gt;100: G1&lt;br&gt;Other values: reserved" range="14:12" value="0x0" property="RW"/>
				<Member name="mixer_prio3" description="Overlay layer priority configuration of mixer 1. It indicates the driver layer of priority 3.&lt;br&gt;000: no load&lt;br&gt;001: VHD&lt;br&gt;011: G0&lt;br&gt;100: G1&lt;br&gt;Other values: reserved" range="11:9" value="0x0" property="RW"/>
				<Member name="mixer_prio2" description="Overlay layer priority configuration of mixer 1. It indicates the driver layer of priority 2.&lt;br&gt;000: no load&lt;br&gt;001: VHD&lt;br&gt;011: G0&lt;br&gt;100: G1&lt;br&gt;Other values: reserved" range="8:6" value="0x3" property="RW"/>
				<Member name="mixer_prio1" description="Overlaid priority configuration of mixer 1. It indicates the driver layer of priority 1.&lt;br&gt;000: no load&lt;br&gt;001: VHD&lt;br&gt;011: G0&lt;br&gt;100: G1&lt;br&gt;Other values: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="mixer_prio0" description="Overlay layer priority configuration of mixer 1. It indicates the driver layer of priority 0.&lt;br&gt;000: no load&lt;br&gt;001: VHD&lt;br&gt;011: G0&lt;br&gt;100: G1&lt;br&gt;Other values: reserved" range="2:0" value="0x1" property="RW"/>
				<Register offset="0x1010"/>
			</RegisterGroup>
			<RegisterGroup name="CBMMIX2" description="CBMMIX2 is a mixer 2 priority configuration register. It is a non-instant register." value="0x00000011" startoffset="0x1014">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="-"/>
				<Member name="mixer_prio2" description="Overlay layer priority configuration of mixer 2. It indicates the drive layer of priority 2 (the lowest priority).&lt;br&gt;000: no load&lt;br&gt;001: vdc_sd&lt;br&gt;010: gdc_g1&lt;br&gt;Other values: reserved" range="8:6" value="0x0" property="RW"/>
				<Member name="mixer_prio1" description="Overlay layer priority configuration of mixer 1. It indicates the drive layer of priority 1 (the lowest priority).&lt;br&gt;000: no load&lt;br&gt;001: vdc_sd&lt;br&gt;010: gdc_g1&lt;br&gt;Other values: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="mixer_prio0" description="Overlay layer priority configuration of mixer 0. It indicates the drive layer of priority 0 (the lowest priority).&lt;br&gt;000: no load&lt;br&gt;001: vdc_sd&lt;br&gt;010: gdc_g1&lt;br&gt;Other values: reserved" range="2:0" value="0x1" property="RW"/>
				<Register offset="0x1014"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCTRL" description="DHDCTRL is a DHD global control register. It is an instant register. You must configure thisregister before configuring DHDCTRL[intf_en]. Otherwise, the configuration does not takeeffect." value="0x00010010" startoffset="0x1100">
				<Member name="intf_en" description="Display interface enable (instant bit). Data is output over the interface only when this field is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:28" value="0x0" property="-"/>
				<Member name="fpga_lmt_en" description="Debug bit. As the frequency of the FPGA clock bus is limited, the 1080i picture cannot be displayed. After this bit is enabled, the picture with 1280-pixel width can be displayed over the 1080i interface.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="fpga_lmt_width" description="Debug field. When fpga_lmt_en is enabled, the active region width of the VDP interface depends on this field. The actual width of the active region is calculated as follows: Actual width of the active region = fpga_lmt_width x 16." range="26:20" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved." range="19:17" value="0x0" property="-"/>
				<Member name="clipen" description="Output clip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="gmmen" description="Output gamma correction enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="gmmmode" description="Output gamma correction mode.&lt;br&gt;0: The gamma table is generated by the hardware.&lt;br&gt;1: The gamma table is configured by the software." range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="12:11" value="0x0" property="RW"/>
				<Member name="idv" description="Output phase reverse enable for the data valid signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ihs" description="Output phase reverse enable for the horizontal sync pulse.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ivs" description="Output phase reverse enable for the vertical sync pulse.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="iop" description="Progressive or interlaced display.&lt;br&gt;0: interlace display&lt;br&gt;1: progressive display" range="7" value="0x0" property="RW"/>
				<Member name="synm" description="Sync mode.&lt;br&gt;0: timing label mode (such as BT.656)&lt;br&gt;1: sync signal mode (such as LCD display)" range="6" value="0x0" property="RW"/>
				<Member name="intfb" description="Bit width mode of the output interface. &lt;br&gt;00: single-component mode (Each clock outputs one component.)&lt;br&gt;01: 2-component mode (Each clock outputs two components.)&lt;br&gt;10: 3-component mode (Each clock outputs three components.)&lt;br&gt;11: Reserved." range="5:4" value="0x1" property="RW"/>
				<Member name="intfdm" description="Interface data format.&lt;br&gt;0x0: YCbCr422&lt;br&gt;0x1–0xB: reserved&lt;br&gt;0xC: RGB888/YCbCr444&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1100"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVSYNC" description="DHDVSYNC is a DHD vertical sync timing register. In interlaced output mode, this registerindicates the top field vertical sync timing; in progressive output mode, this register indicatesthe frame vertical sync timing. The setting of this register takes effect immediately afterconfiguration. That is, the timing of the VSYNC pin is affected immediately. You mustconfigure this register before configuring DHDCTRL[intf_en]. Otherwise, the configurationdoes not take effect." value="0x0011321B" startoffset="0x1104">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="vfb" description="In interlaced output mode, it indicates the top field vertical blanking front porch.&lt;br&gt;In progressive output mode, it indicates the vertical blanking front porch." range="27:20" value="0x01" property="RW"/>
				<Member name="vbb" description="In interlaced output mode, it indicates the top field vertical blanking back porch.&lt;br&gt;In progressive output mode, it indicates the vertical blanking back porch plus the vertical pulse width." range="19:12" value="0x13" property="RW"/>
				<Member name="vact" description="In interlaced output mode, it indicates the height of an active image in a top field.&lt;br&gt;In progressive output mode, it indicates the height of an active image in a frame. The register value is the actual value minus 1." range="11:0" value="0x21B" property="RW"/>
				<Register offset="0x1104"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSYNC1" description="DHDHSYNC1 is a DHD horizontal sync configuration register in interlaced or progressiveoutput mode. The setting of this register takes effect immediately after configuration. That is,the timing of the HSYNC pin is affected immediately. You must configure this register beforeconfiguring DHDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x00BF077F" startoffset="0x1108">
				<Member name="hbb" description="Horizontal blanking back porch. The unit is pixel." range="31:16" value="0x00BF" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active region." range="15:0" value="0x077F" property="RW"/>
				<Register offset="0x1108"/>
			</RegisterGroup>
			<RegisterGroup name="DHDHSYNC2" description="DHDHSYNC2 is a DHD horizontal sync configuration register in interlaced or progressiveoutput mode. The setting of this register takes effect immediately after configuration. That is,the timing of the HSYNC pin is affected immediately. You must configure this register beforeconfiguring DHDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x0000020F" startoffset="0x110C">
				<Member name="hmid" description="Width of the bottom field vertical sync valid signal (in pixel)." range="31:16" value="0x0000" property="RW"/>
				<Member name="hfb" description="Horizontal blanking front porch. The unit is pixel." range="15:0" value="0x020F" property="RW"/>
				<Register offset="0x110C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVPLUS" description="DHDVPLUS is a DHD bottom field vertical sync timing register. In interlaced output mode,this register indicates the bottom field vertical sync timing. You must configure this registerbefore configuring DHDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x0021321B" startoffset="0x1110">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="bvfb" description="In interlaced output mode, it indicates the bottom field vertical blanking front porch." range="27:20" value="0x02" property="RW"/>
				<Member name="bvbb" description="In interlaced output mode, it indicates the bottom field vertical blanking back porch plus vertical pulse width." range="19:12" value="0x13" property="RW"/>
				<Member name="bvact" description="In interlaced output mode, it indicates the height of an active image in a bottom field.&lt;br&gt;The register value is the actual value minus 1." range="11:0" value="0x21B" property="RW"/>
				<Register offset="0x1110"/>
			</RegisterGroup>
			<RegisterGroup name="DHDPWR" description="DHDPWR is a DHD sync signal pulse width register. You must configure this register beforeconfiguring DHDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x00000000" startoffset="0x1114">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="vpw" description="Vertical pulse width (VPW) minus 1." range="23:16" value="0x00" property="RW"/>
				<Member name="hpw" description="Horizontal pulse width (HPW) minus 1." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x1114"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVTTHD3" description="DHDVTTHD3 is a DHD vertical timing threshold register. It is an instant register. It can beused to set two thresholds for generating two interrupts separately." value="0x00000000" startoffset="0x1118">
				<Member name="thd4_mode" description="Threshold 4 interrupt generation mode. &lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="31" value="0x0" property="-"/>
				<Member name="reserved" description="Reserved." range="30:29" value="0x0" property="-"/>
				<Member name="vtmgthd4" description="Vertical timing threshold 4. It is used for DHD and DSD sync trigger. The time that DSD starts is later than that of DHD, and the time that DSD starts later than that of DHD equals to the number of the value of vtmgthd4." range="28:16" value="0x0000" property="RW"/>
				<Member name="thd3_mode" description="Threshold 3 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" value="0x0" property="-"/>
				<Member name="vtmgthd3" description="Vertical timing threshold 3. When the vertical timing counter reaches this threshold, the VOINTSTA[dhdvtthd3_int] interrupt is triggered." range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x1118"/>
			</RegisterGroup>
			<RegisterGroup name="DHDVTTHD" description="DHDVTTHD is a DHD vertical timing threshold register. It is an instant register. It can beused to set two thresholds for generating two interrupts separately." value="0x00010001" startoffset="0x111C">
				<Member name="thd2_mode" description="Threshold 2 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" value="0x0" property="-"/>
				<Member name="vtmgthd2" description="Vertical timing threshold 2. When the vertical timing counter reaches this threshold, the VOINTSTA[dhdvtthd2_int] interrupt is triggered." range="28:16" value="0x0001" property="RW"/>
				<Member name="thd1_mode" description="Threshold 1 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" value="0x0" property="-"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches this threshold, the VOINTSTA[dhdvtthd_int1] interrupt is triggered." range="12:0" value="0x0001" property="RW"/>
				<Register offset="0x111C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCIDC" description="DHDCSCIDC is a DHD CSC input DC register. It is an instant register." value="0x00000000" startoffset="0x1120">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x1120"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCODC" description="DHDCSCODC is a DHD CSC output DC register. It is an instant register." value="0x00000000" startoffset="0x1124">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x1124"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP0" description="DHDCSCP0 is a DHD CSC parameter 0 register. It is an instant register." value="0x00000000" startoffset="0x1128">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp01" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp00" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1128"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP1" description="DHDCSCP1 is a DHD CSC parameter 1 register. It is an instant register." value="0x00000000" startoffset="0x112C">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp10" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp02" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x112C"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP2" description="DHDCSCP2 is a DHD CSC parameter 2 register. It is an instant register." value="0x00000000" startoffset="0x1130">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp12" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp11" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part.&lt;br&gt;The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1130"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP3" description="DHDCSCP3 is a DHD CSC parameter 3 register. It is an instant register." value="0x00000000" startoffset="0x1134">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp21" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part.&lt;br&gt;The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp20" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part.&lt;br&gt;The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1134"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCSCP4" description="DHDCSCP4 is a DHD CSC parameter 4 register. It is an instant register." value="0x00000000" startoffset="0x1138">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="cscp22" description="5.8 data format that consists of 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part.&lt;br&gt;The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1138"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCLIPL" description="DHDCLIPL is a DHD clip lower threshold register. It is an instant register." value="0x04010040" startoffset="0x1140">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="-"/>
				<Member name="clipcl2" description="Lower threshold Y/R of component 2, unsigned integer." range="29:20" value="0x040" property="RW"/>
				<Member name="clipcl1" description="Lower threshold Cb/G of component 1, unsigned integer." range="19:10" value="0x040" property="RW"/>
				<Member name="clipcl0" description="Lower threshold Cr/B of component 0, unsigned integer." range="9:0" value="0x040" property="RW"/>
				<Register offset="0x1140"/>
			</RegisterGroup>
			<RegisterGroup name="DHDCLIPH" description="DHDCLIPL is a DHD clip upper threshold register. It is an instant register. For example, theoutput data needs to be clipped in BT.656 output mode." value="0x3ACF03C0" startoffset="0x1144">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="-"/>
				<Member name="clipch2" description="Upper threshold Y/R of component 2, unsigned integer." range="29:20" value="0x3AC" property="RW"/>
				<Member name="clipch1" description="Upper threshold Cb/G of component 1, unsigned integer." range="19:10" value="0x3C0" property="RW"/>
				<Member name="clipch0" description="Upper threshold Cr/B of component 0, unsigned integer." range="9:0" value="0x3C0" property="RW"/>
				<Register offset="0x1144"/>
			</RegisterGroup>
			<RegisterGroup name="DHDUFWTHD" description="DHDUFWTHD is a DHD underflow alarm threshold register." value="0x00000020" startoffset="0x1160">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="dhd_ufw_thd" description="DHD underflow alarm threshold." range="7:0" value="0x20" property="RW"/>
				<Register offset="0x1160"/>
			</RegisterGroup>
			<RegisterGroup name="DHDSTATHD" description="DHDSTATHD is a DHD VOU threshold enable register." value="0x00000005" startoffset="0x1164">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="-"/>
				<Member name="dhd_start_thd" description="VOU threshold enable field." range="5:0" value="0x05" property="RW"/>
				<Register offset="0x1164"/>
			</RegisterGroup>
			<RegisterGroup name="DHDSTATE" description="DHDSTATE is a DHD status register." value="0x00000110" startoffset="0x11F0">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000022" property="-"/>
				<Member name="bottom_field" description="DHD top/bottom field flag.&lt;br&gt;0: top field &lt;br&gt;1: bottom field" range="2" value="0x0" property="RW"/>
				<Member name="vblank" description="DHD blanking area flag.&lt;br&gt;0: active area&lt;br&gt;1: blanking area" range="1" value="0x0" property="RW"/>
				<Member name="vback_blank" description="DHD back blanking area flag.&lt;br&gt;0: non-back blanking area&lt;br&gt;1: back blanking area" range="0" value="0x0" property="RW"/>
				<Register offset="0x11F0"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCTRL" description="DHDCTRL is a DHD control register. It is an instant register. You must configure this registerbefore configuring DSDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x00000000" startoffset="0x1300">
				<Member name="intf_en" description="Display interface enable. Data is output over the interface only when this field is enabled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="dhd_syc_en" description="HD and SD sync enable.&lt;br&gt;0: Not synchronous&lt;br&gt;1: automatically synchronous" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="29:20" value="0x000" property="RW"/>
				<Member name="trigger_en" description="DHD timing triggers DSD timing enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="18:17" value="0x0" property="RW"/>
				<Member name="clipen" description="Output clip enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="idv" description="Output phase reverse enable for the data valid signal.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ihs" description="Output phase reverse enable for the horizontal sync pulse.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ivs" description="Output phase reverse enable for the vertical sync pulse.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="iop" description="Progressive or interlaced display.&lt;br&gt;0: interlace display&lt;br&gt;1: progressive display" range="7" value="0x0" property="RW"/>
				<Member name="synm" description="Sync mode.&lt;br&gt;0: timing label mode (such as BT.656)&lt;br&gt;1: sync signal mode (such as LCD display)" range="6" value="0x0" property="RW"/>
				<Member name="intfb" description="Bit width mode of the output interface.&lt;br&gt;00: single-component mode (Each clock outputs one component.)&lt;br&gt;01: 2-component mode (Each clock outputs two components.)&lt;br&gt;10: 3-component mode (Each clock outputs three components.)&lt;br&gt;11: Reserved." range="5:4" value="0x0" property="RW"/>
				<Member name="intfdm" description="Interface data format.&lt;br&gt;0x0: YCbCr422&lt;br&gt;0x1–0xB: reserved&lt;br&gt;0xC: RGB888/YCbCr444&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1300"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVSYNC" description="DSDVSYNC is a vertical sync timing register. In interlaced output mode, this registerindicates the top field vertical sync timing; in progressive output mode, this register indicatesthe frame vertical sync timing. The setting of this register takes effect immediately afterconfiguration. That is, the timing of the VSYNC pin is affected immediately. You mustconfigure this register before configuring DSDCTRL[intf_en]. Otherwise, the configurationdoes not take effect." value="0x0011511F" startoffset="0x1304">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="vfb" description="In interlaced output mode, it indicates the top field vertical blanking front porch.&lt;br&gt;In progressive output mode, it indicates the vertical blanking front porch." range="27:20" value="0x01" property="RW"/>
				<Member name="vbb" description="In interlaced output mode, it indicates the top field vertical blanking back porch.&lt;br&gt;In progressive output mode, it indicates the vertical blanking back porch plus the vertical pulse width." range="19:12" value="0x15" property="RW"/>
				<Member name="vact" description="In interlaced output mode, it indicates the height of an active image in a top field.&lt;br&gt;In progressive output mode, it indicates the height of an active image in a frame. The register value is the actual value minus 1." range="11:0" value="0x11F" property="RW"/>
				<Register offset="0x1304"/>
			</RegisterGroup>
			<RegisterGroup name="DSDHSYNC1" description="DSDHSYNC1 is a horizontal sync configuration register in interlaced or progressive outputmode. The setting of this register takes effect immediately after configuration. That is, thetiming of the HSYNC pin is affected immediately. You must configure this register beforeconfiguring DSDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x010702CF" startoffset="0x1308">
				<Member name="hbb" description="Horizontal blanking back porch. The unit is pixel." range="31:16" value="0x0107" property="RW"/>
				<Member name="hact" description="Number of horizontal pixels in an active region." range="15:0" value="0x02CF" property="RW"/>
				<Register offset="0x1308"/>
			</RegisterGroup>
			<RegisterGroup name="DSDHSYNC2" description="DSDHSYNC2 is a horizontal sync configuration register in interlaced or progressive outputmode. The setting of this register takes effect immediately after configuration. That is, thetiming of the HSYNC pin is affected immediately. You must configure this register beforeconfiguring DSDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x00000017" startoffset="0x130C">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="hfb" description="Horizontal blanking front porch. The unit is pixel." range="15:0" value="0x0017" property="RW"/>
				<Register offset="0x130C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVPLUS" description="DSDVPLUS is a bottom field vertical sync timing register. In interlaced output mode, thisregister indicates the bottom field vertical sync timing. You must configure this register beforeconfiguring DSDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x0011611F" startoffset="0x1310">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="bvfb" description="In interlaced output mode, it indicates the bottom field vertical blanking front porch." range="27:20" value="0x01" property="RW"/>
				<Member name="bvbb" description="In interlaced output mode, it indicates the bottom field vertical blanking back porch plus vertical pulse width." range="19:12" value="0x16" property="RW"/>
				<Member name="bvact" description="In interlaced output mode, it indicates the height of an active image in a bottom field.&lt;br&gt;The register value is the actual value minus 1." range="11:0" value="0x11F" property="RW"/>
				<Register offset="0x1310"/>
			</RegisterGroup>
			<RegisterGroup name="DSDPWR" description="DSDPWR is a sync signal pulse width register. You must configure this register beforeconfiguring DSDCTRL[intf_en]. Otherwise, the configuration does not take effect." value="0x00000000" startoffset="0x1314">
				<Member name="reserved" description="Reserved." range="31:24" value="0x00" property="-"/>
				<Member name="vpw" description="VPW minus 1." range="23:16" value="0x00" property="RW"/>
				<Member name="hpw" description="HPW minus 1." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x1314"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVTTHD3" description="DSDVTTHD3 is a vertical timing threshold register. It is an instant register. It can be used toset two thresholds for generating two interrupts separately." value="0x00000000" startoffset="0x1318">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="thd3_mode" description="Threshold 3 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" value="0x0" property="-"/>
				<Member name="vtmgthd3" description="Vertical timing threshold 3. When the vertical timing counter reaches this threshold, the VOINTSTA[dsdvtthd_int3] interrupt is triggered." range="12:0" value="0x0000" property="RW"/>
				<Register offset="0x1318"/>
			</RegisterGroup>
			<RegisterGroup name="DSDVTTHD" description="DSDVTTHD is a vertical timing threshold register. It is an instant register. It can be used toset two thresholds for generating two interrupts separately." value="0x00010001" startoffset="0x131C">
				<Member name="thd2_mode" description="Threshold 2 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:29" value="0x0" property="-"/>
				<Member name="vtmgthd2" description="Vertical timing threshold 2. When the vertical timing counter reaches this threshold, the VOINTSTA[dsdvtthd_int2] interrupt is triggered." range="28:16" value="0x0001" property="RW"/>
				<Member name="thd1_mode" description="Threshold 1 interrupt generation mode.&lt;br&gt;0: frame mode. The threshold count is in the unit of frame.&lt;br&gt;1: field mode. The threshold count is in the unit of field in interlaced display mode." range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved." range="14:13" value="0x0" property="-"/>
				<Member name="vtmgthd1" description="Vertical timing threshold 1. When the vertical timing counter reaches this threshold, the VOINTSTA[dsdvtthd_int1] interrupt is triggered." range="12:0" value="0x0001" property="RW"/>
				<Register offset="0x131C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCIDC" description="DSDCSCIDC is a CSC input DC register. It is an instant register." value="0x00000000" startoffset="0x1320">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="-"/>
				<Member name="csc_en" description="CSC enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="cscidc2" description="DC parameter of input component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscidc1" description="DC parameter of input component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscidc0" description="DC parameter of input component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x1320"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCODC" description="DSDCSCODC is a CSC output DC register. It is an instant register." value="0x00000000" startoffset="0x1324">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="cscodc2" description="DC parameter of output component 2. The MSB is the signed bit. The value is expressed as a complement." range="26:18" value="0x000" property="RW"/>
				<Member name="cscodc1" description="DC parameter of output component 1. The MSB is the signed bit. The value is expressed as a complement." range="17:9" value="0x000" property="RW"/>
				<Member name="cscodc0" description="DC parameter of output component 0. The MSB is the signed bit. The value is expressed as a complement." range="8:0" value="0x000" property="RW"/>
				<Register offset="0x1324"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP0" description="DSDCSCP0 is a CSC parameter 0 register. It is an instant register." value="0x00000000" startoffset="0x1328">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp01" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp00" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1328"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP1" description="DSDCSCP1 is a CSC parameter 1 register. It is an instant register." value="0x00000000" startoffset="0x132C">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp10" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp02" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x132C"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP2" description="DSDCSCP2 is a CSC parameter 2 register. It is an instant register." value="0x00000000" startoffset="0x1330">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp12" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp11" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1330"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP3" description="DSDCSCP3 is a CSC parameter 3 register. It is an instant register." value="0x00000000" startoffset="0x1334">
				<Member name="reserved" description="Reserved." range="31" value="0x0" property="-"/>
				<Member name="cscp21" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="30:16" value="0x0000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15" value="0x0" property="-"/>
				<Member name="cscp20" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1334"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCSCP4" description="DSDCSCP4 is a CSC parameter 4 register. It is an instant register." value="0x00000000" startoffset="0x1338">
				<Member name="reserved" description="Reserved." range="31:15" value="0x00000" property="-"/>
				<Member name="cscp22" description="5.8 data format that consists of 1-bit signed bit, 1-bit signed bit, a 4-bit integral part, and an 8-bit fractional part. The value is expressed as a complement." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x1338"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCLIPL" description="DSDCLIPL is a DSD clip lower threshold register. It is an instant register." value="0x04010040" startoffset="0x1340">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="-"/>
				<Member name="clipcl2" description="Lower threshold Y/R of component 2, unsigned integer." range="29:20" value="0x040" property="RW"/>
				<Member name="clipcl1" description="Lower threshold Cb/G of component 1, unsigned integer." range="19:10" value="0x040" property="RW"/>
				<Member name="clipcl0" description="Lower threshold Cr/B of component 0, unsigned integer." range="9:0" value="0x040" property="RW"/>
				<Register offset="0x1340"/>
			</RegisterGroup>
			<RegisterGroup name="DSDCLIPH" description="DSDCLIPH is a DSD clip upper threshold register. It is an instant register. For example, theoutput data needs to be clipped in BT.656 output mode." value="0x3ACF03C0" startoffset="0x1344">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="-"/>
				<Member name="clipch2" description="Upper threshold Y/R of component 2, unsigned integer." range="29:20" value="0x3AC" property="RW"/>
				<Member name="clipch1" description="Upper threshold Cb/G of component 1, unsigned integer." range="19:10" value="0x3C0" property="RW"/>
				<Member name="clipch0" description="Upper threshold Cr/B of component 0, unsigned integer." range="9:0" value="0x3C0" property="RW"/>
				<Register offset="0x1344"/>
			</RegisterGroup>
			<RegisterGroup name="DSDFRMTHD" description="DSDFRMTHD is an HD and SD sync output threshold register." value="0x00000000" startoffset="0x1350">
				<Member name="frm_sync_thd" description="Threshold of HD and SD sync frames." range="31:0" value="0x00000000" property="-"/>
				<Register offset="0x1350"/>
			</RegisterGroup>
			<RegisterGroup name="DSDSTATE" description="DSDSTATE is a DSD status register." value="0x00000110" startoffset="0x13F0">
				<Member name="reserved" description="Reserved." range="31:3" value="0x00000022" property="-"/>
				<Member name="bottom_field" description="DSD top/bottom field flag.&lt;br&gt;0: top field&lt;br&gt;1: bottom field" range="2" value="0x0" property="RW"/>
				<Member name="vblank" description="DSD blanking area flag.&lt;br&gt;0: active area&lt;br&gt;1: blanking area" range="1" value="0x0" property="RW"/>
				<Member name="vback_blank" description="DSD back blanking area flag.&lt;br&gt;0: non-back blanking area&lt;br&gt;1: back blanking area" range="0" value="0x0" property="RW"/>
				<Register offset="0x13F0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_VERSION" description="HDATE_VERSION is an HD_DATE version register." value="0x20081031" startoffset="0x1400">
				<Member name="hdate_version" description="HD_DATE version, read-only." range="31:0" value="0x20081031" property="RO"/>
				<Register offset="0x1400"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_EN" description="HDATE_EN is an HD_DATE enable control register." value="0x00000001" startoffset="0x1404">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RO"/>
				<Member name="hd_en" description="Module enable.&lt;br&gt;0: Except the registers with address space, all HD_DATE registers are disabled.&lt;br&gt;1: All HD_DATE registers are enabled." range="0" value="0x1" property="RW"/>
				<Register offset="0x1404"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_POLA_CTRL" description="HDATE_POLA_CTRL is an HD_DATE input/output sync polarity configuration register." value="0x00000003" startoffset="0x1408">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RO"/>
				<Member name="fid_out_pola" description="Output FID polarity control.&lt;br&gt;0: The top field flag output by HD_DATE is configured to the positive polarity. When the field flag is 1, it indicates the top field.&lt;br&gt;1: The top field flag output by HD_DATE is configured to the negative polarity. When the field flag is 0, it indicates the top field." range="5" value="0x0" property="RW"/>
				<Member name="vsync_out_pola" description="Output VSYNC polarity control.&lt;br&gt;0: The VSYNC signal output by HD_DATE is configured to the positive polarity. When the VSYNC signal is 1, it indicates sync header.&lt;br&gt;1: The VSYNC signal output by HD_DATE is configured to the negative polarity. When the VSYNC signal is 0, it indicates sync header." range="4" value="0x0" property="RW"/>
				<Member name="hsync_out_pola" description="Output HSYNC polarity control.&lt;br&gt;0: The HSYNC signal output by HD_DATE is configured to the positive polarity. When the HSYNC signal is 1, it indicates sync header.&lt;br&gt;1: The HSYNC signal output by HD_DATE indicates negative polarity. When the HSYNC signal is 0, it indicates sync header." range="3" value="0x0" property="RW"/>
				<Member name="fid_in_pola" description="Input FID polarity control.&lt;br&gt;0: The top field flag input by HD_DATE is configured to the positive polarity. When the field flag is 1, it indicates top field.&lt;br&gt;1: The top field flag input by HD_DATE is configured to the negative polarity. When the field flag is 0, it indicates top field." range="2" value="0x0" property="RW"/>
				<Member name="vsync_in_pola" description="Input VSYNC polarity control.&lt;br&gt;0: The VSYNC signal input by HD_DATE is configured to the positive polarity. When the VSYNC signal is 1, it indicates sync header.&lt;br&gt;1: The VSYNC signal input by HD_DATE is configured to the negative polarity. When the VSYNC signal is 0, it indicates sync header." range="1" value="0x1" property="RW"/>
				<Member name="hsync_in_pola" description="Input HSYNC polarity control.&lt;br&gt;0: The HSYNC signal input by HD_DATE is configured to the positive polarity. When the HSYNC signal is 1, it indicates sync header.&lt;br&gt;1: The HSYNC signal input by HD_DATE indicates negative polarity. When the HSYNC signal is 0, it indicates sync header." range="0" value="0x1" property="RW"/>
				<Register offset="0x1408"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_VIDEO_FORMAT" description="HDATE_VIDEO_FORMAT is an HD_DATE video format sync overlay and CSC controlregister." value="0x000000A4" startoffset="0x140C">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RO"/>
				<Member name="csc_ctrl" description="CSC control.&lt;br&gt;000: CSC from YCbCr to YPbPr&lt;br&gt;001: CSC from YCbCr to RGB complying with ITU-R BT709&lt;br&gt;010: CSC from YCbCr to RGB complying with ITU-R BT601&lt;br&gt;011: CSC from YCbCr to RGB complying with SMPTE240&lt;br&gt;Other values: user-defined" range="11:9" value="0x0" property="RW"/>
				<Member name="video_out_ctrl" description="Output video format control.&lt;br&gt;000: RGB output (RGB embedded sync)&lt;br&gt;001: YPbPr output (YPbPr embedded sync)&lt;br&gt;010: VGA output (RGB+H+V)&lt;br&gt;011: reserved." range="8:7" value="0x1" property="RW"/>
				<Member name="sync_add_ctrl" description="Sync overlay control.&lt;br&gt;The three bits control three video components respectively.&lt;br&gt;1: overlay sync for the controlled channel&lt;br&gt;0: not overlaid&lt;br&gt;bit[6]: overlay sync control of R or Pr channel&lt;br&gt;bit[5]: overlay sync control of G or Y channel&lt;br&gt;bit[4]: overlay sync control of B or Pb channel" range="6:4" value="0x2" property="RW"/>
				<Member name="video_ft" description="Sync format.&lt;br&gt;0000: 480p format, complying with SMPTE293M/EIA-770.2/ITU-R BT1358&lt;br&gt;0001: 576p format, complying with ITU-R BT1358&lt;br&gt;0010: 720p format, complying with EIA-770.3/SMPTE 296M&lt;br&gt;0011: 1080p format, complying with SMPTE 274M&lt;br&gt;0100: 1080i format, complying with EIA-770.3/SMPTE 274M&lt;br&gt;0101: 295m1080p format, complying with SMPTE 295M&lt;br&gt;0110: 295m1080i format, complying with SMPTE 295M&lt;br&gt;0111: as1152i format, complying with AS4933&lt;br&gt;1000: as1080i format, complying with AS4933&lt;br&gt;Other values: reserved for extending video formats" range="3:0" value="0x4" property="RW"/>
				<Register offset="0x140C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_STATE" description="HDATE_STATE is an HD_DATE status register." value="0x00000000" startoffset="0x1410">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="RO"/>
				<Member name="mv_en_pin" description="Anti-copy enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved." range="27" value="0x0" property="RO"/>
				<Member name="frame_len" description="Frame length of the current video (in line). The result is updated once for each frame." range="26:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:13" value="0x0" property="RO"/>
				<Member name="line_len" description="Line length of the current video (in pixel). The result is updated once for each line." range="12:0" value="0x0000" property="RO"/>
				<Register offset="0x1410"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_OUT_CTRL" description="HDATE_OUT_CTRL is an HD_DATE output control register." value="0x000001B0" startoffset="0x1414">
				<Member name="reserved" description="Reserved." range="31:14" value="0x00000" property="RO"/>
				<Member name="sd_sel" description="Video input select for oversampling.&lt;br&gt;0: HD input&lt;br&gt;1: SD input" range="13" value="0x0" property="RW"/>
				<Member name="sync_lpf_en" description="Sync filtering enable." range="12" value="0x0" property="RW"/>
				<Member name="src_ctrl" description="Oversampling control.&lt;br&gt;00: no interpolation and no filtering&lt;br&gt;01: filtering. Only the coefficients of group 1 are used.&lt;br&gt;10: 2x interpolation&lt;br&gt;11: 4x interpolation" range="11:10" value="0x0" property="RW"/>
				<Member name="video1_sel" description="Video1 output select.&lt;br&gt;0: No video is output.&lt;br&gt;01: R (Pr) output&lt;br&gt;10: G (Y) output&lt;br&gt;11: B (Pb) output" range="9:8" value="0x1" property="RW"/>
				<Member name="video2_sel" description="Video2 output select.&lt;br&gt;0: No video is output.&lt;br&gt;01: R (Pr) output&lt;br&gt;10: G (Y) output&lt;br&gt;11: B (Pb) output" range="7:6" value="0x2" property="RW"/>
				<Member name="video3_sel" description="Video3 output select.&lt;br&gt;0: No video is output.&lt;br&gt;01: R (Pr) output&lt;br&gt;10: G (Y) output&lt;br&gt;11: B (Pb) output" range="5:4" value="0x3" property="RW"/>
				<Member name="hsync_sel" description="HSYNC output select.&lt;br&gt;0: no output&lt;br&gt;1: HSYNC output&lt;br&gt;2: VSYNC output&lt;br&gt;3: FID output" range="3:2" value="0x0" property="RW"/>
				<Member name="vsync_sel" description="VSYNC output select.&lt;br&gt;0: no output&lt;br&gt;1: HSYNC output&lt;br&gt;2: VSYNC output&lt;br&gt;3: FID output" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1414"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF1" description="HDATE_SRC_13_COEF1 is an HD_DATE oversampling coefficient register." value="0x00010000" startoffset="0x1418">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap1_3" description="Tap 1 phase 3 coefficient, expressed as a complement." range="26:16" value="0x001" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap1_1" description="Tap 1 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1418"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF2" description="HDATE_SRC_13_COEF2 is an HD_DATE oversampling coefficient register." value="0x07FD0000" startoffset="0x141C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap2_3" description="Tap 2 phase 3 coefficient, expressed as a complement." range="26:16" value="0x7FD" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap2_1" description="Tap 2 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x141C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF3" description="HDATE_SRC_13_COEF3 is an HD_DATE oversampling coefficient register." value="0x00070000" startoffset="0x1420">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap3_3" description="Tap 3 phase 3 coefficient, expressed as a complement." range="26:16" value="0x007" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap3_1" description="Tap 3 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1420"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF4" description="HDATE_SRC_13_COEF4 is an HD_DATE oversampling coefficient register." value="0x07F30000" startoffset="0x1424">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap4_3" description="Tap 4 phase 3 coefficient, expressed as a complement." range="26:16" value="0x7F3" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap4_1" description="Tap 4 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1424"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF5" description="HDATE_SRC_13_COEF5 is an HD_DATE oversampling coefficient register." value="0x00160000" startoffset="0x1428">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap5_3" description="Tap 5 phase 3 coefficient, expressed as a complement." range="26:16" value="0x016" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap5_1" description="Tap 5 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1428"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF6" description="HDATE_SRC_13_COEF6 is an HD_DATE oversampling coefficient register." value="0x07DB0000" startoffset="0x142C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap6_3" description="Tap 6 phase 3 coefficient, expressed as a complement." range="26:16" value="0x7DB" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap6_1" description="Tap 6 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x142C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF7" description="HDATE_SRC_13_COEF7 is an HD_DATE oversampling coefficient register." value="0x003D07FF" startoffset="0x1430">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap7_3" description="Tap 7 phase 3 coefficient, expressed as a complement." range="26:16" value="0x03D" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap7_1" description="Tap 7 phase 1 coefficient, expressed as a complement." range="10:0" value="0x7FF" property="RW"/>
				<Register offset="0x1430"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF8" description="HDATE_SRC_13_COEF8 is an HD_DATE oversampling coefficient register." value="0x078E0003" startoffset="0x1434">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap8_3" description="Tap 8 phase 3 coefficient, expressed as a complement." range="26:16" value="0x78E" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap8_1" description="Tap 8 phase 1 coefficient, expressed as a complement." range="10:0" value="0x003" property="RW"/>
				<Register offset="0x1434"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF9" description="HDATE_SRC_13_COEF9 is an HD_DATE oversampling coefficient register." value="0x014C07F2" startoffset="0x1438">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap9_3" description="Tap 9 phase 3 coefficient, expressed as a complement." range="26:16" value="0x14C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap9_1" description="Tap 9 phase 1 coefficient, expressed as a complement." range="10:0" value="0x7F2" property="RW"/>
				<Register offset="0x1438"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF10" description="HDATE_SRC_13_COEF10 is an HD_DATE oversampling coefficient register." value="0x014C0218" startoffset="0x143C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap10_3" description="Tap 10 phase 3 coefficient, expressed as a complement." range="26:16" value="0x14C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap10_1" description="Tap 10phase 1 coefficient, expressed as a complement." range="10:0" value="0x218" property="RW"/>
				<Register offset="0x143C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF11" description="HDATE_SRC_13_COEF11 is an HD_DATE oversampling coefficient register." value="0x078E07F2" startoffset="0x1440">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap11_3" description="Tap 11 phase 3 coefficient, expressed as a complement." range="26:16" value="0x78E" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap11_1" description="Tap 11 phase 1 coefficient, expressed as a complement." range="10:0" value="0x7F2" property="RW"/>
				<Register offset="0x1440"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF12" description="HDATE_SRC_13_COEF12 is an HD_DATE oversampling coefficient register." value="0x003D0003" startoffset="0x1444">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap12_3" description="Tap 12 phase 3 coefficient, expressed as a complement." range="26:16" value="0x03D" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap12_1" description="Tap 12 phase 1 coefficient, expressed as a complement." range="10:0" value="0x003" property="RW"/>
				<Register offset="0x1444"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF13" description="HDATE_SRC_13_COEF13 is an HD_DATE oversampling coefficient register." value="0x07DB07FF" startoffset="0x1448">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap13_3" description="Tap 13 phase 3 coefficient, expressed as a complement." range="26:16" value="0x7DB" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap13_1" description="Tap 13 phase 1 coefficient, expressed as a complement." range="10:0" value="0x7FF" property="RW"/>
				<Register offset="0x1448"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF1" description="HDATE_SRC_24_COEF1 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x144C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap1_4" description="Tap 1 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap1_2" description="Tap 1 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x144C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF2" description="HDATE_SRC_24_COEF2 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1450">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap2_4" description="Tap 2 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap2_2" description="Tap 2 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1450"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF3" description="HDATE_SRC_24_COEF3 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1454">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap3_4" description="Tap 3 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap3_2" description="Tap 3 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1454"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF4" description="HDATE_SRC_24_COEF4 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1458">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap4_4" description="Tap 4 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap4_2" description="Tap 4 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1458"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF5" description="HDATE_SRC_24_COEF5 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x145C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap5_4" description="Tap 5 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap5_2" description="Tap 5 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x145C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF6" description="HDATE_SRC_24_COEF6 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1460">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap6_4" description="Tap 6 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap6_2" description="Tap 6 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1460"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF7" description="HDATE_SRC_24_COEF7 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1464">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap7_4" description="Tap 7 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap7_2" description="Tap 7 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1464"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF8" description="HDATE_SRC_24_COEF8 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1468">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap8_4" description="Tap 8 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap8_2" description="Tap 8 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1468"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF9" description="HDATE_SRC_24_COEF9 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x146C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap9_4" description="Tap 9 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap9_2" description="Tap 9 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x146C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF10" description="HDATE_SRC_24_COEF10 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1470">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap10_4" description="Tap10 phase 4 coefficient. The MSB is a signed bit." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap10_2" description="Tap10 phase 2 coefficient. The MSB is a signed bit." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1470"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF11" description="HDATE_SRC_24_COEF11 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1474">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap11_4" description="Tap 11 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap11_2" description="Tap 11 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1474"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF12" description="HDATE_SRC_24_COEF12 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x1478">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap12_4" description="Tap 12 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap12_2" description="Tap 12 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1478"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF13" description="HDATE_SRC_24_COEF13 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x147C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap13_4" description="Tap 13 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap13_2" description="Tap 13 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x147C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CSC_COEF1" description="HDATE_CSC_COEF1 is a coefficient register of the HD_DATE CSC module." value="0x00000000" startoffset="0x1480">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="csc_coef_r_cb" description="Coefficient for converting Cb component into R component. It is expressed as a complement." range="27:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="RW"/>
				<Member name="csc_coef_r_y" description="Coefficient for converting Y component into R component. It is expressed as a complement." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x1480"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CSC_COEF2" description="HDATE_CSC_COEF2 is a coefficient register of the HD_DATE CSC module." value="0x00000000" startoffset="0x1484">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="csc_coef_g_y" description="Coefficient for converting Y component into G component. It is expressed as a complement." range="27:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="RW"/>
				<Member name="csc_coef_r_cr" description="Coefficient for converting Cr component into R component. It is expressed as a complement." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x1484"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CSC_COEF3" description="HDATE_CSC_COEF3 is a coefficient register of the HD_DATE CSC module." value="0x00000000" startoffset="0x1488">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="csc_coef_g_cr" description="Coefficient for converting Cr component into G component. It is expressed as a complement." range="27:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="RW"/>
				<Member name="csc_coef_g_cb" description="Coefficient for converting Cb component into G component. It is expressed as a complement." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x1488"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CSC_COEF4" description="HDATE_CSC_COEF4 is a coefficient register of the HD_DATE CSC module." value="0x00000000" startoffset="0x148C">
				<Member name="reserved" description="Reserved." range="31:28" value="0x0" property="RW"/>
				<Member name="csc_coef_b_cb" description="Coefficient for converting Cb component into B component. It is expressed as the complement." range="27:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:12" value="0x0" property="RW"/>
				<Member name="csc_coef_b_y" description="Coefficient for converting Y component into B component. It is expressed as the complement." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x148C"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CSC_COEF5" description="HDATE_CSC_COEF5 is a coefficient register of the HD_DATE CSC module." value="0x00000000" startoffset="0x1490">
				<Member name="reserved" description="Reserved." range="31:12" value="0x00000" property="RW"/>
				<Member name="csc_coef_b_cr" description="Coefficient for converting Cr component into B component. It is expressed as the complement." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x1490"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_EN" description="HDATE_SRC_EN is an HD_DATE oversampling round-off enable register." value="0x00000001" startoffset="0x1494">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RW"/>
				<Member name="src_round_en" description="HD_DATE oversampling round-off enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The default value is 1." range="0" value="0x1" property="RW"/>
				<Register offset="0x1494"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CSC_EN" description="HDATE_CSC_EN is an HD_DATE CSC round-off enable register." value="0x00000000" startoffset="0x1498">
				<Member name="reserved" description="Reserved." range="31:1" value="0x00000000" property="RW"/>
				<Member name="csc_round_en" description="HD_DATE CSC round-off enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The default value is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x1498"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_TEST" description="HDATE_TEST is an HD_DATE test register." value="0x00000000" startoffset="0x14A0">
				<Member name="reserved" description="Reserved." range="31:10" value="0x000000" property="RW"/>
				<Member name="test_data" description="Test data." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x14A0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_VBI_CTRL" description="HDATE_VBI_CTRL is an HD_DATE VBI control register." value="0x00000008" startoffset="0x14A4">
				<Member name="reserved" description="Reserved." range="31:4" value="0x0000000" property="RW"/>
				<Member name="vbi_lpf_en" description="VBI data low-pass enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="3" value="0x1" property="RW"/>
				<Member name="mv_en" description="Anti-copy enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="2" value="0x0" property="RW"/>
				<Member name="cgmsa_add_en" description="CGMS type A addition enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="1" value="0x0" property="RW"/>
				<Member name="cgmsb_add_en" description="CGMS type B addition enable.&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x14A4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSA_DATA" description="HDATE_CGMSA_DATA is an HD_DATE CGMSA configuration data register." value="0x00000000" startoffset="0x14A8">
				<Member name="reserved" description="Reserved." range="31:20" value="0x000" property="RW"/>
				<Member name="cgmsa_data" description="CGMSA data." range="19:0" value="0x00000" property="RW"/>
				<Register offset="0x14A8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_H" description="HDATE_CGMSB_H is an HD_DATE CGMSA data H configuration register." value="0x00000000" startoffset="0x14AC">
				<Member name="reserved" description="Reserved." range="31:6" value="0x0000000" property="RW"/>
				<Member name="hdate_cgmsb_h" description="CGMSB H data." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x14AC"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA1" description="HDATE_CGMSB_DATA1 is an HD_DATE CGMSB data [31:0] configuration register." value="0x00000000" startoffset="0x14B0">
				<Member name="cgmsb_data1" description="cgmsb_data[31:0] of the CGMSB data." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x14B0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA2" description="HDATE_CGMSB_DATA2 is an HD_DATE CGMSB data [63:32] configuration register." value="0x00000000" startoffset="0x14B4">
				<Member name="cgmsb_data2" description="cgmsb_data[63:32] of the CGMSB data." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x14B4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA3" description="HDATE_CGMSB_DATA3 is an HD_DATE CGMSB data [95:64] configuration register." value="0x00000000" startoffset="0x14B8">
				<Member name="cgmsb_data3" description="cgmsb_data[95:64] of the CGMSB data." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x14B8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_CGMSB_DATA4" description="HDATE_CGMSB_DATA4 is an HD_DATE CGMSB data [127:96] configuration register." value="0x00000000" startoffset="0x14BC">
				<Member name="cgmsb_data4" description="cgmsb_data[127:96] of the CGMSB data." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x14BC"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_DACDET1" description="HDATE_DACDET1 is DAC automatic detection register 1." value="0x000D0303" startoffset="0x14C0">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="RW"/>
				<Member name="det_line" description="Line where the detected level is located." range="25:16" value="0x00D" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15:10" value="0x00" property="RW"/>
				<Member name="vdac_det_high" description="Detected level." range="9:0" value="0x303" property="RW"/>
				<Register offset="0x14C0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_DACDET2" description="HDATE_DACDET2 is DAC automatic detection register 2." value="0x00300118" startoffset="0x14C4">
				<Member name="vdac_det_en" description="DAC automatic detection enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:27" value="0x0" property="RW"/>
				<Member name="det_pixel_wid" description="Pixel width." range="26:16" value="0x030" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15:11" value="0x00" property="RW"/>
				<Member name="det_pixel_sta" description="Pixel start position in a line." range="10:0" value="0x118" property="RW"/>
				<Register offset="0x14C4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF14" description="HDATE_SRC_13_COEF14 is an HD_DATE oversampling coefficient register." value="0x00160000" startoffset="0x14C8">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap14_3" description="Tap 14 phase 3 coefficient, expressed as a complement." range="26:16" value="0x016" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap14_1" description="Tap 14 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14C8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF15" description="HDATE_SRC_13_COEF15 is an HD_DATE oversampling coefficient register." value="0x07F30000" startoffset="0x14CC">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap15_3" description="Tap 15 phase 3 coefficient, expressed as a complement." range="26:16" value="0x7F3" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap15_1" description="Tap 15 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14CC"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF16" description="HDATE_SRC_13_COEF16 is an HD_DATE oversampling coefficient register." value="0x00070000" startoffset="0x14D0">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap16_3" description="Tap 16 phase 3 coefficient, expressed as a complement." range="26:16" value="0x007" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap16_1" description="Tap 16 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14D0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF17" description="HDATE_SRC_13_COEF17 is an HD_DATE oversampling coefficient register." value="0x07FD0000" startoffset="0x14D4">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap17_3" description="Tap 17 phase 3 coefficient, expressed as a complement." range="26:16" value="0x7FD" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap17_1" description="Tap 17 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14D4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_13_COEF18" description="HDATE_SRC_13_COEF18 is an HD_DATE oversampling coefficient register." value="0x00010000" startoffset="0x14D8">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap18_3" description="Tap 18 phase 3 coefficient, expressed as a complement." range="26:16" value="0x001" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap18_1" description="Tap 18 phase 1 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14D8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF14" description="HDATE_SRC_24_COEF14 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x14DC">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap14_4" description="Tap 14 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap14_2" description="Tap 14 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14DC"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF15" description="HDATE_SRC_24_COEF15 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x14E0">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap15_4" description="Tap 15 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap15_2" description="Tap 15 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14E0"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF16" description="HDATE_SRC_24_COEF16 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x14E4">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap16_4" description="Tap 16 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap16_2" description="Tap 16 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14E4"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF17" description="HDATE_SRC_24_COEF17 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x14E8">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap17_4" description="Tap 17 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap17_2" description="Tap 17 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14E8"/>
			</RegisterGroup>
			<RegisterGroup name="HDATE_SRC_24_COEF18" description="HDATE_SRC_24_COEF18 is an HD_DATE oversampling coefficient register." value="0x00000000" startoffset="0x14EC">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="coef_tap18_4" description="Tap 18 phase 4 coefficient, expressed as a complement." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="coef_tap18_2" description="Tap 18 phase 2 coefficient, expressed as a complement." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x14EC"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF0" description="DATE_COEFF0 is a DATE standard parameter configuration register." value="0x528414FC" startoffset="0x1600">
				<Member name="clpf_sel" description="Bandwidth select of the chrominance low-pass filter.&lt;br&gt;00: 1.1 MHz (NTSC)&lt;br&gt;01: 1.3 MHz (PAL)&lt;br&gt;10: 1.6 MHz (test)&lt;br&gt;11: reserved" range="31:30" value="0x1" property="RW"/>
				<Member name="dis_ire" description="For the (M) NTSC and (M, N) PAL norms, the black level is 7.5 IRE higher than the blanking level; for other norms, the black level is equal to the blanking level.&lt;br&gt;This bit controls whether the black level is 7.5 IRE higher than the blanking level.&lt;br&gt;0: The black level is 7.5 IRE higher than the blanking level.&lt;br&gt;1: The black level is equal to the blanking level." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="28" value="0x1" property="RW"/>
				<Member name="pal_half_en" description="PAL half-line reduction enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="pbpr_lpf_en" description="Chrominance low-pass filtering enable in component mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" value="0x0" property="RW"/>
				<Member name="scanline" description="Number of scanned lines in each frame based on standards. For the (M) NTSC, NTSC-J, and (M) PAL standards, each frame contains 525 lines; for the (B, D, J, H, I) PAL, (N) PAL, and (Nc) PAL standards, each frame contains 625 lines.&lt;br&gt;0: 525 lines in a frame&lt;br&gt;1: 625 lines in a frame" range="25" value="0x1" property="RW"/>
				<Member name="rgb_en" description="Whether the component signal is RGB or YPbPr when intf_sel is set to 100.&lt;br&gt;0: YPbPr&lt;br&gt;1: RGB" range="24" value="0x0" property="RW"/>
				<Member name="vbi_lpf_en" description="VBI data low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x1" property="RW"/>
				<Member name="fm_sel" description="SECAM frequency modulation select.&lt;br&gt;0: sin used for SECAM frequency modulation&lt;br&gt;1: cos used for SECAM frequency modulation" range="22" value="0x0" property="RW"/>
				<Member name="style_sel" description="CVBS/S-Video output signal standard when this bit works with the scanline bit.&lt;br&gt;When the scanline bit is 0 (525 scanned lines in a frame), the definition of the style_sel bit is as follows: &lt;br&gt;0001: (M) NTSC&lt;br&gt;0010: NTSC-J&lt;br&gt;0100: (M) PAL&lt;br&gt;When the scanline bit is 1 (625 scanned lines in a frame), the definition of the style_sel bit is as follows: &lt;br&gt;0001: (B, D, G, H, I) PAL&lt;br&gt;0010: (N) PAL&lt;br&gt;0100: (Nc) PAL&lt;br&gt;1000: SECAM&lt;br&gt;Other values: reserved" range="21:18" value="0x1" property="RW"/>
				<Member name="sync_mode_sel" description="bit[17]: specifies whether there are sync signals in three channels during component output. This bit takes effect only when the sync_mode_scart bit is set to 0.&lt;br&gt;bit[17] is valid only when the intf_sel is set to 100 (component output enabled). The definition of bit[17] is as follows: &lt;br&gt;0: Only one channel contains sync signals during component output.&lt;br&gt;1: Three channels contain sync signals during component output.&lt;br&gt;When bit[17] is set to 0, the sync channel must be the Y channel for YPbPr output and G channel for RGB output.&lt;br&gt;bit[16]: specifies whether there are blanking radixes during RGB output. bit[16] is valid only when the intf_sel is set to 100 and the rgb_en bit is set to 1. The definition of bit[16] is as follows: &lt;br&gt;0: There is no blanking radix during RGB output.&lt;br&gt;1: There are blanking radixes during RGB output." range="17:16" value="0x0" property="RW"/>
				<Member name="sync_mode_scart" description="Overlay sync control of the components of three channels.&lt;br&gt;0: Component sync output is configured based on sync_mode_sel[1].&lt;br&gt;1: The components of the three channels are not overlaid and synchronized. In this case, sync_mode_sel bit[1] must be set to 0." range="15" value="0x0" property="RW"/>
				<Member name="length_sel" description="Active width of each video line (in pixel).&lt;br&gt;0: output according to the active line width in BT.601 mode&lt;br&gt;1: output according to the active line width in BT.470 mode&lt;br&gt;When this bit is set to 0, the active width of the line is 720 pixels. When this bit is set to 1, the active width of the line is 704 pixels for the 625-line standard or 712 pixels for the 525-line standard.&lt;br&gt;Currently, the BT.601 mode and BT.470 mode cannot be changed dynamically. You can change the mode only after reset. The BT.601 mode is recommended and this mode is the default value after power-on reset." range="14" value="0x0" property="RW"/>
				<Member name="agc_amp_sel" description="AGC pulse select.&lt;br&gt;0: The AGC pulse is generated based on the on-chip default value (recommended).&lt;br&gt;1: The AGC pulse is generated based on DATE_COEFF1[amp_outside]." range="13" value="0x0" property="RW"/>
				<Member name="luma_dl" description="Forward or backward offset of the chrominance signal relative to the luminance signal (in half a pixel width).&lt;br&gt;bit[12]: offset direction of the chrominance signal relative to the luminance signal.&lt;br&gt;0: backward offset&lt;br&gt;1: forward offset&lt;br&gt;bit[11:9]: absolute offset of the chrominance signal relative to the luminance signal. The value is in binary format and ranges from 0 to 7.&lt;br&gt;000: The chrominance signal is aligned with the luminance signal. No adjustment is required.&lt;br&gt;001–111: The chrominance signal exceeds or lags behind the luminance signal by one to seven units." range="12:9" value="0xA" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="8" value="0x0" property="RW"/>
				<Member name="oversam_en" description="Level-1 oversampling enable. Both the luminance oversampling and chrominance oversampling are controlled.&lt;br&gt;bit[7]: luminance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;bit[6]: luminance oversampling enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:6" value="0x3" property="RW"/>
				<Member name="lunt_en" description="Luminance notch enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="oversam2_en" description="Level-2 oversampling enable. Both the luminance channel and chrominance channel are controlled.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="chlp_en" description="Chrominance low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="sylp_en" description="Sync low-pass filtering enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="chgain_en" description="Chrominance gain enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="tt_seq" description="Sequence of transmitting the bits of the teletext data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="0" value="0x0" property="RW"/>
				<Register offset="0x1600"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF1" description="DATE_COEFF1 is a DATE amplitude configuration register." value="0x00000000" startoffset="0x1604">
				<Member name="c_gain" description="Adjustment of the chrominance sync gain amplitude." range="31:29" value="0x0" property="RW"/>
				<Member name="cvbs_limit_en" description="CVBS amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="wss_seq" description="Sequence of transmitting the bits of the WSS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="27" value="0x0" property="RW"/>
				<Member name="vps_seq" description="Sequence of transmitting the bits of the VPS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="26" value="0x0" property="RW"/>
				<Member name="cgms_seq" description="Sequence of transmitting the bits of the CGMS data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="25" value="0x0" property="RW"/>
				<Member name="cc_seq" description="Sequence of transmitting the bits of the closed caption data.&lt;br&gt;0: from upper bits to lower bits&lt;br&gt;1: from lower bits to upper bits" range="24" value="0x0" property="RW"/>
				<Member name="c_limit_en" description="Chrominance amplitude limit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="amp_outside" description="Pulse amplitude input of the external AGC." range="22:13" value="0x000" property="RW"/>
				<Member name="date_test_en" description="Test valid signal." range="12" value="0x0" property="RW"/>
				<Member name="date_test_mode" description="Test mode signal." range="11:10" value="0x0" property="RW"/>
				<Member name="dac_test" description="DAC test value input." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x1604"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF2" description="DATE_COEFF2 is DATE function register 2." value="0x00000000" startoffset="0x1608">
				<Member name="coef02" description="DATE function register 2." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1608"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF3" description="DATE_COEFF3 is DATE function register 3." value="0x00000000" startoffset="0x160C">
				<Member name="coef03" description="DATE function register 3." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x160C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF4" description="DATE_COEFF4 is DATE function register 4." value="0x00000000" startoffset="0x1610">
				<Member name="coef04" description="DATE function register 4." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1610"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF5" description="DATE_COEFF5 is DATE function register 5." value="0x00000000" startoffset="0x1614">
				<Member name="coef05" description="DATE function register 5." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1614"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF6" description="DATE_COEFF6 is DATE function register 6." value="0x80000000" startoffset="0x1618">
				<Member name="coef06" description="DATE function register 6." range="31:0" value="0x80000000" property="RW"/>
				<Register offset="0x1618"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF7" description="DATE_COEFF7 is a DATE teletext configuration register." value="0x00000000" startoffset="0x161C">
				<Member name="tt22_enf1" description="Teletext enable in line 22 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="tt21_enf1" description="Teletext enable in line 21 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="tt20_enf1" description="Teletext enable in line 20 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="tt19_enf1" description="Teletext enable in line 19 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="tt18_enf1" description="Teletext enable in line 18 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x0" property="RW"/>
				<Member name="tt17_enf1" description="Teletext enable in line 17 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" value="0x0" property="RW"/>
				<Member name="tt16_enf1" description="Teletext enable in line 16 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x0" property="RW"/>
				<Member name="tt15_enf1" description="Teletext enable in line 15 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RW"/>
				<Member name="tt14_enf1" description="Teletext enable in line 14 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="tt13_enf1" description="Teletext enable in line 13 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x0" property="RW"/>
				<Member name="tt12_enf1" description="Teletext enable in line 12 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RW"/>
				<Member name="tt11_enf1" description="Teletext enable in line 11 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="tt10_enf1" description="Teletext enable in line 10 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RW"/>
				<Member name="tt09_enf1" description="Teletext enable in line 9 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x0" property="RW"/>
				<Member name="tt08_enf1" description="Teletext enable in line 8 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="tt07_enf1" description="Teletext enable in line 7 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="tt22_enf2" description="Teletext enable in line 22 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="tt21_enf2" description="Teletext enable in line 21 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="tt20_enf2" description="Teletext enable in line 20 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="tt19_enf2" description="Teletext enable in line 19 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="tt18_enf2" description="Teletext enable in line 18 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="tt17_enf2" description="Teletext enable in line 17 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="tt16_enf2" description="Teletext enable in line 16 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="tt15_enf2" description="Teletext enable in line 15 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="tt14_enf2" description="Teletext enable in line 14 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="tt13_enf2" description="Teletext enable in line 13 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="tt12_enf2" description="Teletext enable in line 12 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="tt11_enf2" description="Teletext enable in line 11 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="tt10_enf2" description="Teletext enable in line 10 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="tt09_enf2" description="Teletext enable in line 9 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="tt08_enf2" description="Teletext enable in line 8 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="tt07_enf2" description="Teletext enable in line 7 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x161C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF8" description="DATE_COEFF8 is a DATE teletext configuration register." value="0x00000000" startoffset="0x1620">
				<Member name="tt_staddr" description="Start address for the teletext data." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1620"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF9" description="DATE_COEFF9 is a DATE teletext configuration register." value="0x00000000" startoffset="0x1624">
				<Member name="tt_edaddr" description="End address for the teletext data." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1624"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF10" description="DATE_COEFF10 is a DATE teletext configuration register.Currently, the teletext function is supported in both 625-line mode and 525-line mode. Thett_mode bit is set to 01 in 625-line mode and set to 10 in 525-line mode." value="0x00000000" startoffset="0x1628">
				<Member name="tt_ready" description="When software sets related parameters through the bus, this bit is set to 1 and the teletext module starts to work.&lt;br&gt;When the teletext module completes data transfer, this bit is set to 0. The bit status can be queried through software for the next configuration." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:13" value="0x00000" property="RW"/>
				<Member name="nabts_100ire" description="NABTS-NTSC data height.&lt;br&gt;0: 70 IRE&lt;br&gt;1: 100 IRE" range="12" value="0x0" property="RW"/>
				<Member name="full_page" description="Teletext data transmission mode.&lt;br&gt;0: normal mode. The teletext data is transferred in the blanking line.&lt;br&gt;1: full page mode. The teletext data can also be transferred in the active video area." range="11" value="0x0" property="RW"/>
				<Member name="tt_highest" description="Teletext priority control.&lt;br&gt;0: The teletext data has the highest priority.&lt;br&gt;1: The teletext data has the lowest priority." range="10" value="0x0" property="RW"/>
				<Member name="tt_mode" description="Teletext mode.&lt;br&gt;This field is set to 01 in 625-line mode, indicating WST-PAL.&lt;br&gt;This field is set to 10 in 525-line mode, indicating NABTS-NTSC." range="9:8" value="0x0" property="RW"/>
				<Member name="tt_pktoff" description="Offset address for the teletext packet." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x1628"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF11" description="DATE_COEFF11 is a DATE closed caption configuration register." value="0x00000000" startoffset="0x162C">
				<Member name="reserved" description="Reserved." range="31:22" value="0x000" property="RW"/>
				<Member name="cc_enf1" description="Closed caption odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RW"/>
				<Member name="cc_enf2" description="Closed caption even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="date_clf1" description="Configuration line of the closed caption odd field." range="19:10" value="0x000" property="RW"/>
				<Member name="date_clf2" description="Configuration line of the closed caption even field." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x162C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF12" description="DATE_COEFF12 is a DATE closed caption configuration register." value="0x00000000" startoffset="0x1630">
				<Member name="cc_f1data" description="Data of the closed caption odd field." range="31:16" value="0x0000" property="RW"/>
				<Member name="cc_f2data" description="Data of the closed caption even field." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x1630"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF13" description="DATE_COEFF13 is a DATE CGMS configuration register." value="0x00000000" startoffset="0x1634">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:22" value="0x000" property="RW"/>
				<Member name="cg_enf1" description="CGMS odd field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RW"/>
				<Member name="cg_enf2" description="CGMS even field enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="cg_f1data" description="Data of the CGMS odd field." range="19:0" value="0x00000" property="RW"/>
				<Register offset="0x1634"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF14" description="DATE_COEFF14 is a DATE CGMS configuration register." value="0x00000000" startoffset="0x1638">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:20" value="0x000" property="RW"/>
				<Member name="cg_f2data" description="Data of the CGMS even field." range="19:0" value="0x00000" property="RW"/>
				<Register offset="0x1638"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF15" description="DATE_COEFF15 is a DATE WSS configuration register.The WSS is available only in 625-line mode and is fixed at line 23." value="0x00000000" startoffset="0x163C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:15" value="0x00000" property="RW"/>
				<Member name="wss_en" description="WSS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="wss_data" description="WSS data." range="13:0" value="0x0000" property="RW"/>
				<Register offset="0x163C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF16" description="DATE_COEFF16 is a DATE VPS configuration register." value="0x00000000" startoffset="0x1640">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:25" value="0x00" property="RW"/>
				<Member name="vps_en" description="VPS enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 23 to bit 0. Bit 0 is the LSB." range="23:0" value="0x000000" property="RW"/>
				<Register offset="0x1640"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF17" description="DATE_COEFF17 is a DATE VPS configuration register." value="0x00000000" startoffset="0x1644">
				<Member name="vps_data" description="VPS data from bit 55 to bit 24. Bit 0 is the LSB." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1644"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF18" description="DATE_COEFF18 is a DATE VPS configuration register." value="0x00000000" startoffset="0x1648">
				<Member name="vps_data" description="VPS data from bit 87 to bit 56. Bit 0 is the LSB." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x1648"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF19" description="DATE_COEFF19 is a DATE VPS configuration register.The VPS is available only in 625-line mode and is fixed at line 16." value="0x00000000" startoffset="0x164C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:16" value="0x0000" property="RW"/>
				<Member name="vps_data" description="VPS data from bit 103 to bit 88. Bit 0 is the LSB." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x164C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF20" description="DATE_COEFF20 is a DATE teletext configuration register." value="0x00000000" startoffset="0x1650">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:3" value="0x00000000" property="RW"/>
				<Member name="tt06_enf1" description="Teletext enable in line 6 in the odd field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="tt06_enf2" description="Teletext enable in line 6 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="tt05_enf2" description="Teletext enable in line 5 in the even field.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x1650"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF21" description="DATE_COEFF21 is a DATE output matrix control register." value="0x00651432" startoffset="0x1654">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" value="0x000" property="RW"/>
				<Member name="dac5_in_sel" description="DAC5 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: S-Video Y&lt;br&gt;110: S-Video_C&lt;br&gt;111: 0" range="22:20" value="0x6" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" value="0x0" property="-"/>
				<Member name="dac4_in_sel" description="DAC4 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: S-Video Y&lt;br&gt;110: S-Video_C&lt;br&gt;111: 0" range="18:16" value="0x5" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" value="0x0" property="-"/>
				<Member name="dac3_in_sel" description="DAC3 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: S-Video Y&lt;br&gt;110: S-Video_C&lt;br&gt;111: 0" range="14:12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" value="0x0" property="-"/>
				<Member name="dac2_in_sel" description="DAC2 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: S-Video Y&lt;br&gt;110: S-Video_C&lt;br&gt;111: 0" range="10:8" value="0x4" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" value="0x0" property="-"/>
				<Member name="dac1_in_sel" description="DAC1 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100: R/Pr&lt;br&gt;101: S-Video Y&lt;br&gt;110: S-Video_C&lt;br&gt;111: 0" range="6:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" value="0x0" property="-"/>
				<Member name="dac0_in_sel" description="DAC0 output mode select.&lt;br&gt;000: 0&lt;br&gt;001: CVBS&lt;br&gt;010: G/Y&lt;br&gt;011: B/Pb&lt;br&gt;100 R/Pr&lt;br&gt;101: S-Video Y&lt;br&gt;110: S-Video_C&lt;br&gt;111: 0" range="2:0" value="0x2" property="RW"/>
				<Register offset="0x1654"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF22" description="DATE_COEFF22 is a DATE DTO initial phase configuration register." value="0x00000000" startoffset="0x1658">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:11" value="0x000000" property="RW"/>
				<Member name="video_phase_delta" description="DTO initial phase." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1658"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF23" description="DATE_COEFF23 is a DATE video output delay configuration register." value="0x00000000" startoffset="0x165C">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:23" value="0x000" property="RW"/>
				<Member name="dac5_out_dly" description="DAC5 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="22:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="19" value="0x0" property="-"/>
				<Member name="dac4_out_dly" description="DAC4 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15" value="0x0" property="-"/>
				<Member name="dac3_out_dly" description="DAC3 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="11" value="0x0" property="-"/>
				<Member name="dac2_out_dly" description="DAC2 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="7" value="0x0" property="-"/>
				<Member name="dac1_out_dly" description="DAC1 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="6:4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="3" value="0x0" property="-"/>
				<Member name="dac0_out_dly" description="DAC0 output delay cycle.&lt;br&gt;The value is in the unit of a 54 MHz clock cycle and the value n indicates n delay cycles." range="2:0" value="0x0" property="RW"/>
				<Register offset="0x165C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF24" description="DATE_COEFF24 is a DATE color burst start position register." value="0x00012C99" startoffset="0x1660">
				<Member name="burst_start" description="Color burst start position." range="31:0" value="0x00012C99" property="RW"/>
				<Register offset="0x1660"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF25" description="DATE_COEFF25 is a DATE SECAM pre-emphasis curve input coefficient register 1." value="0x15B509C5" startoffset="0x1664">
				<Member name="reserved" description="Reserved." range="31:29" value="0x0" property="-"/>
				<Member name="x_n_1_coef" description="SECAM pre-emphasis curve input coefficient 2." range="28:16" value="0x15B5" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:13" value="0x0" property="RW"/>
				<Member name="x_n_coef" description="SECAM pre-emphasis curve input coefficient 1." range="12:0" value="0x09C5" property="RW"/>
				<Register offset="0x1664"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF26" description="DATE_COEFF26 is a DATE SECAM pre-emphasis curve input coefficient register 2." value="0x00000945" startoffset="0x1668">
				<Member name="reserved" description="Reserved." range="31:13" value="0x00000" property="-"/>
				<Member name="x_n_1_coef" description="SECAM pre-emphasis curve input coefficient 3." range="12:0" value="0x0945" property="RW"/>
				<Register offset="0x1668"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF27" description="DATE_COEFF27 is a DATE SECAM pre-emphasis curve output coefficient register 3." value="0x078000D0" startoffset="0x166C">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="y_n_1_coef" description="SECAM pre-emphasis curve output coefficient 2." range="26:16" value="0x780" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="y_n_coef" description="SECAM pre-emphasis curve output coefficient 1." range="10:0" value="0x0D0" property="RW"/>
				<Register offset="0x166C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF28" description="DATE_COEFF28 is a DATE SECAM chrominance sync start coordinate register." value="0x06B00000" startoffset="0x1670">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="-"/>
				<Member name="pixel_begin2" description="SECAM chrominance start position 2." range="26:16" value="0x6B0" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="pixel_begin1" description="SECAM chrominance start position 1." range="10:0" value="0x000" property="RW"/>
				<Register offset="0x1670"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF29" description="DATE_COEFF29 is a DATE SECAM chrominance sync start coordinate register." value="0x000000A2" startoffset="0x1674">
				<Member name="reserved" description="Reserved." range="31:11" value="0x000000" property="-"/>
				<Member name="pixel_end" description="SECAM chrominance sync end coordinate." range="10:0" value="0x0A2" property="RW"/>
				<Register offset="0x1674"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF30" description="DATE_COEFF30 is a DATE video signal level width coefficient register of the SECAM peakvalue." value="0x0000003F" startoffset="0x1678">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="g_secam" description="Video signal level width coefficient of the SECAM peak value." range="6:0" value="0x3F" property="RW"/>
				<Register offset="0x1678"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRMASK" description="DATE_ISRMASK is a DATE interrupt mask register." value="0x00000000" startoffset="0x1680">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="RW"/>
				<Member name="tt_mask" description="Teletext interrupt mask.&lt;br&gt;0: enabled&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x1680"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISRSTATE" description="DATE_ISRSTATE is a DATE interrupt status register." value="0x00000000" startoffset="0x1684">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="RW"/>
				<Member name="tt_status" description="Teletext interrupt flag.&lt;br&gt;After the DATE reads all the teletext data, the bit is set to 1. Writing 1 to this bit clears this bit." range="0" value="0x0" property="W1C"/>
				<Register offset="0x1684"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_ISR" description="DATE_ISR is a DATE interrupt register." value="0x00000000" startoffset="0x1688">
				<Member name="reserved" description="Reserved. Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="RW"/>
				<Member name="tt_int" description="Teletext interrupt. It shows the interrupt status after tt_status is masked by tt_mask." range="0" value="0x0" property="RW"/>
				<Register offset="0x1688"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_VERSION" description="DATE_VERSION is a DATE version register." value="0x00000024" startoffset="0x1690">
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:0" value="0x00000024" property="RW"/>
				<Register offset="0x1690"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF37" description="DATE_COEFF37 is DATE upsampling filtering coefficient 1 register." value="0x19EF0CF9" startoffset="0x1694">
				<Member name="fir_y1_coeff3" description="Upsampling filtering coefficient 13." range="31:24" value="0x19" property="RW"/>
				<Member name="fir_y1_coeff2" description="Upsampling filtering coefficient 12." range="23:16" value="0xEF" property="RW"/>
				<Member name="fir_y1_coeff1" description="Upsampling filtering coefficient 11." range="15:8" value="0x0C" property="RW"/>
				<Member name="fir_y1_coeff0" description="Upsampling filtering coefficient 10." range="7:0" value="0xF9" property="RW"/>
				<Register offset="0x1694"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF38" description="DATE_COEFF38 is DATE upsampling filtering coefficient 2 register." value="0x003AFFDA" startoffset="0x1698">
				<Member name="fir_y2_coeff1" description="Upsampling filtering coefficient 21." range="31:16" value="0x003A" property="RW"/>
				<Member name="fir_y2_coeff0" description="Upsampling filtering coefficient 20." range="15:0" value="0xFFDA" property="RW"/>
				<Register offset="0x1698"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF39" description="DATE_COEFF39 is DATE upsampling filtering coefficient 3 register." value="0x0148FF97" startoffset="0x169C">
				<Member name="fir_y2_coeff3" description="Upsampling filtering coefficient 23." range="31:16" value="0x0148" property="RW"/>
				<Member name="fir_y2_coeff2" description="Upsampling filtering coefficient 22." range="15:0" value="0xFF97" property="RW"/>
				<Register offset="0x169C"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF40" description="DATE_COEFF40 is DATE upsampling filtering coefficient 4 register." value="0x19EF0CF9" startoffset="0x16A0">
				<Member name="fir_c1_coeff3" description="Chrominance upsampling filtering coefficient 13." range="31:24" value="0x19" property="RW"/>
				<Member name="fir_c1_coeff2" description="Chrominance upsampling filtering coefficient 12." range="23:16" value="0xEF" property="RW"/>
				<Member name="fir_c1_coeff1" description="Chrominance upsampling filtering coefficient 11." range="15:8" value="0x0C" property="RW"/>
				<Member name="fir_c1_coeff0" description="Chrominance upsampling filtering coefficient 10." range="7:0" value="0xF9" property="RW"/>
				<Register offset="0x16A0"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF41" description="DATE_COEFF41 is DATE upsampling filtering coefficient 5 register." value="0x003AFFDA" startoffset="0x16A4">
				<Member name="fir_c2_coeff1" description="Chrominance upsampling filtering coefficient 21." range="31:16" value="0x003A" property="RW"/>
				<Member name="fir_c2_coeff0" description="Chrominance upsampling filtering coefficient 20." range="15:0" value="0xFFDA" property="RW"/>
				<Register offset="0x16A4"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF42" description="DATE_COEFF42 is DATE upsampling filtering coefficient 6 register." value="0x0148FF97" startoffset="0x16A8">
				<Member name="fir_c2_coeff3" description="Chrominance upsampling filtering coefficient 23." range="31:16" value="0x0148" property="RW"/>
				<Member name="fir_c2_coeff2" description="Chrominance upsampling filtering coefficient 22." range="15:0" value="0xFF97" property="RW"/>
				<Register offset="0x16A8"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_DACDET1" description="DATE_DACDET1 is DATE DAC automatic detection register 1." value="0x000D0303" startoffset="0x16C0">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="RW"/>
				<Member name="det_line" description="Line where the detected level is located." range="25:16" value="0x00D" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15:10" value="0x00" property="RW"/>
				<Member name="vdac_det_high" description="Detected level." range="9:0" value="0x303" property="RW"/>
				<Register offset="0x16C0"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_DACDET2" description="DATE_DACDET2 is DATE DAC automatic detection register 2." value="0x00300118" startoffset="0x16C4">
				<Member name="vdac_det_en" description="DAC automatic detection enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="30:27" value="0x0" property="RW"/>
				<Member name="det_pixel_wid" description="Pixel width." range="26:16" value="0x030" property="RW"/>
				<Member name="reserved" description="Reserved.&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="15:11" value="0x00" property="RW"/>
				<Member name="det_pixel_sta" description="Pixel start position in a line." range="10:0" value="0x118" property="RW"/>
				<Register offset="0x16C4"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF50" description="DATE_COEFF50 is oversampling filtering coefficient 1 register." value="0x07FF07FF" startoffset="0x16C8">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ovs_coeff1" description="Chrominance oversampling filtering coefficient 11." range="26:16" value="0x7FF" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="ovs_coeff0" description="Chrominance oversampling filtering coefficient 10." range="10:0" value="0x7FF" property="RW"/>
				<Register offset="0x16C8"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF51" description="DATE_COEFF51 is DATE oversampling filtering coefficient 2 register." value="0x07FF0204" startoffset="0x16CC">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ovs_coeff1" description="Chrominance oversampling filtering coefficient 21." range="26:16" value="0x7FF" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="ovs_coeff0" description="Chrominance oversampling filtering coefficient 20." range="10:0" value="0x204" property="RW"/>
				<Register offset="0x16CC"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF52" description="DATE_COEFF52 is DATE oversampling filtering coefficient 3 register." value="0x000007FF" startoffset="0x16D0">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ovs_coeff1" description="Chrominance oversampling filtering coefficient 31." range="26:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="ovs_coeff0" description="Chrominance oversampling filtering coefficient 30." range="10:0" value="0x7FF" property="RW"/>
				<Register offset="0x16D0"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF53" description="DATE_COEFF53 is DATE oversampling filtering coefficient 4 register." value="0x07BF000C" startoffset="0x16D4">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ovs_coeff1" description="Chrominance oversampling filtering coefficient 41." range="26:16" value="0x7BF" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="ovs_coeff0" description="Chrominance oversampling filtering coefficient 40." range="10:0" value="0x00C" property="RW"/>
				<Register offset="0x16D4"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF54" description="DATE_COEFF54 is DATE oversampling filtering coefficient 5 register." value="0x01350135" startoffset="0x16D8">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ovs_coeff1" description="Chrominance oversampling filtering coefficient 51." range="26:16" value="0x135" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="ovs_coeff0" description="Chrominance oversampling filtering coefficient 50." range="10:0" value="0x135" property="RW"/>
				<Register offset="0x16D8"/>
			</RegisterGroup>
			<RegisterGroup name="DATE_COEFF55" description="DATE_COEFF55 is DATE oversampling filtering coefficient 6 register." value="0x000C07BF" startoffset="0x16DC">
				<Member name="reserved" description="Reserved." range="31:27" value="0x00" property="RW"/>
				<Member name="ovs_coeff1" description="Chrominance oversampling filtering coefficient 61." range="26:16" value="0x00C" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:11" value="0x00" property="RW"/>
				<Member name="ovs_coeff0" description="Chrominance oversampling filtering coefficient 60." range="10:0" value="0x7BF" property="RW"/>
				<Register offset="0x16DC"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHLCOEF" description="VHDHLCOEF is a VHD horizontal luminance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.The VHD horizontal luminance filtering coefficients have eight taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients, that is, 8-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit register addresses are required for storing the 8-tap coefficients of each phase." value="0x00000000" startoffset="0x2000" endoffset="0x210C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hlcoefn2" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hlcoefn1" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x2000"/>
				<Register offset="0x2004"/>
				<Register offset="0x2008"/>
				<Register offset="0x200c"/>
				<Register offset="0x2010"/>
				<Register offset="0x2014"/>
				<Register offset="0x2018"/>
				<Register offset="0x201c"/>
				<Register offset="0x2020"/>
				<Register offset="0x2024"/>
				<Register offset="0x2028"/>
				<Register offset="0x202c"/>
				<Register offset="0x2030"/>
				<Register offset="0x2034"/>
				<Register offset="0x2038"/>
				<Register offset="0x203c"/>
				<Register offset="0x2040"/>
				<Register offset="0x2044"/>
				<Register offset="0x2048"/>
				<Register offset="0x204c"/>
				<Register offset="0x2050"/>
				<Register offset="0x2054"/>
				<Register offset="0x2058"/>
				<Register offset="0x205c"/>
				<Register offset="0x2060"/>
				<Register offset="0x2064"/>
				<Register offset="0x2068"/>
				<Register offset="0x206c"/>
				<Register offset="0x2070"/>
				<Register offset="0x2074"/>
				<Register offset="0x2078"/>
				<Register offset="0x207c"/>
				<Register offset="0x2080"/>
				<Register offset="0x2084"/>
				<Register offset="0x2088"/>
				<Register offset="0x208c"/>
				<Register offset="0x2090"/>
				<Register offset="0x2094"/>
				<Register offset="0x2098"/>
				<Register offset="0x209c"/>
				<Register offset="0x20a0"/>
				<Register offset="0x20a4"/>
				<Register offset="0x20a8"/>
				<Register offset="0x20ac"/>
				<Register offset="0x20b0"/>
				<Register offset="0x20b4"/>
				<Register offset="0x20b8"/>
				<Register offset="0x20bc"/>
				<Register offset="0x20c0"/>
				<Register offset="0x20c4"/>
				<Register offset="0x20c8"/>
				<Register offset="0x20cc"/>
				<Register offset="0x20d0"/>
				<Register offset="0x20d4"/>
				<Register offset="0x20d8"/>
				<Register offset="0x20dc"/>
				<Register offset="0x20e0"/>
				<Register offset="0x20e4"/>
				<Register offset="0x20e8"/>
				<Register offset="0x20ec"/>
				<Register offset="0x20f0"/>
				<Register offset="0x20f4"/>
				<Register offset="0x20f8"/>
				<Register offset="0x20fc"/>
				<Register offset="0x2100"/>
				<Register offset="0x2104"/>
				<Register offset="0x2108"/>
				<Register offset="0x210c"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCCOEF" description="VHDHCCOEF is a VHD horizontal chrominance filtering coefficient register. For detailsabout the storage format, see the description of the VHDHLCOEF register. The VHDhorizontal chrominance filtering coefficients have four taps and 32 phases. As the coefficientsare symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit registeraddresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x2200" endoffset="0x2284">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hccoefn2" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hccoefn1" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x2200"/>
				<Register offset="0x2204"/>
				<Register offset="0x2208"/>
				<Register offset="0x220c"/>
				<Register offset="0x2210"/>
				<Register offset="0x2214"/>
				<Register offset="0x2218"/>
				<Register offset="0x221c"/>
				<Register offset="0x2220"/>
				<Register offset="0x2224"/>
				<Register offset="0x2228"/>
				<Register offset="0x222c"/>
				<Register offset="0x2230"/>
				<Register offset="0x2234"/>
				<Register offset="0x2238"/>
				<Register offset="0x223c"/>
				<Register offset="0x2240"/>
				<Register offset="0x2244"/>
				<Register offset="0x2248"/>
				<Register offset="0x224c"/>
				<Register offset="0x2250"/>
				<Register offset="0x2254"/>
				<Register offset="0x2258"/>
				<Register offset="0x225c"/>
				<Register offset="0x2260"/>
				<Register offset="0x2264"/>
				<Register offset="0x2268"/>
				<Register offset="0x226c"/>
				<Register offset="0x2270"/>
				<Register offset="0x2274"/>
				<Register offset="0x2278"/>
				<Register offset="0x227c"/>
				<Register offset="0x2280"/>
				<Register offset="0x2284"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVLCOEF" description="VHDVLCOEF is a VHD vertical luminance filtering coefficient register. For details about thestorage format, see the description of the VHDHLCOEF register. The VHD verticalluminance filtering coefficients have six taps and 32 phases. As the coefficients aresymmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16 arestored. Each register address has two 10-bit coefficients. Therefore, four 32-bit registeraddresses are required for storing the 6-tap coefficients of each phase." value="0x00000000" startoffset="0x2400" endoffset="0x250C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vlcoefn2" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field is a reserved field when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vlcoefn1" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field is a reserved field when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x2400"/>
				<Register offset="0x2404"/>
				<Register offset="0x2408"/>
				<Register offset="0x240c"/>
				<Register offset="0x2410"/>
				<Register offset="0x2414"/>
				<Register offset="0x2418"/>
				<Register offset="0x241c"/>
				<Register offset="0x2420"/>
				<Register offset="0x2424"/>
				<Register offset="0x2428"/>
				<Register offset="0x242c"/>
				<Register offset="0x2430"/>
				<Register offset="0x2434"/>
				<Register offset="0x2438"/>
				<Register offset="0x243c"/>
				<Register offset="0x2440"/>
				<Register offset="0x2444"/>
				<Register offset="0x2448"/>
				<Register offset="0x244c"/>
				<Register offset="0x2450"/>
				<Register offset="0x2454"/>
				<Register offset="0x2458"/>
				<Register offset="0x245c"/>
				<Register offset="0x2460"/>
				<Register offset="0x2464"/>
				<Register offset="0x2468"/>
				<Register offset="0x246c"/>
				<Register offset="0x2470"/>
				<Register offset="0x2474"/>
				<Register offset="0x2478"/>
				<Register offset="0x247c"/>
				<Register offset="0x2480"/>
				<Register offset="0x2484"/>
				<Register offset="0x2488"/>
				<Register offset="0x248c"/>
				<Register offset="0x2490"/>
				<Register offset="0x2494"/>
				<Register offset="0x2498"/>
				<Register offset="0x249c"/>
				<Register offset="0x24a0"/>
				<Register offset="0x24a4"/>
				<Register offset="0x24a8"/>
				<Register offset="0x24ac"/>
				<Register offset="0x24b0"/>
				<Register offset="0x24b4"/>
				<Register offset="0x24b8"/>
				<Register offset="0x24bc"/>
				<Register offset="0x24c0"/>
				<Register offset="0x24c4"/>
				<Register offset="0x24c8"/>
				<Register offset="0x24cc"/>
				<Register offset="0x24d0"/>
				<Register offset="0x24d4"/>
				<Register offset="0x24d8"/>
				<Register offset="0x24dc"/>
				<Register offset="0x24e0"/>
				<Register offset="0x24e4"/>
				<Register offset="0x24e8"/>
				<Register offset="0x24ec"/>
				<Register offset="0x24f0"/>
				<Register offset="0x24f4"/>
				<Register offset="0x24f8"/>
				<Register offset="0x24fc"/>
				<Register offset="0x2500"/>
				<Register offset="0x2504"/>
				<Register offset="0x2508"/>
				<Register offset="0x250c"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVCCOEF" description="VHDVCCOEF is a VHD vertical chrominance filtering coefficient register. For details aboutthe storage format, see the description of the VHDHLCOEF register. The VHD verticalchrominance filtering coefficients have four taps and 32 phases. As the coefficients aresymmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16 arestored. Each register address has two 10-bit coefficients. Therefore, two 32-bit registeraddresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x2600" endoffset="0x2684">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vccoefn2" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vccoefn1" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x2600"/>
				<Register offset="0x2604"/>
				<Register offset="0x2608"/>
				<Register offset="0x260c"/>
				<Register offset="0x2610"/>
				<Register offset="0x2614"/>
				<Register offset="0x2618"/>
				<Register offset="0x261c"/>
				<Register offset="0x2620"/>
				<Register offset="0x2624"/>
				<Register offset="0x2628"/>
				<Register offset="0x262c"/>
				<Register offset="0x2630"/>
				<Register offset="0x2634"/>
				<Register offset="0x2638"/>
				<Register offset="0x263c"/>
				<Register offset="0x2640"/>
				<Register offset="0x2644"/>
				<Register offset="0x2648"/>
				<Register offset="0x264c"/>
				<Register offset="0x2650"/>
				<Register offset="0x2654"/>
				<Register offset="0x2658"/>
				<Register offset="0x265c"/>
				<Register offset="0x2660"/>
				<Register offset="0x2664"/>
				<Register offset="0x2668"/>
				<Register offset="0x266c"/>
				<Register offset="0x2670"/>
				<Register offset="0x2674"/>
				<Register offset="0x2678"/>
				<Register offset="0x267c"/>
				<Register offset="0x2680"/>
				<Register offset="0x2684"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHLCOEF" description="VSDHLCOEF is a VSD horizontal luminance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.The VSD horizontal luminance filtering coefficients have eight taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 8-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit register addresses are required for storing the 8-tap coefficients of each phase." value="0x00000000" startoffset="0x3000" endoffset="0x310C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hlcoefn2" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hlcoefn1" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x3000"/>
				<Register offset="0x3004"/>
				<Register offset="0x3008"/>
				<Register offset="0x300c"/>
				<Register offset="0x3010"/>
				<Register offset="0x3014"/>
				<Register offset="0x3018"/>
				<Register offset="0x301c"/>
				<Register offset="0x3020"/>
				<Register offset="0x3024"/>
				<Register offset="0x3028"/>
				<Register offset="0x302c"/>
				<Register offset="0x3030"/>
				<Register offset="0x3034"/>
				<Register offset="0x3038"/>
				<Register offset="0x303c"/>
				<Register offset="0x3040"/>
				<Register offset="0x3044"/>
				<Register offset="0x3048"/>
				<Register offset="0x304c"/>
				<Register offset="0x3050"/>
				<Register offset="0x3054"/>
				<Register offset="0x3058"/>
				<Register offset="0x305c"/>
				<Register offset="0x3060"/>
				<Register offset="0x3064"/>
				<Register offset="0x3068"/>
				<Register offset="0x306c"/>
				<Register offset="0x3070"/>
				<Register offset="0x3074"/>
				<Register offset="0x3078"/>
				<Register offset="0x307c"/>
				<Register offset="0x3080"/>
				<Register offset="0x3084"/>
				<Register offset="0x3088"/>
				<Register offset="0x308c"/>
				<Register offset="0x3090"/>
				<Register offset="0x3094"/>
				<Register offset="0x3098"/>
				<Register offset="0x309c"/>
				<Register offset="0x30a0"/>
				<Register offset="0x30a4"/>
				<Register offset="0x30a8"/>
				<Register offset="0x30ac"/>
				<Register offset="0x30b0"/>
				<Register offset="0x30b4"/>
				<Register offset="0x30b8"/>
				<Register offset="0x30bc"/>
				<Register offset="0x30c0"/>
				<Register offset="0x30c4"/>
				<Register offset="0x30c8"/>
				<Register offset="0x30cc"/>
				<Register offset="0x30d0"/>
				<Register offset="0x30d4"/>
				<Register offset="0x30d8"/>
				<Register offset="0x30dc"/>
				<Register offset="0x30e0"/>
				<Register offset="0x30e4"/>
				<Register offset="0x30e8"/>
				<Register offset="0x30ec"/>
				<Register offset="0x30f0"/>
				<Register offset="0x30f4"/>
				<Register offset="0x30f8"/>
				<Register offset="0x30fc"/>
				<Register offset="0x3100"/>
				<Register offset="0x3104"/>
				<Register offset="0x3108"/>
				<Register offset="0x310c"/>
			</RegisterGroup>
			<RegisterGroup name="VSDHCCOEF" description="VSDHCCOEF is a VSD horizontal chrominance filtering coefficient register.For details about the storage format, see the description of the VSDHLCOEF register.The VSD horizontal chrominance filtering coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x3200" endoffset="0x3284">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hccoefn2" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hccoefn1" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x3200"/>
				<Register offset="0x3204"/>
				<Register offset="0x3208"/>
				<Register offset="0x320c"/>
				<Register offset="0x3210"/>
				<Register offset="0x3214"/>
				<Register offset="0x3218"/>
				<Register offset="0x321c"/>
				<Register offset="0x3220"/>
				<Register offset="0x3224"/>
				<Register offset="0x3228"/>
				<Register offset="0x322c"/>
				<Register offset="0x3230"/>
				<Register offset="0x3234"/>
				<Register offset="0x3238"/>
				<Register offset="0x323c"/>
				<Register offset="0x3240"/>
				<Register offset="0x3244"/>
				<Register offset="0x3248"/>
				<Register offset="0x324c"/>
				<Register offset="0x3250"/>
				<Register offset="0x3254"/>
				<Register offset="0x3258"/>
				<Register offset="0x325c"/>
				<Register offset="0x3260"/>
				<Register offset="0x3264"/>
				<Register offset="0x3268"/>
				<Register offset="0x326c"/>
				<Register offset="0x3270"/>
				<Register offset="0x3274"/>
				<Register offset="0x3278"/>
				<Register offset="0x327c"/>
				<Register offset="0x3280"/>
				<Register offset="0x3284"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVLCOEF" description="VSDVLCOEF is a VSD vertical luminance filtering coefficient register.For details about the storage format, see the description of the VSDHLCOEF register.The VSD vertical luminance filtering coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x3400" endoffset="0x3484">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vlcoefn2" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vlcoefn1" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x3400"/>
				<Register offset="0x3404"/>
				<Register offset="0x3408"/>
				<Register offset="0x340c"/>
				<Register offset="0x3410"/>
				<Register offset="0x3414"/>
				<Register offset="0x3418"/>
				<Register offset="0x341c"/>
				<Register offset="0x3420"/>
				<Register offset="0x3424"/>
				<Register offset="0x3428"/>
				<Register offset="0x342c"/>
				<Register offset="0x3430"/>
				<Register offset="0x3434"/>
				<Register offset="0x3438"/>
				<Register offset="0x343c"/>
				<Register offset="0x3440"/>
				<Register offset="0x3444"/>
				<Register offset="0x3448"/>
				<Register offset="0x344c"/>
				<Register offset="0x3450"/>
				<Register offset="0x3454"/>
				<Register offset="0x3458"/>
				<Register offset="0x345c"/>
				<Register offset="0x3460"/>
				<Register offset="0x3464"/>
				<Register offset="0x3468"/>
				<Register offset="0x346c"/>
				<Register offset="0x3470"/>
				<Register offset="0x3474"/>
				<Register offset="0x3478"/>
				<Register offset="0x347c"/>
				<Register offset="0x3480"/>
				<Register offset="0x3484"/>
			</RegisterGroup>
			<RegisterGroup name="VSDVCCOEF" description="VSDVCCOEF is a VSD vertical chrominance filtering coefficient register.For details about the storage format, see the description of the VSDHLCOEF register.The VSD vertical chrominance filtering coefficients have four taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, two 32-bit register addresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x3600" endoffset="0x3684">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vccoefn2" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vccoefn1" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x3600"/>
				<Register offset="0x3604"/>
				<Register offset="0x3608"/>
				<Register offset="0x360c"/>
				<Register offset="0x3610"/>
				<Register offset="0x3614"/>
				<Register offset="0x3618"/>
				<Register offset="0x361c"/>
				<Register offset="0x3620"/>
				<Register offset="0x3624"/>
				<Register offset="0x3628"/>
				<Register offset="0x362c"/>
				<Register offset="0x3630"/>
				<Register offset="0x3634"/>
				<Register offset="0x3638"/>
				<Register offset="0x363c"/>
				<Register offset="0x3640"/>
				<Register offset="0x3644"/>
				<Register offset="0x3648"/>
				<Register offset="0x364c"/>
				<Register offset="0x3650"/>
				<Register offset="0x3654"/>
				<Register offset="0x3658"/>
				<Register offset="0x365c"/>
				<Register offset="0x3660"/>
				<Register offset="0x3664"/>
				<Register offset="0x3668"/>
				<Register offset="0x366c"/>
				<Register offset="0x3670"/>
				<Register offset="0x3674"/>
				<Register offset="0x3678"/>
				<Register offset="0x367c"/>
				<Register offset="0x3680"/>
				<Register offset="0x3684"/>
			</RegisterGroup>
			<RegisterGroup name="G0HLCOEF" description="G0HLCOEF is a G0 horizontal luminance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 horizontal filtering coefficients have eight taps and eight phases. Each register address hastwo 10-bit coefficients. Therefore, thirty-two 32-bit register addresses are required for storingthe 8-tap coefficients of each phase." value="0x00000000" startoffset="0x4000" endoffset="0x407C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hlcoefn2" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hlcoefn1" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4000"/>
				<Register offset="0x4004"/>
				<Register offset="0x4008"/>
				<Register offset="0x400c"/>
				<Register offset="0x4010"/>
				<Register offset="0x4014"/>
				<Register offset="0x4018"/>
				<Register offset="0x401c"/>
				<Register offset="0x4020"/>
				<Register offset="0x4024"/>
				<Register offset="0x4028"/>
				<Register offset="0x402c"/>
				<Register offset="0x4030"/>
				<Register offset="0x4034"/>
				<Register offset="0x4038"/>
				<Register offset="0x403c"/>
				<Register offset="0x4040"/>
				<Register offset="0x4044"/>
				<Register offset="0x4048"/>
				<Register offset="0x404c"/>
				<Register offset="0x4050"/>
				<Register offset="0x4054"/>
				<Register offset="0x4058"/>
				<Register offset="0x405c"/>
				<Register offset="0x4060"/>
				<Register offset="0x4064"/>
				<Register offset="0x4068"/>
				<Register offset="0x406c"/>
				<Register offset="0x4070"/>
				<Register offset="0x4074"/>
				<Register offset="0x4078"/>
				<Register offset="0x407c"/>
			</RegisterGroup>
			<RegisterGroup name="G0HCCOEF" description="G0HCCOEF is a G0 horizontal chrominance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 horizontal filtering coefficients have eight taps and eight phases. Each register address hastwo 10-bit coefficients. Therefore, thirty-two 32-bit register addresses are required for storingthe 8-tap coefficients of each phase." value="0x00000000" startoffset="0x4100" endoffset="0x417C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hccoefn2" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hccoefn1" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4100"/>
				<Register offset="0x4104"/>
				<Register offset="0x4108"/>
				<Register offset="0x410c"/>
				<Register offset="0x4110"/>
				<Register offset="0x4114"/>
				<Register offset="0x4118"/>
				<Register offset="0x411c"/>
				<Register offset="0x4120"/>
				<Register offset="0x4124"/>
				<Register offset="0x4128"/>
				<Register offset="0x412c"/>
				<Register offset="0x4130"/>
				<Register offset="0x4134"/>
				<Register offset="0x4138"/>
				<Register offset="0x413c"/>
				<Register offset="0x4140"/>
				<Register offset="0x4144"/>
				<Register offset="0x4148"/>
				<Register offset="0x414c"/>
				<Register offset="0x4150"/>
				<Register offset="0x4154"/>
				<Register offset="0x4158"/>
				<Register offset="0x415c"/>
				<Register offset="0x4160"/>
				<Register offset="0x4164"/>
				<Register offset="0x4168"/>
				<Register offset="0x416c"/>
				<Register offset="0x4170"/>
				<Register offset="0x4174"/>
				<Register offset="0x4178"/>
				<Register offset="0x417c"/>
			</RegisterGroup>
			<RegisterGroup name="G0VLCOEF" description="G0VLCOEF is a G0 vertical luminance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 vertical filtering coefficients have four taps and 16 phases. Each register address containstwo 10-bit coefficients. Therefore, thirty-two 32 bits addresses are required." value="0x00000000" startoffset="0x4200" endoffset="0x427C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vlcoefn2" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vlcoefn1" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4200"/>
				<Register offset="0x4204"/>
				<Register offset="0x4208"/>
				<Register offset="0x420c"/>
				<Register offset="0x4210"/>
				<Register offset="0x4214"/>
				<Register offset="0x4218"/>
				<Register offset="0x421c"/>
				<Register offset="0x4220"/>
				<Register offset="0x4224"/>
				<Register offset="0x4228"/>
				<Register offset="0x422c"/>
				<Register offset="0x4230"/>
				<Register offset="0x4234"/>
				<Register offset="0x4238"/>
				<Register offset="0x423c"/>
				<Register offset="0x4240"/>
				<Register offset="0x4244"/>
				<Register offset="0x4248"/>
				<Register offset="0x424c"/>
				<Register offset="0x4250"/>
				<Register offset="0x4254"/>
				<Register offset="0x4258"/>
				<Register offset="0x425c"/>
				<Register offset="0x4260"/>
				<Register offset="0x4264"/>
				<Register offset="0x4268"/>
				<Register offset="0x426c"/>
				<Register offset="0x4270"/>
				<Register offset="0x4274"/>
				<Register offset="0x4278"/>
				<Register offset="0x427c"/>
			</RegisterGroup>
			<RegisterGroup name="G0VCCOEF" description="G0VCCOEF is a G0 vertical chrominance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 vertical filtering coefficients have four taps and 16 phases. Each register address containstwo 10-bit coefficients. Therefore, thirty-two 32 bits addresses are required." value="0x00000000" startoffset="0x4300" endoffset="0x437C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vccoefn2" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vccoefn1" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4300"/>
				<Register offset="0x4304"/>
				<Register offset="0x4308"/>
				<Register offset="0x430c"/>
				<Register offset="0x4310"/>
				<Register offset="0x4314"/>
				<Register offset="0x4318"/>
				<Register offset="0x431c"/>
				<Register offset="0x4320"/>
				<Register offset="0x4324"/>
				<Register offset="0x4328"/>
				<Register offset="0x432c"/>
				<Register offset="0x4330"/>
				<Register offset="0x4334"/>
				<Register offset="0x4338"/>
				<Register offset="0x433c"/>
				<Register offset="0x4340"/>
				<Register offset="0x4344"/>
				<Register offset="0x4348"/>
				<Register offset="0x434c"/>
				<Register offset="0x4350"/>
				<Register offset="0x4354"/>
				<Register offset="0x4358"/>
				<Register offset="0x435c"/>
				<Register offset="0x4360"/>
				<Register offset="0x4364"/>
				<Register offset="0x4368"/>
				<Register offset="0x436c"/>
				<Register offset="0x4370"/>
				<Register offset="0x4374"/>
				<Register offset="0x4378"/>
				<Register offset="0x437c"/>
			</RegisterGroup>
			<RegisterGroup name="G1HLCOEF" description="G1HLCOEF is a G1 horizontal luminance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G1 horizontal filtering coefficients have eight taps and eight phases. Each register address hastwo 10-bit coefficients. Therefore, thirty-two 32-bit register addresses are required for storingthe 8-tap coefficients of each phase." value="0x00000000" startoffset="0x4400" endoffset="0x447C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hlcoefn2" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hlcoefn1" description="Horizontal luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4400"/>
				<Register offset="0x4404"/>
				<Register offset="0x4408"/>
				<Register offset="0x440c"/>
				<Register offset="0x4410"/>
				<Register offset="0x4414"/>
				<Register offset="0x4418"/>
				<Register offset="0x441c"/>
				<Register offset="0x4420"/>
				<Register offset="0x4424"/>
				<Register offset="0x4428"/>
				<Register offset="0x442c"/>
				<Register offset="0x4430"/>
				<Register offset="0x4434"/>
				<Register offset="0x4438"/>
				<Register offset="0x443c"/>
				<Register offset="0x4440"/>
				<Register offset="0x4444"/>
				<Register offset="0x4448"/>
				<Register offset="0x444c"/>
				<Register offset="0x4450"/>
				<Register offset="0x4454"/>
				<Register offset="0x4458"/>
				<Register offset="0x445c"/>
				<Register offset="0x4460"/>
				<Register offset="0x4464"/>
				<Register offset="0x4468"/>
				<Register offset="0x446c"/>
				<Register offset="0x4470"/>
				<Register offset="0x4474"/>
				<Register offset="0x4478"/>
				<Register offset="0x447c"/>
			</RegisterGroup>
			<RegisterGroup name="G1HCCOEF" description="G1HCCOEF is a G1 horizontal chrominance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G1 horizontal filtering coefficients have eight taps and eight phases. Each register address hastwo 10-bit coefficients. Therefore, thirty-two 32-bit register addresses are required for storingthe 8-tap coefficients of each phase." value="0x00000000" startoffset="0x4500" endoffset="0x457C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hccoefn2" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hccoefn1" description="Horizontal chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4500"/>
				<Register offset="0x4504"/>
				<Register offset="0x4508"/>
				<Register offset="0x450c"/>
				<Register offset="0x4510"/>
				<Register offset="0x4514"/>
				<Register offset="0x4518"/>
				<Register offset="0x451c"/>
				<Register offset="0x4520"/>
				<Register offset="0x4524"/>
				<Register offset="0x4528"/>
				<Register offset="0x452c"/>
				<Register offset="0x4530"/>
				<Register offset="0x4534"/>
				<Register offset="0x4538"/>
				<Register offset="0x453c"/>
				<Register offset="0x4540"/>
				<Register offset="0x4544"/>
				<Register offset="0x4548"/>
				<Register offset="0x454c"/>
				<Register offset="0x4550"/>
				<Register offset="0x4554"/>
				<Register offset="0x4558"/>
				<Register offset="0x455c"/>
				<Register offset="0x4560"/>
				<Register offset="0x4564"/>
				<Register offset="0x4568"/>
				<Register offset="0x456c"/>
				<Register offset="0x4570"/>
				<Register offset="0x4574"/>
				<Register offset="0x4578"/>
				<Register offset="0x457c"/>
			</RegisterGroup>
			<RegisterGroup name="G1VLCOEF" description="G1VLCOEF is a G1 vertical luminance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G1 vertical filtering coefficients have four taps and 16 phases. Each register address containstwo 10-bit coefficients. Therefore, thirty-two 32 bits addresses are required." value="0x00000000" startoffset="0x4600" endoffset="0x467C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vlcoefn2" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vlcoefn1" description="Vertical luminance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4600"/>
				<Register offset="0x4604"/>
				<Register offset="0x4608"/>
				<Register offset="0x460c"/>
				<Register offset="0x4610"/>
				<Register offset="0x4614"/>
				<Register offset="0x4618"/>
				<Register offset="0x461c"/>
				<Register offset="0x4620"/>
				<Register offset="0x4624"/>
				<Register offset="0x4628"/>
				<Register offset="0x462c"/>
				<Register offset="0x4630"/>
				<Register offset="0x4634"/>
				<Register offset="0x4638"/>
				<Register offset="0x463c"/>
				<Register offset="0x4640"/>
				<Register offset="0x4644"/>
				<Register offset="0x4648"/>
				<Register offset="0x464c"/>
				<Register offset="0x4650"/>
				<Register offset="0x4654"/>
				<Register offset="0x4658"/>
				<Register offset="0x465c"/>
				<Register offset="0x4660"/>
				<Register offset="0x4664"/>
				<Register offset="0x4668"/>
				<Register offset="0x466c"/>
				<Register offset="0x4670"/>
				<Register offset="0x4674"/>
				<Register offset="0x4678"/>
				<Register offset="0x467c"/>
			</RegisterGroup>
			<RegisterGroup name="G1VCCOEF" description="G1VCCOEF is a G1 vertical chrominance filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G1 vertical filtering coefficients have four taps and 16 phases. Each register address containstwo 10-bit coefficients. Therefore, thirty-two 32 bits addresses are required." value="0x00000000" startoffset="0x4700" endoffset="0x477C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vccoefn2" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4." range="25:16" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vccoefn1" description="Vertical chrominance filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4." range="9:0" value="0x000" property="RO"/>
				<Register offset="0x4700"/>
				<Register offset="0x4704"/>
				<Register offset="0x4708"/>
				<Register offset="0x470c"/>
				<Register offset="0x4710"/>
				<Register offset="0x4714"/>
				<Register offset="0x4718"/>
				<Register offset="0x471c"/>
				<Register offset="0x4720"/>
				<Register offset="0x4724"/>
				<Register offset="0x4728"/>
				<Register offset="0x472c"/>
				<Register offset="0x4730"/>
				<Register offset="0x4734"/>
				<Register offset="0x4738"/>
				<Register offset="0x473c"/>
				<Register offset="0x4740"/>
				<Register offset="0x4744"/>
				<Register offset="0x4748"/>
				<Register offset="0x474c"/>
				<Register offset="0x4750"/>
				<Register offset="0x4754"/>
				<Register offset="0x4758"/>
				<Register offset="0x475c"/>
				<Register offset="0x4760"/>
				<Register offset="0x4764"/>
				<Register offset="0x4768"/>
				<Register offset="0x476c"/>
				<Register offset="0x4770"/>
				<Register offset="0x4774"/>
				<Register offset="0x4778"/>
				<Register offset="0x477c"/>
			</RegisterGroup>
			<RegisterGroup name="DHDGAMMAN" description="DHDGAMMAN is a DHD gamma LUT coefficient register. As the coefficients are stored inthe on-chip memory, the default value is not defined." value="0x00000000" startoffset="0x5000" endoffset="0x5080">
				<Member name="reserved" description="Reserved." range="31:30" value="0x0" property="RW"/>
				<Member name="gamma_datarn" description="Segment n (n = 0–32) of the R component in the gamma LUT." range="29:20" value="0x000" property="RW"/>
				<Member name="gamma_datagn" description="Segment n (n = 0–32) of the G component in the gamma LUT." range="19:10" value="0x000" property="RW"/>
				<Member name="gamma_databn" description="Segment n (n = 0–32) of the B component in the gamma LUT." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x5000"/>
				<Register offset="0x5004"/>
				<Register offset="0x5008"/>
				<Register offset="0x500c"/>
				<Register offset="0x5010"/>
				<Register offset="0x5014"/>
				<Register offset="0x5018"/>
				<Register offset="0x501c"/>
				<Register offset="0x5020"/>
				<Register offset="0x5024"/>
				<Register offset="0x5028"/>
				<Register offset="0x502c"/>
				<Register offset="0x5030"/>
				<Register offset="0x5034"/>
				<Register offset="0x5038"/>
				<Register offset="0x503c"/>
				<Register offset="0x5040"/>
				<Register offset="0x5044"/>
				<Register offset="0x5048"/>
				<Register offset="0x504c"/>
				<Register offset="0x5050"/>
				<Register offset="0x5054"/>
				<Register offset="0x5058"/>
				<Register offset="0x505c"/>
				<Register offset="0x5060"/>
				<Register offset="0x5064"/>
				<Register offset="0x5068"/>
				<Register offset="0x506c"/>
				<Register offset="0x5070"/>
				<Register offset="0x5074"/>
				<Register offset="0x5078"/>
				<Register offset="0x507c"/>
				<Register offset="0x5080"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHLTICOEF" description="VHDHLTICOEF is a VHD horizontal LTI filtering coefficient register. Each filteringcoefficient consists of one signed bit and nine fractional bits. The MSB is the signed bit andthe lower nine bits are the absolute values of the fractional bits. As the coefficients are storedin the on-chip memory, the default value is not defined.The VHD horizontal luminance LTI coefficients have 2 taps and 32 phases. As thecoefficients are symmetrical, there are 17 groups of coefficients. That is, 8-tap coefficients ofphases 0–16 are stored. Each register address has two 10-bit coefficients. Therefore, four 32-bit register addresses are required for storing the 8-tap coefficients of each phase." value="0x00000000" startoffset="0x6000" endoffset="0x6110">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hlcoefn2" description="Horizontal luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hlcoefn1" description="Horizontal luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6000"/>
				<Register offset="0x6004"/>
				<Register offset="0x6008"/>
				<Register offset="0x600c"/>
				<Register offset="0x6010"/>
				<Register offset="0x6014"/>
				<Register offset="0x6018"/>
				<Register offset="0x601c"/>
				<Register offset="0x6020"/>
				<Register offset="0x6024"/>
				<Register offset="0x6028"/>
				<Register offset="0x602c"/>
				<Register offset="0x6030"/>
				<Register offset="0x6034"/>
				<Register offset="0x6038"/>
				<Register offset="0x603c"/>
				<Register offset="0x6040"/>
				<Register offset="0x6044"/>
				<Register offset="0x6048"/>
				<Register offset="0x604c"/>
				<Register offset="0x6050"/>
				<Register offset="0x6054"/>
				<Register offset="0x6058"/>
				<Register offset="0x605c"/>
				<Register offset="0x6060"/>
				<Register offset="0x6064"/>
				<Register offset="0x6068"/>
				<Register offset="0x606c"/>
				<Register offset="0x6070"/>
				<Register offset="0x6074"/>
				<Register offset="0x6078"/>
				<Register offset="0x607c"/>
				<Register offset="0x6080"/>
				<Register offset="0x6084"/>
				<Register offset="0x6088"/>
				<Register offset="0x608c"/>
				<Register offset="0x6090"/>
				<Register offset="0x6094"/>
				<Register offset="0x6098"/>
				<Register offset="0x609c"/>
				<Register offset="0x60a0"/>
				<Register offset="0x60a4"/>
				<Register offset="0x60a8"/>
				<Register offset="0x60ac"/>
				<Register offset="0x60b0"/>
				<Register offset="0x60b4"/>
				<Register offset="0x60b8"/>
				<Register offset="0x60bc"/>
				<Register offset="0x60c0"/>
				<Register offset="0x60c4"/>
				<Register offset="0x60c8"/>
				<Register offset="0x60cc"/>
				<Register offset="0x60d0"/>
				<Register offset="0x60d4"/>
				<Register offset="0x60d8"/>
				<Register offset="0x60dc"/>
				<Register offset="0x60e0"/>
				<Register offset="0x60e4"/>
				<Register offset="0x60e8"/>
				<Register offset="0x60ec"/>
				<Register offset="0x60f0"/>
				<Register offset="0x60f4"/>
				<Register offset="0x60f8"/>
				<Register offset="0x60fc"/>
				<Register offset="0x6100"/>
				<Register offset="0x6104"/>
				<Register offset="0x6108"/>
				<Register offset="0x610c"/>
				<Register offset="0x6110"/>
			</RegisterGroup>
			<RegisterGroup name="VHDHCTICOEF" description="VHDHCTICOEF is a VHD horizontal CTI filtering coefficient register.For details about the storage format, see the description of the VHDHLTICOEF register.The VHD horizontal CTI coefficients have 2 taps and 32 phases. As the coefficients aresymmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16 arestored. Each register address has two 10-bit coefficients. Therefore, two 32-bit registeraddresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x6120" endoffset="0x61A8">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hccoefn2" description="Horizontal chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hccoefn1" description="Horizontal chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6120"/>
				<Register offset="0x6124"/>
				<Register offset="0x6128"/>
				<Register offset="0x612c"/>
				<Register offset="0x6130"/>
				<Register offset="0x6134"/>
				<Register offset="0x6138"/>
				<Register offset="0x613c"/>
				<Register offset="0x6140"/>
				<Register offset="0x6144"/>
				<Register offset="0x6148"/>
				<Register offset="0x614c"/>
				<Register offset="0x6150"/>
				<Register offset="0x6154"/>
				<Register offset="0x6158"/>
				<Register offset="0x615c"/>
				<Register offset="0x6160"/>
				<Register offset="0x6164"/>
				<Register offset="0x6168"/>
				<Register offset="0x616c"/>
				<Register offset="0x6170"/>
				<Register offset="0x6174"/>
				<Register offset="0x6178"/>
				<Register offset="0x617c"/>
				<Register offset="0x6180"/>
				<Register offset="0x6184"/>
				<Register offset="0x6188"/>
				<Register offset="0x618c"/>
				<Register offset="0x6190"/>
				<Register offset="0x6194"/>
				<Register offset="0x6198"/>
				<Register offset="0x619c"/>
				<Register offset="0x61a0"/>
				<Register offset="0x61a4"/>
				<Register offset="0x61a8"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVLTICOEF" description="VHDVLTICOEF is a VHD vertical LTI filtering coefficient register.For details about the storage format, see the description of the VHDHLCOEF register.The VHD vertical LTI filtering coefficients have 2 taps and 32 phases. As the coefficients aresymmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16 arestored. Each register address has two 10-bit coefficients. Therefore, two 32-bit registeraddresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x6200" endoffset="0x6240">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vlcoefn2" description="Vertical luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vlcoefn1" description="Vertical luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6200"/>
				<Register offset="0x6204"/>
				<Register offset="0x6208"/>
				<Register offset="0x620c"/>
				<Register offset="0x6210"/>
				<Register offset="0x6214"/>
				<Register offset="0x6218"/>
				<Register offset="0x621c"/>
				<Register offset="0x6220"/>
				<Register offset="0x6224"/>
				<Register offset="0x6228"/>
				<Register offset="0x622c"/>
				<Register offset="0x6230"/>
				<Register offset="0x6234"/>
				<Register offset="0x6238"/>
				<Register offset="0x623c"/>
				<Register offset="0x6240"/>
			</RegisterGroup>
			<RegisterGroup name="VHDVCTICOEF" description="VHDVCTICOEF is a VHD vertical CTI filtering coefficient register.For details about the storage format, see the description of the VHDHLTICOEF register.The VHD vertical CTI filtering coefficients have 2 taps and 32 phases. As the coefficients aresymmetrical, there are 17 groups of coefficients. That is, 4-tap coefficients of phases 0–16 arestored. Each register address has two 10-bit coefficients. Therefore, two 32-bit registeraddresses are required for storing the 4-tap coefficients of each phase." value="0x00000000" startoffset="0x6300" endoffset="0x6340">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vccoefn2" description="Vertical chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vccoefn1" description="Vertical chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6300"/>
				<Register offset="0x6304"/>
				<Register offset="0x6308"/>
				<Register offset="0x630c"/>
				<Register offset="0x6310"/>
				<Register offset="0x6314"/>
				<Register offset="0x6318"/>
				<Register offset="0x631c"/>
				<Register offset="0x6320"/>
				<Register offset="0x6324"/>
				<Register offset="0x6328"/>
				<Register offset="0x632c"/>
				<Register offset="0x6330"/>
				<Register offset="0x6334"/>
				<Register offset="0x6338"/>
				<Register offset="0x633c"/>
				<Register offset="0x6340"/>
			</RegisterGroup>
			<RegisterGroup name="G0HLTICOEF" description="G0HLTICOEF is a G0 horizontal LTI filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 horizontal LTI filtering coefficients have two taps and eight phases. Each register addresshas two 10-bit coefficients. Therefore, thirty-two 32-bit register addresses are required forstoring the 8-tap coefficients of each phase." value="0x00000000" startoffset="0x6400" endoffset="0x642C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hlcoefn2" description="Horizontal luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 6-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 8-tap coefficients when bit[3:0] of the register address are 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hlcoefn1" description="Horizontal luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4.&lt;br&gt;This field indicates the 5-tap coefficients when bit[3:0] of the register address are 0x8.&lt;br&gt;This field indicates the 7-tap coefficients when bit[3:0] of the register address are 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6400"/>
				<Register offset="0x6404"/>
				<Register offset="0x6408"/>
				<Register offset="0x640c"/>
				<Register offset="0x6410"/>
				<Register offset="0x6414"/>
				<Register offset="0x6418"/>
				<Register offset="0x641c"/>
				<Register offset="0x6420"/>
				<Register offset="0x6424"/>
				<Register offset="0x6428"/>
				<Register offset="0x642c"/>
			</RegisterGroup>
			<RegisterGroup name="G0HCTICOEF" description="G0HCTICOEF is a G0 horizontal CTI filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 horizontal CTI filtering coefficients have two taps and eight phases. Each register addresshas two 10-bit coefficients. Therefore, thirty-two 32-bit register addresses are required forstoring the 8-tap coefficients of each phase." value="0x00000000" startoffset="0x6500" endoffset="0x652C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="hccoefn2" description="Horizontal chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="hccoefn1" description="Horizontal chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6500"/>
				<Register offset="0x6504"/>
				<Register offset="0x6508"/>
				<Register offset="0x650c"/>
				<Register offset="0x6510"/>
				<Register offset="0x6514"/>
				<Register offset="0x6518"/>
				<Register offset="0x651c"/>
				<Register offset="0x6520"/>
				<Register offset="0x6524"/>
				<Register offset="0x6528"/>
				<Register offset="0x652c"/>
			</RegisterGroup>
			<RegisterGroup name="G0VLTICOEF" description="G0VLTICOEF is a G0 vertical LTI filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 vertical LTI filtering coefficients have two taps and 16 phases. Each register addresscontains two 10-bit coefficients. Therefore, thirty-two 32 bits addresses are required." value="0x00000000" startoffset="0x6600" endoffset="0x663C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vlcoefn2" description="Vertical luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vlcoefn1" description="Vertical luminance LTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6600"/>
				<Register offset="0x6604"/>
				<Register offset="0x6608"/>
				<Register offset="0x660c"/>
				<Register offset="0x6610"/>
				<Register offset="0x6614"/>
				<Register offset="0x6618"/>
				<Register offset="0x661c"/>
				<Register offset="0x6620"/>
				<Register offset="0x6624"/>
				<Register offset="0x6628"/>
				<Register offset="0x662c"/>
				<Register offset="0x6630"/>
				<Register offset="0x6634"/>
				<Register offset="0x6638"/>
				<Register offset="0x663c"/>
			</RegisterGroup>
			<RegisterGroup name="G0VCTICOEF" description="G0VCTICOEF is a G0 vertical CTI filtering coefficient register.Each filtering coefficient consists of one signed bit and nine fractional bits. The MSB is thesigned bit and the lower nine bits are the absolute values of the fractional bits. As thecoefficients are stored in the on-chip memory, the default value is not defined.G0 vertical CTI filtering coefficients have two taps and eight phases. Each register addresscontains two 10-bit coefficients. Therefore, thirty-two 32 bits addresses are required." value="0x00000000" startoffset="0x6700" endoffset="0x673C">
				<Member name="reserved" description="Reserved." range="31:26" value="0x00" property="-"/>
				<Member name="vccoefn2" description="Vertical chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 2-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 4-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="25:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" value="0x00" property="-"/>
				<Member name="vccoefn1" description="Vertical chrominance CTI filtering coefficient.&lt;br&gt;This field indicates the 1-tap coefficients when bit[3:0] of the register address are 0x0 or 0x8.&lt;br&gt;This field indicates the 3-tap coefficients when bit[3:0] of the register address are 0x4 or 0xC." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x6700"/>
				<Register offset="0x6704"/>
				<Register offset="0x6708"/>
				<Register offset="0x670c"/>
				<Register offset="0x6710"/>
				<Register offset="0x6714"/>
				<Register offset="0x6718"/>
				<Register offset="0x671c"/>
				<Register offset="0x6720"/>
				<Register offset="0x6724"/>
				<Register offset="0x6728"/>
				<Register offset="0x672c"/>
				<Register offset="0x6730"/>
				<Register offset="0x6734"/>
				<Register offset="0x6738"/>
				<Register offset="0x673c"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F7000"/>
			<Module baseAddress="0x101F7000"/>
			<Module baseAddress="0x101F9000"/>
			<RegisterGroup name="I2C_CTRL" description="I2C_CTRL is an I2C control register. It is used to enable the I2C and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:9" value="0x000000" property="-"/>
				<Member name="i2c_en" description="I2C enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="int_start_mask" description="Master start condition TX completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition TX completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="int_tx_mask" description="Master TX interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="int_rx_mask" description="Master RX interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer completion interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="I2C_COM is an I2C command register. It is used to configure the commands for I2Coperations.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, the corresponding interrupts must be cleared.I2C_COM bit[3:0] are automatically cleared after operations are complete.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:5" value="0x0000000" property="-"/>
				<Member name="op_ack" description="Whether the master that works as a receiver sends an ACK.&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" value="0x0" property="RW"/>
				<Member name="op_start" description="Start condition operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="3" value="0x0" property="RW"/>
				<Member name="op_rd" description="Read operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="2" value="0x0" property="RW"/>
				<Member name="op_we" description="Write operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="1" value="0x0" property="RW"/>
				<Member name="op_stop" description="Stop condition operation.&lt;br&gt;0: complete&lt;br&gt;1: valid" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="I2C_ICR is an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C automatically clears I2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:7" value="0x0000000" property="-"/>
				<Member name="clr_int_start" description="Master start condition TX completion interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition TX completion interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WC"/>
				<Member name="clr_int_tx" description="Master TX interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WC"/>
				<Member name="clr_int_rx" description="Master RX interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer completion interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="I2C_SR is an I2C status register. It is used to read the operating status of the I2C.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates an I2C bus arbitration failure. When I2C_SR bit[1] is valid, thecurrent operation fails. Before clearing I2C_SR bit[1], clear other interrupt flags and clearI2C_COM or write a new command to I2C_COM.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="bus_busy" description="Bus busy flag.&lt;br&gt;0: idle&lt;br&gt;1: busy" range="7" value="0x0" property="RO"/>
				<Member name="int_start" description="Master start condition TX completion interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="int_stop" description="Master stop condition TX completion interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="int_tx" description="Master TX interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="int_rx" description="Master RX interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="int_done" description="Bus transfer completion interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="I2C_SCL_H is an I2C SCL high-level cycle count register. It is used to configure the numberof SCL high-level cycles when the I2C is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="scl_h" description="Twice as many as the number of SCL high-level cycles." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="I2C_SCL_L is an I2C SCL low-level cycle count register. It is used to configure the number ofSCL low-level cycles when the I2C is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:16" value="0x0000" property="-"/>
				<Member name="scl_l" description="Twice as many as the number of SCL low-level cycles." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="I2C_TXR is an I2C TX data register. It is used to configure TX data when the I2C is working.&lt;B&gt;CAUTION&lt;/B&gt;After data transmission is complete, the I2C does not modify the content of I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_txr" description="Data transmitted from the master." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="I2C_RXR is an I2C RX data register. It is used to enable the master device to receive datafrom a slave device.&lt;B&gt;CAUTION&lt;/B&gt;I2C_RXR data is valid when I2C_SR bit[3] is 1. I2C_RXR data is retained until the next readoperation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_rxr" description="Data received by the master." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E6000"/>
			<Module baseAddress="0x101E7000"/>
			<Module baseAddress="0x101E8000"/>
			<Module baseAddress="0x101E9000"/>
			<Module baseAddress="0x101EA000"/>
			<Module baseAddress="0x101E4000"/>
			<RegisterGroup name="GPIO_DATA" description="GPIO_DATA is a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of GPIO_DIR is configured as output, the values written toGPIO_DATA are sent to the corresponding pin (note that the pin multiplexing configurationmust be correct). If the bit is configured as input, the value of the corresponding input pin isread.&lt;B&gt;CAUTION&lt;/B&gt;If the corresponding bit of GPIO_DIR is configured as input, the pin value is returned after avalid read; if the corresponding bit is configured as output, the written value is returned after avalid read.GPIO_DATA masks the read and write operations on the register by using PADDR[9:2]. Theregister corresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA[7:0].When the corresponding bit is high, it can be read or written. Otherwise, no operations aresupported.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), the operations on GPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), only the operation on GPIO_DATA[7] isvalid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="GPIO input data when the GPIO is configured as input or GPIO output data when the GPIO is configured as output. Each bit can be controlled separately. The register is used together with GPIO_DIR." range="7:0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="GPIO_DIR is a GPIO direction control register. It is used to configure the direction of eachGPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be controlled separately.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="GPIO_IS is a GPIO interrupt trigger register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger control. Bit[7:0] correspond to GPIO_DATA[7:0]. Each bit can be controlled separately.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="GPIO_IBE is a GPIO interrupt edge control register. It is used to configure the edge triggermode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be controlled separately.&lt;br&gt;0: single-edge-sensitive mode. GPIO_IEV controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="GPIO_IEV is a GPIO interrupt trigger event register. It is used to configure the interrupttrigger event of each GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event. Bit[7:0] correspond to GPIO_DATA[7:0]. Each bit can be controlled separately.&lt;br&gt;0: falling-edge-sensitive mode or low-level-sensitive mode&lt;br&gt;1: rising-edge-sensitive mode or high-level-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="GPIO_IE is a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask. Bit[7:0] correspond to GPIO_DATA[7:0]. Each bit can be controlled separately.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="GPIO_RIS is a GPIO raw interrupt status register. It is used to query the raw interrupt statusof each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status. Bit[7:0] correspond to GPIO_DATA[7:0], indicating the unmasked interrupt status. The status cannot be masked and controlled by GPIO_IE.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="GPIO_MIS is a GPIO masked interrupt status register. It is used to query the masked interruptstatus of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status. Bit[7:0] correspond to GPIO_DATA[7:0], indicating the masked interrupt status. The status can be masked and controlled by GPIO_IE.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7:0" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="GPIO_IC is a GPIO interrupt clear register. It is used to clear the interrupts generated byGPIO pins and clear GPIO_RIS and GPIO_MIS." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear. Bit[7:0] correspond to GPIO_DATA[7:0]. Each bit can be controlled separately.&lt;br&gt;0: no cleared&lt;br&gt;1: cleared" range="7:0" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="GPIO_RESERVED is a GPIO reservation register. It must be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This register must be set to 0x00." range="7:0" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E1000"/>
			<RegisterGroup name="IR_EN" description="IR_EN is an IR RX enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, set IR_EN[ir_en] to 1 by using software. WhenIR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_en" description="IR module enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="IR_CFG is an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring this register, set IR_BUSY[ir_busy] to 0 and set Register DescriptionThe reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz.The mapping between the frequency and the clock frequency divider ir_freq is as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;If the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the IR reference clock frequency is not an integer ranging from 1 MHz to 128 MHz, theclock frequency divider is selected based on the rounded reference clock frequency. Forexample, if the reference clock frequency is 12.1 MHz, the clock frequency divider is 0x0B; ifthe reference clock frequency is 12.8 MHz, the clock frequency divider is 0x0C.The relationship between the frequency offset and count deviation is as follows:If the base frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. Ifthe count deviation of the counter is Dcnt, and the judge level width is s (in μs), the countdeviation Dcnt is 0.1 x s x ratio.Therefore, when the clock has frequency offset, the valid range of the parameter value needsto be changed. If the frequency increases, the corresponding margin range is changed to [min+ Dcnt, max + Dcnt]. Where, min and max indicate the margins without frequency offset. Ifthe frequency decreases, the offset range is changed to [min – Dcnt, max – Dcnt].Use the margin of the start bit in the lead code as an example. If the base frequency is 100MHz and the frequency increases by 0.1 MHz, the ratio is 0.001 (0.1/100). If s is 9000 μs,Dcnt is 1 (0.1 x 9000 x 0.001). In this case, the margin range of ir_leads must be changed to[0x033D, 0x3CD].&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0.&lt;br&gt;Maximum level width (in 10μs) of a symbol when IR_CFG[ir_mode] is 1. This width indicates the end of a symbol stream." range="31:16" property="RW"/>
				<Member name="ir_format" description="Data code format when IR_CFG[ir_mode] is 0.&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the mapping between code types and code formats, see Table 9-7 to Table 9-9.&lt;br&gt;Symbol format when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15]: reserved&lt;br&gt;The definitions of bit[14] are as follows:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" property="RW"/>
				<Member name="ir_bits" description="Number of data bits in a frame when IR_CFG[ir_mode] is 0.&lt;br&gt;0x00–0x2F: 1 to 48 data bits in a frame&lt;br&gt;0x30–0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Symbol receive interrupt threshold when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[13:8]: 0x0–0x3F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO; 0x1F indicates that an interrupt is reported when there are at least 64 symbols in the FIFO." range="13:8" property="RW"/>
				<Member name="ir_mode" description="IR operating mode.&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" property="RW"/>
				<Member name="ir_freq" description="Frequency divider of the working clock.&lt;br&gt;0x00–0x7F: Correspond to the working clock divider 1 to 128 respectively." range="6:0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="IR_LEADS is a lead code start bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;Before configuring this register, set IR_BUSY[ir_busy] to 0 and set IR_EN[ir_en] to 1.Otherwise, the original value of the register is retained after configuration. The reserved bitsin the register cannot be configured.The margin must be considered based on the typical value of a specific code type foraccurately judging the start bit of the lead code. For details about the typical values forspecific code types, see the values of LEAD_S in Table 9-7 to Table 9-9.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. For example, if the typical value ofLEAD_S for D6121 is 900, the value of cnt_leads_min is 0x33C (900 x 92% = 828 =0x33C) and the value of cnt_leads_max is 0x3CC (900 x 108% = 972 = 0x3CC).&lt;/li&gt;&lt;li&gt;For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofLEAD_S for SONY-D7C5 is 240, the value of cnt_leads_min is 0xC0 (240 x 80% = 192= 0xC0) and the value of cnt_leads_max is 0x120 (240 x 120% = 288 = 0x120).The basic configuration principles are: cnt_leads_max is greater than or equal tocnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.cnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved." range="31:26" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="25:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="9:0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="IR_LEADE is a lead code end bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, set IR_BUSY[ir_busy] to 0 and set IR_EN[ir_en] to 1.&lt;/li&gt;&lt;li&gt;Otherwise, the original value of the register is retained after configuration. The reservedbits in the register cannot be configured.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat code, the margins of cnt_sleade and cnt_leade cannotoverlap. Otherwise, when the actual count value is within the overlap range, the simplifiedlead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of a specific code type foraccurately judging the end bit of the lead code. The margin is about 8% of the type value. Fordetails about the typical values for specific code types, see the values of LEAD_E in Table 9-7&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 400 (10 μs precision),the recommended margin is 8% of the typical value. For example, if the typical value ofLEAD_E for D6121 is 450, the value of cnt_leade_min is 0x19E (450 x 92% = 414 =0x19E) and the value of cnt_leade_max is 0x1E6 (450 x 108% = 486 = 0x1E6).&lt;/li&gt;&lt;li&gt;For a pulse width whose typical value is less than 400 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofLEAD_E for SONY-D7C5 is 60, the value of cnt_leade_min is 0x030 (60 x 80% = 48 =0x030) and the value of cnt_leade_max is 0x048 (60 x 120% = 72 = 0x048).The basic configuration principle is: cnt_leade_max is greater than or equal to cnt_leade_min.The basic configuration principle is: cnt_leade_max is greater than or equal to cnt_leade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="IR_SLEADE is a simplified lead code end bit margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, set IR_BUSY[ir_busy] to 0 and set IR_EN[ir_en] to 1.&lt;/li&gt;&lt;li&gt;Otherwise, the original value of the register is retained after configuration. The reservedbits in the register cannot be configured.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat code, the margins of cnt_sleade and cnt_leade cannotoverlap. Otherwise, when the actual count value is within the overlap range, the simplifiedlead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register must be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of a specific code type foraccurately judging the end bit of the simplified lead code. For details about the typical valuesfor specific code types, see the values of SLEAD_E in Table 9-7 to Table 9-9.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 225 (10 μs precision),the recommended margin is 8% of the typical value. For example, if the typical value ofSLEAD_E for D6121 is 225, the value of cnt_sleade_min is 0xCF (225 x 92% = 207=0xCF) and the value of cnt_sleade_max is 0xF3 (225 x 108% = 243 = 0xF3).?For a pulse width whose typical value is less than 225 (10 μs precision), therecommended margin is 20% of the typical value. For example, if the typical value ofSLEAD_E of a code type is 60, the value of cnt_sleade_min is 0x30 (60 x 80% = 48 =0x30) and the value of cnt_sleade_max is 0x48 (60 x 120% = 72 = 0x48).&lt;/li&gt;&lt;li&gt;0x30) and the value of cnt_sleade_max is 0x48 (60 x 120% = 72 = 0x48).The basic configuration principle is: cnt_sleade_max is greater than or equal tocnt_sleade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simplified lead code.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the start bit of the simplified lead code.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B0" description="IR_B0 is a data 0 level judge margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, set IR_BUSY[ir_busy] to 0 and set IR_EN[ir_en] to 1.&lt;/li&gt;&lt;li&gt;Otherwise, the original value of the register is retained after configuration. The reservedbits in the register cannot be configured.&lt;/li&gt;&lt;li&gt;For the preceding four code types, the margins for judging the levels of bit 0 and bit 1cannot overlap. Otherwise, when the actual count value is within the overlap range, bit 1cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of a specific code type foraccurately judging bit 0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC withsimple repeat code, and TC9012 code, see the values of B0_H in Table 9-7 to Table 9-9.For example, if the typical value of B0_H for D6121 is 56 (10 μs precision), the value ofcnt0_b_min is 0x2D (56 x 80% = 45 = 0x2D) and the value of cnt0_b_max is 0x43 (56 x120% = 67 = 0x43).&lt;/li&gt;&lt;li&gt;For details about the typical value of the SONY code, see the values of B0_L in Table 9-7precision), the value of cnt0_b_min is 0x30 (60 x 80% = 48 = 0x30) and the value ofcnt0_b_max is 0x48 (60 x 120% = 72 = 0x48).&lt;/li&gt;&lt;li&gt;cnt0_b_max is 0x48 (60 x 120% = 72 = 0x48).The basic configuration principle is: cnt0_b_max is greater than or equal to cnt0_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x002D0043" startoffset="0x014">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for judging bit 0.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for judging bit 0.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="IR_B1 is a data 1 judge level margin configuration register (valid only when&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, set IR_BUSY bit[0] to 0 and set IR_EN bit[0] to 1.&lt;/li&gt;&lt;li&gt;Otherwise, the original value of this register is retained. The reserved bits in the registercannot be configured.&lt;/li&gt;&lt;li&gt;For the preceding four code types, the margins for judging the levels of bit 0 and bit 1cannot overlap. Otherwise, when the actual count value is within the overlap range, bit 1cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of a specific code type foraccurately judging bit 1. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC withsimple repeat code, and TC9012 code, see the values of B1_H in Table 9-7 to Table 9-9.For example, if the typical value of B1_H for D6121 is 169 (10 μs precision), the valueof cnt1_b_min is 0x87 (169 x 80% = 135 = 0x87) and the value of cnt1_b_max is 0xCB(169 x 120% = 203 = 0xCB).&lt;/li&gt;&lt;li&gt;For details about the typical value of the SONY code, see the values of B1_L in Table 9-7precision), the value of cnt1_b_min is 0x60 (120 x 80% = 96 = 0x60) and the value ofcnt1_b_max is 0x90 (120 x 120% = 144 = 0x90).&lt;/li&gt;&lt;li&gt;cnt1_b_max is 0x90 (120 x 120% = 144 = 0x90).The basic configuration principle is: cnt1_b_max is greater than or equal to cnt1_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="31:25" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the level for judging bit 1.&lt;br&gt;0x000–0x007: reserved" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the level for judging bit 1.&lt;br&gt;0x000–0x007: reserved" range="8:0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="IR_BUSY is a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_busy" description="Busy status flag.&lt;br&gt;0: idle. In this case, software can configure data.&lt;br&gt;1: busy. In this state, software cannot configure data." range="0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="IR_DATAH is an upper 16-bit IR receive decoded data register (IR_CFG[ir_mode] = 0) orsymbol FIFO symbol count register (IR_CFG[ir_mode] = 1).When IR_CFG[ir_mode] is set to 0, IR_DATAH stores the upper 16 bits of the decoded datareceived by the IR module, whereas IR_DATAL stores the lower 32 bits of the decoded datareceived. The data bits depend on the valid data bits in a frame of a specific code type. Fordetails, see the valid data bits in Table 9-7 to Table 9-9.Data is stored in IR_DATAL first and then IR_DATAH from MSB to LSB. After IR_DATALis full, the remaining data is stored in IR_DATAH. The unused upper bits are reserved. Data isread from IR_DATAH and then IR_DATAL.When IR_CFG[ir_mode] is set to 1, the hardware receives all data bits without checking thedefinition of each data bit. The software is responsible for processing data bits." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved." range="31:16" property="-"/>
				<Member name="ir_datah" description="Upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Number of symbols in the symbol FIFO when IR_CFG[ir_mode] is 1.&lt;br&gt;bit[15:7]: reserved&lt;br&gt;bit[6:0]: the number of symbols in the symbol FIFO" range="15:0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="IR_DATAL is a lower 32-bit IR receive decoded data register (IR_CFG[ir_mode] = 0) or IRreceived symbol width register (IR_CFG[ir_mode] = 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0.&lt;br&gt;Width of the symbol received by the IR module when IR_CFG[ir_mode] is 1.&lt;br&gt;The definitions of bit[31:16] are as follows:&lt;br&gt;Indicates the high-level width (in 10 μs) of the symbol received by the IR module when the level of the symbol is from low to high.&lt;br&gt;Indicates the low-level width (in 10 μs) of the symbol received by the IR module when the level of the symbol is from high to low.&lt;br&gt;The definitions of bit[15:0] are as follows:&lt;br&gt;Indicates the low-level width (in 10 μs) of the symbol received by the IR module when the level of the symbol is from low to high.&lt;br&gt;Indicates the high-level width (in 10 μs) of the symbol received by the IR module when the level of the symbol is from high to low." range="31:0" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="IR_INT_MASK is an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, set IR_EN[ir_en] to 1. Otherwise, the original value of theregister is retained after configuration.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wakeup function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode]is 1, IR_INT_MASK bit[18:16] are valid.The definitions of the interrupts related to the register are as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;RX data overflow interrupt&lt;/li&gt;If the CPU does not fetch the current frame and the next frame is already received, thenext frame overwrites the current frame and a raw RX data overflow error interrupt isreported.&lt;li&gt;RX data frame format error interrupt&lt;/li&gt;If the received data frame is not complete or the data pulse width does not meet themargin requirements, a raw RX frame format error interrupt is reported.&lt;li&gt;RX data frame interrupt&lt;/li&gt;After a complete frame data is received, a raw RX data frame interrupt is reported.&lt;li&gt;Key release detection interrupt&lt;/li&gt;For the NEC with simple repeat code and TC9012 code, if the start synchronous code isnot detected again within 160 ms after the previously detected start synchronous code, ornot detected again within 160 ms after the previously detected start synchronous code, ora valid data frame rather than a simplified lead code is detected, a raw key releasedetection interrupt is reported. Both the NEC with full repeat code and the SONY codedo not support the key release detection interrupt.&lt;li&gt;RX symbol overflow interrupt&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in time and thesubsequent symbol is already received, a raw RX symbol overflow error interrupt isreported.&lt;li&gt;RX symbol interrupt&lt;/li&gt;If a complete symbol is received and the number of symbols in the symbol FIFO isgreater than the threshold configured by IR_CFG[ir_bits], a raw RX symbol interrupt isreported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no new symbol interrupt is received during the period configured byinterrupt is reported.The hardware does not identify the interrupt priority. An interrupt is generated if one or moremasked interrupt sources are valid.&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="intm_overrun" description="Symbol overflow interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" property="RW"/>
				<Member name="intm_symb_rcv" description="RX n symbols interrupt mask when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" property="RW"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" property="RW"/>
				<Member name="intm_overflow" description="RX data overflow interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" property="RW"/>
				<Member name="intm_framerr" description="RX data frame format error interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" property="RW"/>
				<Member name="intm_rcv" description="RX data frame interrupt mask when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="IR_INT_STATUS is an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16]are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24]are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="31:27" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overflow interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked RX symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" property="RO"/>
				<Member name="reserved" description="Reserved." range="23:20" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" property="RO"/>
				<Member name="intms_overflow" description="Masked RX data overflow error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" property="RO"/>
				<Member name="intms_framerr" description="Masked RX data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" property="RO"/>
				<Member name="intms_rcv" description="Masked RX data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" property="RO"/>
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overflow interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw RX symbol interrupt status when IR_CFG[ir_mode] is 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="intrs_overflow" description="Raw RX data overflow error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="intrs_framerr" description="Raw RX data frame format error interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="intrs_rcv" description="Raw RX data frame interrupt status when IR_CFG[ir_mode] is 0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="IR_INT_CLR is an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved." range="31:19" property="-"/>
				<Member name="intc_overrun" description="Symbol overflow interrupt clear when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="18" property="WC"/>
				<Member name="intc_time_out" description="Symbol timeout interrupt clear when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="17" property="WC"/>
				<Member name="intc_symb_rcv" description="RX symbol interrupt clear when IR_CFG[ir_mode] is 1.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="16" property="WC"/>
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="intc_release" description="Key release interrupt clear when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="WC"/>
				<Member name="intc_overflow" description="RX data overflow error interrupt clear when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WC"/>
				<Member name="intc_framerr" description="RX data frame format error interrupt clear when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WC"/>
				<Member name="intc_rcv" description="RX data frame interrupt clear when IR_CFG[ir_mode] is 0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;If an RX data frame interrupt is generated and the software writes 1 to the bit without reading data from IR_DATAL, the interrupt cannot be cleared." range="0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="IR_START is an IR start configuration register.After other registers are configured, the IR module can be started after a value is written toIR_START." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="31:1" property="-"/>
				<Member name="ir_start" description="IR start configuration." range="0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101E3000"/>
			<RegisterGroup name="LEDCONTROL" description="LEDControl is a 10-bit read/write register. It is used to control LED display, blinking enable,keyboard scanning enable, and keyboard interrupts.&lt;B&gt;CAUTION&lt;/B&gt;LEDControl [led_dis_en] must be set to 0 (for disabling the LED display) before you setLEDControl[led_en] to 0 (for disabling the LED module) when the LED module connects tothe CT1642 chip. Otherwise, some LED display may not be disabled.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved." range="31:10" property="-"/>
				<Member name="led_en" description="LED module enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="led_dis_en" description="LED display enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="flash_en4" description="Blinking enable for the fourth LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="flash_en3" description="Blinking enable for the third LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="flash_en2" description="Blinking enable for the second LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="flash_en1" description="Blinking enable for the first LED.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="key_en" description="Keyboard enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="reserved" description="Reserved." range="2" property="-"/>
				<Member name="int_press_mask" description="Key press interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCONFIG" description="LEDConfig is a 6-bit read/write register. It is used to configure the LED module configurationtype, the level of the CS signal when the LED is on, LED type, keyboard scanning mode, andthe level of the keyboard scanning CS signal." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="ledc_type" description="LED module configuration type. The LED module supports only the CT1642 chip. Therefore, this bit must be set to 1.&lt;br&gt;0: 74HC164&lt;br&gt;1: CT1642" range="5" property="RW"/>
				<Member name="key8x1_cs" description="Level of the CS signal for 8 x 1 matrix keyboard scanning.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="4" property="RW"/>
				<Member name="led_num" description="Number of LED CSs. The CT1642 supports only four LED CSs.&lt;br&gt;0: four LED CSs&lt;br&gt;1: five LED CSs" range="3" property="RW"/>
				<Member name="key_scan_mode" description="Keyboard scanning mode. The CT1642 supports only the 8 x 1 scanning mode.&lt;br&gt;0: 4 x 2&lt;br&gt;1: 8 x 1" range="2" property="RW"/>
				<Member name="led_ty_cs" description="LED type selection.&lt;br&gt;0: co-cathode LED&lt;br&gt;1: co-anode LED" range="1" property="RW"/>
				<Member name="led_cs" description="Level of LED_CSx when the LED is on. Select the level by referring to the hardware board.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYINT" description="LEDKeyInt is a 2-bit read/write register. It is used to store the keyboard sampling interruptstatus." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved." range="31:2" property="-"/>
				<Member name="int_press" description="Key press interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key press interrupt is generated, writing 1 to this bit clears this interrupt." range="1" property="RW"/>
				<Member name="int_release" description="Key release interrupt flag.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears this interrupt." range="0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYDATA" description="LEDKeyData is an 8-bit read-only register. It is used to store the LED keyboard samplingstatus.In 8 x 1 scanning mode:&lt;ul&gt;&lt;li&gt;For key 0, LedKey0 and CT1642 data signal 0 are valid.&lt;/li&gt;&lt;li&gt;For key 1, LedKey0 and CT1642 data signal 1 are valid.&lt;/li&gt;&lt;li&gt;For key 2, LedKey0 and CT1642 data signal 2 are valid.&lt;/li&gt;&lt;li&gt;For key 3, LedKey0 and CT1642 data signal 3 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 4 are valid.&lt;/li&gt;&lt;li&gt;For key 5, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 6, LedKey0 and CT1642 data signal 6 are valid.&lt;/li&gt;&lt;li&gt;For key 7, LedKey0 and CT1642 data signal 7 are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="status_key7" description="Status of key 7.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="7" property="RO"/>
				<Member name="status_key6" description="Status of key 6.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="6" property="RO"/>
				<Member name="status_key5" description="Status of key 5.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="5" property="RO"/>
				<Member name="status_key4" description="Status of key 4.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="4" property="RO"/>
				<Member name="status_key3" description="Status of key 3.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="3" property="RO"/>
				<Member name="status_key2" description="Status of key 2.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="2" property="RO"/>
				<Member name="status_key1" description="Status of key 1.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="1" property="RO"/>
				<Member name="status_key0" description="Status of key 0.&lt;br&gt;0: released&lt;br&gt;1: pressed" range="0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCLKTIM" description="LEDClkTim is a 4-bit read/write register. It is used to define the frequency of the LED serialsync clock LedClk." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LED serial clock LedClk." range="3:0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFRETIM" description="LEDFreTim is a 4-bit read/write register. It is used to define the LED refresh frequency andthe keyboard scanning frequency in 4 x 2 or 8 x 1 scanning mode." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_fre_tim" description="LED refresh frequency." range="3:0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFLASHTIM" description="LEDFlashTim is an 8-bit read/write register. It is used to define the LED blinking frequency." value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_flash_tim" description="LED blinking frequency." range="7:0" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYTIM" description="LEDKeyTim is a 4-bit read/write register. It is used to define the keyboard scanningfrequency." value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_key_tim" description="Keyboard scanning frequency." range="3:0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA1" description="LEDData1 is an 8-bit read/write register. It is used to configure data displayed on the firstLED." value="0x00000000" startoffset="0x20">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data1" description="Data displayed on the first LED." range="7:0" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA2" description="LEDData2 is an 8-bit read/write register. It is used to configure data displayed on the secondLED." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data2" description="Data displayed on the second LED." range="7:0" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA3" description="LEDData3 is an 8-bit read/write register. It is used to configure data displayed on the thirdLED." value="0x00000000" startoffset="0x28">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data3" description="Data displayed on the third LED." range="7:0" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA4" description="LEDData4 is an 8-bit read/write register. It is used to configure data displayed on the fourthLED." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved." range="31:8" property="-"/>
				<Member name="led_data4" description="Data displayed on the fourth LED." range="7:0" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDSYSTIM" description="LEDSysTim is an LED system time frequency divider register. It is used to configure theglobal frequency divider for the LED clock." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved." range="31:4" property="-"/>
				<Member name="led_sys_tim" description="LED system time frequency divider." range="3:0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PWM" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x10204000"/>
			<RegisterGroup name="PWM0_CFG" description="PWM0_CFG is a PWM 0 configuration register." value="0x00C7018F" startoffset="0x0000">
				<Member name="pwm0_duty" description="Number of high level beats for PWM 0. The actual field value is the number of high level beats for PWM 0 plus 1. If the field value is equal to the number of cycles, the output level is always high." range="31:16" property="RW"/>
				<Member name="pwm0_period" description="Number of cycles for PWM 0. The actual field value is the number of cycles for PWM 0 plus 1." range="15:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CTRL" description="PWM0_CTRL is a PWM 0 control register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="pwm0_mode" description="CFG register value auto-load enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="pwm0_inv" description="Output control.&lt;br&gt;0: normal output&lt;br&gt;1: reverse output" range="1" property="RW"/>
				<Member name="pwm0_enable" description="PWM 0 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE" description="PWM0_STATE is a PWM 0 status register." value="0x00C7018F" startoffset="0x0008">
				<Member name="pwm0_duty_st" description="Number of high level beats for the internal module of PWM 0. The actual field value is the number of high level beats for the internal module of PWM 0 plus 1." range="31:16" property="RO"/>
				<Member name="pwm0_period_st" description="Number of count cycles for the internal module of PWM 0. The actual field value is the number of count cycles for the internal module of PWM 0 plus 1." range="15:0" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG" description="PWM1_CFG is a PWM 1 configuration register." value="0x00C7018F" startoffset="0x0010">
				<Member name="pwm1_duty" description="Number of high level beats for PWM 1. The actual field value is the number of high level beats for PWM 1 plus 1. If the field value is equal to the number of cycles, the output level is always high." range="31:16" property="RW"/>
				<Member name="pwm1_period" description="Number of cycles for PWM 1. The actual field value is the number of cycles for PWM 1 plus 1." range="15:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CTRL" description="PWM1_CTRL is a PWM 1 control register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="pwm1_mode" description="CFG register value auto-load enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="pwm1_inv" description="Output control.&lt;br&gt;0: normal output&lt;br&gt;1: reverse output" range="1" property="RW"/>
				<Member name="pwm1_enable" description="PWM 1 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE" description="PWM1_STATE is a PWM 1 status register." value="0x00C7018F" startoffset="0x0018">
				<Member name="pwm1_duty_st" description="Number of high level beats for the internal module of PWM 1. The actual field value is the number of high level beats for the internal module of PWM 1 plus 1." range="31:16" property="RO"/>
				<Member name="pwm1_period_st" description="Number of count cycles for the internal module of PWM 1. The actual field value is the number of count cycles for the internal module of PWM 1 plus 1." range="15:0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG" description="PWM2_CFG is a PWM 2 configuration register." value="0x00C7018F" startoffset="0x0020">
				<Member name="pwm2_duty" description="Number of high level beats for PWM 2. The actual field value is the number of high level beats for PWM 2 plus 1. If the field value is equal to the number of cycles, the output level is always high." range="31:16" property="RW"/>
				<Member name="pwm2_period" description="Number of cycles for PWM 2. The actual field value is the number of cycles for PWM 2 plus 1." range="15:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CTRL" description="PWM2_CTRL is a PWM 2 control register." value="0x00000000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="31:3" property="RW"/>
				<Member name="pwm2_mode" description="CFG register value auto-load enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="pwm2_inv" description="Output control.&lt;br&gt;0: normal output&lt;br&gt;1: reverse output" range="1" property="RW"/>
				<Member name="pwm2_enable" description="PWM 2 enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE" description="PWM2_STATE is a PWM 2 status register." value="0x00C7018F" startoffset="0x0028">
				<Member name="pwm2_duty_st" description="Number of high level beats for the internal module of PWM 2. The actual field value is the number of high level beats for the internal module of PWM 2 plus 1." range="31:16" property="RO"/>
				<Member name="pwm2_period_st" description="Number of count cycles for the internal module of PWM 2. The actual field value is the number of count cycles for the internal module of PWM 2 plus 1." range="15:0" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SCI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101F3000"/>
			<RegisterGroup name="SCI_DATA" description="SCI_DATA is an SCI data register. It is used to transmit or receive characters and serves as thedata interface between the SCI and software.The software can write to the register only after SCI_CR1[mode] is set to 1. WhenSCI_CR1[mode] is set to 0, writing to this register has no effect." value="0x0000" startoffset="0x0000">
				<Member name="reserved" description="Reserved." range="15:9" property="-"/>
				<Member name="parity" description="Parity check error flag. This bit is transmitted with data during data transmission. During data reception, the software checks whether parity check is correct based on the value of this bit.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="8" property="RO"/>
				<Member name="scidata" description="8-bit read/write data." range="7:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR0" description="SCI_CR0 is SCI control register 0. It is used to control clock enable, parity check, transferhandshake, and transfer bit definition.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;SCI_CR0[paritybit] controls whether the parity check function is enabled during datatransmission and reception. When this bit is set to 0, the structure of the received ortransmitted frame does not include the parity bit. According to T0 and T1 protocols, thisbit must be set to 1.&lt;/li&gt;&lt;li&gt;SCI_CR0[clkdis] and SCI_CR0[clkval] are used to enable the smart card clock andconfigure the clock pin state after the clock is disabled.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxnak] and SCI_CR0[txnak] are used to enable the handshake mechanismbetween the SCI and smart card. Handshake indicates that the receiver pulls down the dataline (I/O) to request the transmitter to retransmit characters after detecting a parity checkerror in the data sent from the transmitter. The handshake mechanisms for datatransmission and reception are enabled separately. The maximum number of datatransmission or reception retry times is defined by SCI_RETRY. During ATR reception,character retransmission is not allowed; therefore, the handshake mechanism must bedisabled by setting the corresponding TX or RX control bit to 0.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxparity] and SCI_CR0[txparity] are used to control the parity check mode indata reception and data transmission respectively.According to the direct convention, the low level of the data line (I/O) indicates logic 0 andthe LSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] are set to 0b00, the directconvention is selected.According to the inverse convention, the low level of the data line (I/O) indicates logic 1 andthe MSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] are set to 0b11, theinverse convention is selected.&lt;/li&gt;&lt;/ul&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The character bit sequence and inversion of the data and parity bits can be configured separately. Thisfunction allows the SCI to support non-standard protocols (non-direct or non-inverse convention).Before the start TS character of the ATR is received, SCI_CR0 bit[1:0] must be set to 0b00. If the TScharacter indicates that the smart card complies with the inverse convention, SCI_CR0 bit[1:0] must beset to 0b11 before the next character of the ATR is received." value="0x0000" startoffset="0x0004">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="detect_inv" description="Valid level selection of the detect input signal.&lt;br&gt;0: active high&lt;br&gt;1: active low" range="10" property="RW"/>
				<Member name="vccen_inv" description="Valid level selection of the vccen output signal.&lt;br&gt;0: active high&lt;br&gt;1: active low" range="9" property="RW"/>
				<Member name="paritybit" description="Parity bit transfer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="clkval" description="Smart card clock status when the clock stops.&lt;br&gt;0: The smart card clock is held low.&lt;br&gt;1: The smart card clock is held high." range="7" property="RW"/>
				<Member name="clkdis" description="Clock start/stop control.&lt;br&gt;0: The clock starts.&lt;br&gt;1: The clock stops." range="6" property="RW"/>
				<Member name="rxnak" description="Behavior control in RX mode.&lt;br&gt;0: The SCI does not pull down the I/O line.&lt;br&gt;1: The SCI pulls down the I/O line." range="5" property="RW"/>
				<Member name="rxparity" description="Parity check mode control in RX mode.&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="4" property="RW"/>
				<Member name="txnak" description="Behavior control in TX mode.&lt;br&gt;0: The SCI does not check whether the receiver pulls down the I/O line.&lt;br&gt;1: The SCI checks whether the receiver pulls down the I/O line." range="3" property="RW"/>
				<Member name="txparity" description="Parity check mode control in TX mode.&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="2" property="RW"/>
				<Member name="order" description="Character bit order.&lt;br&gt;0: The LSB is transmitted or received after the start bit.&lt;br&gt;1: The MSB is transmitted or received after the start bit." range="1" property="RW"/>
				<Member name="sense" description="Whether to detect the data and parity bits on the I/O line after inversion.&lt;br&gt;0: no (The SCI detects data and parity bits on the I/O line directly.)&lt;br&gt;1: yes" range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR1" description="SCI_CR1 is SCI control register 1. It is used to control the synchronous/asynchronous cardtransfer mode, TX/RX mode, block timeout, and ATR timeout." value="0x0000" startoffset="0x0008">
				<Member name="reserved" description="Reserved." range="15:7" property="-"/>
				<Member name="synccard" description="Transfer mode configuration for the smart card.&lt;br&gt;0: asynchronous mode&lt;br&gt;1: synchronous mode" range="6" property="RW"/>
				<Member name="exdbnce" description="Debounce counter selection after the card is inserted and stable. For details, see the SCI_STABLE description.&lt;br&gt;0: use the whole internal debounce counter&lt;br&gt;1: bypass the non-programmable part of the internal debounce counter" range="5" property="RW"/>
				<Member name="bgten" description="Block guard counter enable for enabling the block guard mechanism.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="clkz1" description="SCI_CLK pin output configuration.&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="3" property="RW"/>
				<Member name="mode" description="TX/RX mode configuration.&lt;br&gt;0: TX mode&lt;br&gt;1: RX mode" range="2" property="RW"/>
				<Member name="blken" description="Block timeout count mechanism enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="atrden" description="ATR timeout count mechanism enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR2" description="SCI_CR2 is SCI control register 2. After a value is written to a specified bit of SCI_CR2, theSCI activates, releases, or soft-resets the smart card. When the SCI is releasing the smart card,writing to this register is ignored. In other cases, writing 1 to SCI_CR2[finish] enables theSCI to immediately send the card release timing.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The software must write to CI_CR2 at appropriate card operation phases. An inappropriatewrite operation may result in an unexpected result.&lt;/li&gt;&lt;li&gt;The smart card can be soft-reset by the software only after the card is activated.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x000C">
				<Member name="reserved" description="Reserved." range="15:3" property="-"/>
				<Member name="wreset" description="Soft reset on the smart card.&lt;br&gt;0: invalid&lt;br&gt;1: soft reset&lt;br&gt;Note: This bit can be written only after the activation timing is transmitted." range="2" property="WO"/>
				<Member name="finish" description="Smart card release.&lt;br&gt;0: invalid&lt;br&gt;1: released&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card." range="1" property="WO"/>
				<Member name="startup" description="Smart card activation.&lt;br&gt;0: invalid&lt;br&gt;1: activated&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card." range="0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CLKICC" description="SCI_CLKICC is a smart card clock frequency register. It defines the frequency divider of theexternal smart card clock. The smart card clock frequency is calculated as follows:FSCI_CLK = FREFCLK/2(clkicc + 1)In this formula, FSCI_CLK is the clock frequency, FREFCLK is the reference clock frequency, andclkicc is the value of SCI_CLKICC[clkicc]." value="0x0000" startoffset="0x0010">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="clkicc" description="Frequency divider of the smart card clock (obtained by dividing the reference clock frequency). The value ranges from 0 to 255." range="7:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_VALUE" description="SCI_VALUE is an SCI_BAUD cycle count register in an ETU. The register is used tocalculate the ETU and can be set to a value ranging from 5 to 255. The ETU is calculated asfollows:ETU = (1 + baud) x value/FREFCLK.In this formula, FREFCLK is the reference clock frequency, baud is the value." value="0x0000" startoffset="0x0014">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="value" description="Number of SCI_BAUD cycles in an ETU." range="7:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BAUD" description="SCI_BAUD is a baud rate clock frequency divider register. It is used to calculate the ETU andcan be set to a value ranging from 0x1 to 0xFFFF. For details about how to calculate the ETU,see the SCI_VALUE description." value="0x0000" startoffset="0x0018">
				<Member name="baud" description="Clock frequency divider of the baud rate." range="15:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TIDE" description="SCI_TIDE is a TX or RX FIFO overflow threshold register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;Characters in the TX FIFO are removed only after being transmitted successfully." value="0x0000" startoffset="0x001C">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="rxtide" description="Value for triggering the SCIRXTIDEINTR interrupt.&lt;br&gt;When the number of characters in the RX FIFO is greater than or equal to SCI_TIDE[rxtide], the RX FIFO overflow interrupt is triggered." range="11:6" property="RW"/>
				<Member name="txtide" description="Value for triggering the SCITXTIDEINTR interrupt.&lt;br&gt;When the number of characters in the TX FIFO is less than or equal to SCI_TIDE[txtide], the TX FIFO overflow interrupt is triggered." range="5:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DMACR" description="SCI_DMACR is a DMA control register. It is used to control DMA data transmission andreception." value="0x0000" startoffset="0x0020">
				<Member name="reserved" description="Reserved." range="15:2" property="-"/>
				<Member name="txdmae" description="DMA enable for the TX FIFO.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="rxdmae" description="DMA enable of the RX FIFO.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STABLE" description="SCI_STABLE is a smart card insertion stable time register. After the SCI detects that theSCI_DETECT signal is valid, the valid status must be retained for the period (seconds)specified by TSTABLE, which corresponds to the value defined by SCI_STABLE. After theperiod has elapsed, an interrupt is triggered, indicating that the smart card has been properlyinserted. The value of TSTABLE varies according to counter:&lt;ul&gt;&lt;li&gt;If &quot;Use the whole internal bounce counter&quot; is selected (that is, SCI_CR1[exdbnce] is setto 0), TSTABLE is calculated as follows:&lt;/li&gt;TSTABLE = (1 + stable) x 65535 x TREFCLKTREFCLK is the SCI reference clock cycle (1/48 MHz), and stable is the value of&lt;li&gt;If &quot;Bypass the non-programmable part of the internal debounce counter&quot; is selected (thatis, SCI_CR1[exdbnce] is set to 1), TSTABLE is calculated as follows:&lt;/li&gt;TSTABLE = stable x TREFCLK.&lt;/ul&gt;" value="0x0000" startoffset="0x0024">
				<Member name="reserved" description="Reserved." range="15:10" property="-"/>
				<Member name="stable" description="Duration during which the card detection signal maintains stably high." range="9:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATIME" description="SCI_ATIME is a smart card activation time register. SCI_ATIME[atime] corresponds toSCIATIME shown in Figure 9-8 and indicates the durations of each of the three phasesinvolved in card reset and activation.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;SCI_ATIME[atime] must be set to at least 40,000 smart card clock (SCI_CLK) cycles to ensure cardreset.SCI_ATIME[atime] must also ensure power stability for the smart card." value="0x0000" startoffset="0x0028">
				<Member name="atime" description="Duration (SCI_CLK cycles) of each of the three phases involved the card activation timing. For details about the SCI timing for resetting a smart card, see Figure 9-8." range="15:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DTIME" description="SCI_DTIME is a smart card release time register. SCI_DTIME[dtime] corresponds toSCIDTIME shown in Figure 9-8 and indicates the duration of each of the three phases in cardrelease." value="0x0000" startoffset="0x002C">
				<Member name="dtime" description="Duration (SCI reference clock cycles) of each of the three phases involved in the card release timing. For details about the SCI timing for releasing a smart card, see Figure 9-9." range="15:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRSTIME" description="SCI_ATRSTIME is an ATR reception wait time threshold register. SCI_ATRSTIME[dtime]corresponds to SCIATRSTIME shown in Figure 9-8. Based on the smart card clock, theregister defines the duration from finishing smart card reset to starting to receive the first ATRcharacter. If the first ATR character is not received within this duration, an interrupt istriggered and SCI_RIS[atrstoutim] is set to 1.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;SCI_ATRSTIME[atrstime] must be set to 40,000 SCI_CLK cycles during software initialization." value="0x0000" startoffset="0x0030">
				<Member name="atrstime" description="Time threshold (SCI_CLK cycles) for ATR reception timeout." range="15:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRDTIME" description="SCI_ATRDTIME is an ATR reception time threshold register. If the duration from receivingthe first ATR character to receiving the last one exceeds the duration (in ETU) defined in thisregister, an interrupt is triggered and SCI_RIS[atrdtoutris] is set to 1.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;Before using this register, set SCI_CR1[atrden] to 1 to enable the timeout count mechanism.According to the protocol, it is recommended that this register be set to 19,200 ETUs, namely 0x4B00." value="0x0000" startoffset="0x0034">
				<Member name="atrdtime" description="ATR reception timeout threshold (in ETU) counting from the start bit of the first ATR character." range="15:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STOPTIME" description="SCI_STOPTIME is a clock stop time register. When the smart card clock stop is enabled, thesmart card clock becomes invalid after the duration (SCI_CLK cycles) defined bySCI_STOPTIME has elapsed. Then an interrupt is triggered, and SCI_RIS[clkstpris] is set to1.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;According to the protocol, the minimum clock stop duration is 1,860 SCI_CLK cycles, which meansthat SCI_STOPTIME[stoptime]must be set to 0x744." value="0x0000" startoffset="0x0038">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="stoptime" description="Duration (SCI_CLK cycles) for stopping the smart card clock." range="11:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STARTTIME" description="SCI_STARTIME is a smart card clock recovery time register. If clock recovery is enabled,data can be transferred between the smart card and SCI after the duration (SCI_CLK cycles)defined in SCI_STARTTIME has elapsed. Then, an interrupt is triggered, and&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;According to the protocol, the minimum clock recovery duration is 700 SCI_CLK cycles, which meansthat SCI_STARTTIME[starttimr] must be set to 0x2BC." value="0x0000" startoffset="0x003C">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="starttime" description="Duration (SCI_CLK cycles) from starting the card clock to activating data transfer between the SCI and the smart card." range="11:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RETRY" description="SCI_RETRY is a TX or RX retry times register. It defines the allowed number of TX or RXretry times. The details are as follows:&lt;ul&gt;&lt;li&gt;When SCI_CR0[txnak] is enabled, the SCI detects whether the receiver identifies acheck error. SCI_RETRY[rxretry] defines the maximum number of retry times after acheck error occurs. If the maximum number of retry times is exceeded, an interrupt istriggered and SCI_RIS[txerrris] is set to 1.&lt;/li&gt;&lt;li&gt;When SCI_CR0[rxnak] is enabled, the SCI detects whether a check error occurs in thereceived data. SCI_RETRY[txretry] defines the maximum number of retry times after acheck error occurs. If the value is exceeded but the error still persists, SCI_DATA[parity]is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0040">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxretry" description="Maximum number of RX retry times after a check error occurs." range="5:3" property="RW"/>
				<Member name="txretry" description="Maximum number of TX retry times after a check error occurs." range="2:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMELS" description="&lt;B&gt;CAUTION&lt;/B&gt;SCI_CHTIME consists of the lower 16-bit SCI_CHTIMELS register and the upper 16-bitSCI_CHTIMEMS register. SCI_CHTIME does not take effect immediately when the softwarewrites to SCI_CHTIMEMS. SCI_CHTIME takes effect only when the software writes toSCI_CHTIME.SCI_CHTIMELS is a lower 16-bit register for the character reception interval timeoutthreshold.SCI_CHTIME defines the maximum interval (in ETU) between the starting edges of twoconsecutive characters received from the smart card. After the character reception interval haselapsed, an interrupt is triggered and SCI_RIS[chtoutris] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0044">
				<Member name="chtimels" description="Lower 16 bits for the character reception interval timeout threshold register SCICHTIME." range="15:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMEMS" description="SCI_CHTIMEMS is an upper 16-bit register for the character reception interval timeoutthreshold." value="0x0000" startoffset="0x0048">
				<Member name="chtimems" description="Upper 16 bits for the character reception interval timeout threshold register SCICHTIME." range="15:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMELS" description="&lt;B&gt;CAUTION&lt;/B&gt;SCI_BLKTIME consists of the lower 16-bit SCI_BLKTIMELS register and the upper 16-bitSCI_BLKTIMEMS register. SCI_BLKTIME does not take effect immediately when thesoftware writes to SCI_BLKTIMEMS. SCI_BLKTIME takes effect only when the softwarewrites to SCI_BLKTIMELS. Therefore, you must configure the upper 16 bits before thelower 16 bits for SCI_BLKTIME.SCI_BLKTIMELS is a lower 16-bit register for the block reception interval timeout threshold.SCI_BLKTIME defines the maximum block reception interval (in ETU) between the startingedge of the last character transmitted to the smart card and the first character received fromthe smart card. After the interval has elapsed, an interrupt is triggered and SCI_RIS[blkoutim]is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x004C">
				<Member name="blktimels" description="Lower 16 bits for the block reception interval timeout threshold register SCIBLKTIME." range="15:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMEMS" description="SCI_BLKTIMES is an upper 16-bit register for the block reception interval timeout threshold." value="0x0000" startoffset="0x0050">
				<Member name="blktimems" description="Upper 16 bits for the block reception interval timeout threshold register SCIBLKTIME." range="15:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHGUARD" description="SCI_CHGUARD is a character guard interval register. It defines the minimum extra guardinterval (in ETU) between the starting edges of two consecutive characters when the SCI istransmitting characters to the smart card. The character guard interval depends on the globalinterface byte TC1 (obtained from the ATR timing) defined in the protocol." value="0x0000" startoffset="0x0054">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="scichguard" description="Character guard interval (in ETU)." range="7:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKGUARD" description="SCI_BLKGUARD is a block guard interval register. It defines the interval (in ETU) betweenthe starting edges of two consecutive characters with opposite transfer directions." value="0x0000" startoffset="0x0058">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="sciblkguard" description="Minimum interval (in ETU) between two consecutive characters with opposite transfer directions." range="7:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXTIME" description="SCI_RXTIME is an RX FIFO read timeout threshold register. When characters in the RXFIFO are not read out within the time defined by SCI_RXTIME, the RX read timeoutinterrupt is triggered and SCI_RIS[rtoutris] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;If the RX FIFO read timeout interrupt is enabled, SCI_RXTIME[rxtime] cannot be set to0x0000.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x005C">
				<Member name="rxtime" description="RX read timeout interval (SCI_CLK cycles)." range="15:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_FIFOSTATUS" description="SCI_FIFOSTATUS is an FIFO status register." value="0x000A" startoffset="0x0060">
				<Member name="reserved" description="Reserved." range="15:4" property="-"/>
				<Member name="rxfe" description="RX FIFO empty status.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="3" property="RO"/>
				<Member name="rxff" description="RX FIFO full status.&lt;br&gt;0: not full&lt;br&gt;1: full" range="2" property="RO"/>
				<Member name="txfe" description="TX FIFO empty status.&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="1" property="RO"/>
				<Member name="txff" description="TX FIFO full status.&lt;br&gt;0: not full&lt;br&gt;1: full" range="0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TXCOUNT" description="&lt;B&gt;CAUTION&lt;/B&gt;If an error defined in the T0 protocol occurs when characters are transmitted to the smart card,and the number of retry times exceeds the allowed value defined in SCI_RETRY, an interruptis triggered and SCI_RIS[txerrris] is set to 1. Before the next transmission, the TX FIFO mustbe cleared by writing to SCI_TXCOUNT.SCI_TXCOUNT is a TX FIFO data count register.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0064">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="txcount" description="TX FIFO data count.&lt;br&gt;Reading this register returns the number of characters in the TX FIFO. Writing any value to this register clears the TX FIFO." range="5:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXCOUNT" description="SCI_RXCOUNT is an RX FIFO data count register." value="0x0000" startoffset="0x0068">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxcount" description="RX FIFO data count.&lt;br&gt;Reading this register returns the number of characters in the RX FIFO. Writing any value to this register clears the RX FIFO." range="5:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_IMSC" description="SCI_IMSC is an interrupt mask register." value="0x0000" startoffset="0x006C">
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="txtideim" description="TX FIFO overflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" property="RW"/>
				<Member name="rxtideim" description="RX FIFO overflow interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" property="RW"/>
				<Member name="clkactim" description="Smart card clock recovery interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" property="RW"/>
				<Member name="clkstpim" description="Smart card clock stop interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" property="RW"/>
				<Member name="rorim" description="RX overrun interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" property="RW"/>
				<Member name="rtoutim" description="Read timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" property="RW"/>
				<Member name="chtoutim" description="Character interval timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" property="RW"/>
				<Member name="blktoutim" description="Block interval timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" property="RW"/>
				<Member name="atrdtoutim" description="ATR reception timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RW"/>
				<Member name="atrstoutim" description="ATR wait timeout interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="txerrim" description="TX error interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RW"/>
				<Member name="carddnim" description="Smart card release interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" property="RW"/>
				<Member name="cardupim" description="Smart card activate interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" property="RW"/>
				<Member name="cardoutim" description="Smart card remove interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="cardinim" description="Smart card insert interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RIS" description="SCI_RIS is a raw interrupt register. It defines the interrupts that are not masked." value="0x400A" startoffset="0x0070">
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="txtideris" description="Raw TX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the TX FIFO is less than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RO"/>
				<Member name="rxtideris" description="Raw RX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the RX FIFO is greater than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="RO"/>
				<Member name="clkactris" description="Raw smart card clock recovery interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="clkstpris" description="Raw smart card clock stop interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="rorris" description="Raw RX overrun interrupt. This bit is set to 1 if the RX FIFO is full and new characters are received.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="rtoutris" description="Raw read timeout interrupt. This bit is set to 1 if the CPU does not fetch data contained in the RX FIFO within the specified period.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="chtoutris" description="Raw character interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="blktoutris" description="Raw block interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="atrdtoutris" description="Raw ATR reception timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="atrstoutris" description="Raw ATR wait timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="txerrris" description="Raw TX error interrupt. This bit is set to 1 if an error has occurred during character transmission and the error still persists after a specified number of retries.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="carddnris" description="Raw smart card release interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="cardupris" description="Raw smart card activate interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cardoutris" description="Raw smart card remove interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cardinris" description="Raw smart card insert interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_MIS" description="SCI_MIS is a masked interrupt register. It defines the results obtained after raw interrupts aremasked." value="0x0000" startoffset="0x0074">
				<Member name="reserved" description="Reserved." range="15" property="-"/>
				<Member name="txtidemis" description="Masked TX FIFO overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RO"/>
				<Member name="rxtidemis" description="Masked RX FIFO overflow interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="RO"/>
				<Member name="clkactmis" description="Masked smart card clock recovery interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="clkstpmis" description="Masked smart card clock stop interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="rormis" description="Masked RX overrun interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="rtoutmis" description="Masked read timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="chtoutmis" description="Masked character interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="blktoutmis" description="Masked block interval timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="atrdtoutmis" description="Masked ATR reception timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="atrstoutim" description="Masked ATR wait timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="txerrmis" description="Masked TX error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="carddnmis" description="Masked smart card release interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="cardupmis" description="Masked smart card activate interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cardoutmis" description="Masked smart card remove interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cardinmis" description="Masked smart card insert interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ICR" description="SCI_ICR is an interrupt clear register." value="0x0000" startoffset="0x0078">
				<Member name="reserved" description="Reserved." range="15:13" property="-"/>
				<Member name="clkactic" description="Smart card clock recovery interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="12" property="WO"/>
				<Member name="clkstpic" description="Smart card clock stop interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="11" property="WO"/>
				<Member name="roric" description="RX overrun interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="10" property="WO"/>
				<Member name="rtoutic" description="Read timeout interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="9" property="WO"/>
				<Member name="chtoutic" description="Character interval timeout interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" property="WO"/>
				<Member name="blktoutic" description="Block interval timeout interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7" property="WO"/>
				<Member name="atrdtoutic" description="ATR reception timeout interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" property="WO"/>
				<Member name="atrstoutic" description="ATR wait timeout interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="txerric" description="TX error interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" property="WO"/>
				<Member name="carddnic" description="Smart card release interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" property="WO"/>
				<Member name="cardupic" description="Smart card activate interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" property="WO"/>
				<Member name="cardoutic" description="Smart card remove interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" property="WO"/>
				<Member name="cardinic" description="Smart card insert interrupt clear.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" property="WO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCACT" description="SCI_SYNCACT is a sync mode activation register. It is used to enable data and the clock,perform reset, and control power supply in sync mode. The register also provides statusinformation, with which specific status bits are automatically updated during activation,release, or warm reset." value="0x0000" startoffset="0x007C">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="cardpresent" description="Smart card present status.&lt;br&gt;0: not present&lt;br&gt;1: present" range="10" property="RO"/>
				<Member name="nscidataen" description="Tristate control enable for the off-chip buffer of data.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="9" property="RO"/>
				<Member name="nscidataouten" description="Tristate control enable for the data buffer.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" property="RO"/>
				<Member name="sciclkout" description="SCI clock output enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" property="RO"/>
				<Member name="nsciclken" description="Tristate control enable for the off-chip buffer of the clock.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RO"/>
				<Member name="nsciclkouten" description="Tristate control enable for the clock buffer.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" property="RO"/>
				<Member name="fcb" description="Functional code. The functional code and creset collectively indicate the type of a command executed." range="4" property="RW"/>
				<Member name="dataen" description="SCI data output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="clken" description="SCI clock output enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="creset" description="Smart card reset control enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="power" description="Control card power (VCC) enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCTX" description="SCI_SYNCTX is a TX clock and data stream register in sync mode. It is used to determinewhether to transmit clock and data in sync mode." value="0x0000" startoffset="0x0080">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="wfcb" description="Functional code in sync mode. The functional code and wrst collectively indicate the type of a command executed." range="5" property="RW"/>
				<Member name="wrst" description="Card reset enable in sync mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="wclken" description="Tristate control enable for the off-chip buffer of the clock in sync mode.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="wdataen" description="Card data output enable in sync mode.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="wclk" description="SCI clock enable in sync mode.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="wdata" description="SCI data enable in sync mode.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCRX" description="SCI_SYNCRX is an RX clock and data stream register in sync mode. It is used to determinewhether to receive clock and data in sync mode." value="0x0000" startoffset="0x0084">
				<Member name="reserved" description="Reserved." range="15:2" property="-"/>
				<Member name="rclk" description="Raw clock." range="1" property="RO"/>
				<Member name="rdata" description="Raw data." range="0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x101FB000"/>
			<RegisterGroup name="UART_DR" description="UART_DR is a UART data register that stores the received data and the data to be transmitted.The receive status can also be queried by reading this register." value="0x00" startoffset="0x000">
				<Member name="reserved" description="Reserved." range="15:12" property="-"/>
				<Member name="oe" description="Overflow error.&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. A data segment is received when the RX FIFO is full." range="11" property="RO"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. The receive data input signal keeps low longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="10" property="RO"/>
				<Member name="pe" description="Parity check error.&lt;br&gt;0: No parity check error occurs.&lt;br&gt;1: A parity check error occurs." range="9" property="RO"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" property="RO"/>
				<Member name="data" description="Data to be transmitted or received." range="7:0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="UART_RSR is a receive status register or error clear register.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;It acts as the receive status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.The receive status can also be read from UART_DR. The status information about the break,frame, and parity read from UART_DR has higher priority than that read from UART_RSR.In other words, the status information in UART_DR updates faster than that in UART_RSR.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;UART_RSR is reset when any value is written to it." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved." range="7:4" property="-"/>
				<Member name="oe" description="Overflow error.&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, data cannot be written from the shift register to the FIFO and the content in the FIFO is valid. As a result, the shift register overflows. In this case, the CPU must read the data immediately to spare the FIFO." range="3" property="RW"/>
				<Member name="be" description="Break error.&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;A break error occurs when the receive data input signal keeps low longer than a full word transfer. A full word consists of a start bit, a data bit, a parity bit, and a stop bit." range="2" property="RW"/>
				<Member name="pe" description="Parity check error.&lt;br&gt;0: No parity check error occurs.&lt;br&gt;1: A parity check error occurs when the received data is checked.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" property="RW"/>
				<Member name="fe" description="Frame error.&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: The stop bit of the received data is incorrect. The valid stop bit is 1." range="0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="UART_FR is a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="txfe" description="The definition of this bit is determined by the value of UART_LCR_H[FEN].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, the bit is set to 1 when the TX FIFO is empty." range="7" property="RO"/>
				<Member name="rxff" description="The definition of this bit is determined by the value of UART_LCR_H[FEN].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is full." range="6" property="RO"/>
				<Member name="txff" description="The definition of this bit is determined by the value of UART_LCR_H[FEN].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is full." range="5" property="RO"/>
				<Member name="rxfe" description="The definition of this bit is determined by the value of UART_LCR_H[FEN].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is empty." range="4" property="RO"/>
				<Member name="busy" description="UART busy/idle status.&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy in transmitting data.&lt;br&gt;If this bit is set to 1, the status is kept until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the TX FIFO is not empty." range="3" property="RO"/>
				<Member name="reserved" description="Reserved." range="2:0" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="UART_IBRD is an integral baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock frequency divider corresponding to the integral part of the baud rate. All bits are cleared after reset." range="15:0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="UART_FBRD is a decimal baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD can be updated until the current data istransmitted and received completely.&lt;/li&gt;&lt;li&gt;The minimum clock frequency divider is 1, and the maximum clock frequency divider is65,535 (216 – 1). In other words, UART_IBRD cannot be 0 and UART_FBRD is ignoredin this case. In addition, if UART_IBRD is 65,535 (0xFFFF), UART_FBRD must be 0. IfUART_FBRD is greater than 0, the transmit and receive operations fail.&lt;/li&gt;&lt;li&gt;If UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01, the integral part of theclock frequency divider is 30 and the decimal part of the clock frequency divider is0.015625. The clock frequency divider is 30.015625.&lt;/li&gt;&lt;li&gt;UART baud rate = Internal bus frequency/(16 x clock frequency divider) = Internal busfrequency/(16 x 30.015625).&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved." range="7:6" property="-"/>
				<Member name="banddivfrac" description="Clock frequency divider corresponding to the decimal part of the baud rate. All bits are cleared after reset." range="5:0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="UART_LCR_H is a transfer mode control register. The registers UART_LCR_H,UART_FBRD are updated, UART_LCR_H must be updated at the same time." value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved." range="15:8" property="-"/>
				<Member name="sps" description="Parity check select.&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity check bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 of this register are set to 1 and bit 2 of this register is set to 0, the parity check bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" property="RW"/>
				<Member name="wlen" description="Number of bits in a transmitted or received frame.&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" property="RW"/>
				<Member name="fen" description="TX and RX FIFO enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="stp2" description="Check for the 2-bit stop bit at the end of a transmitted frame.&lt;br&gt;0: A 2-bit stop bit does not exist at the end of the transmitted frame.&lt;br&gt;1: A 2-bit stop bit exists at the end of the transmitted frame.&lt;br&gt;The receive logic does not check for the 2-bit stop bit during data reception." range="3" property="RW"/>
				<Member name="eps" description="Parity check select during data transmission and reception.&lt;br&gt;0: The odd parity bit is generated during data transmission and checked during data reception.&lt;br&gt;1: The even parity bit is generated during data transmission and checked during data reception.&lt;br&gt;When UART_LCR_H[fen] is 0, this bit is invalid." range="2" property="RW"/>
				<Member name="pen" description="Parity check enable.&lt;br&gt;0: The parity check is disabled.&lt;br&gt;1: The parity check bit is generated on the transmit side and checked on the receive side." range="1" property="RW"/>
				<Member name="brk" description="Break transmit.&lt;br&gt;0: invalid&lt;br&gt;1: After the current data is transmitted, UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 during the period of at least two full frames to ensure that the break command is executed properly. In normal cases, the bit must be set to 0." range="0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="UART_CR is a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Set UART_LCR_H[fen] to 0.Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data is transmitted only when the nUARTCTS signal is valid." range="15" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data reception request is sent only when the RX FIFO has available space." range="14" property="RW"/>
				<Member name="reserved" description="Reserved." range="13:12" property="-"/>
				<Member name="rts" description="Request send.&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal retains.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="11" property="RW"/>
				<Member name="dtr" description="Data transmit ready.&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal retains.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="10" property="RW"/>
				<Member name="rxe" description="UART receive enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" property="RW"/>
				<Member name="txe" description="UART transmit enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" property="RW"/>
				<Member name="lbe" description="Loopback enable.&lt;br&gt;0: disabled&lt;br&gt;1: Signals are output over UARTTXD and input over UARTRXD." range="7" property="RW"/>
				<Member name="reserved" description="Reserved." range="6:1" property="-"/>
				<Member name="uarten" description="UART enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="UART_IFLS is an FIFO interrupt threshold select register. It is used to set FIFO interrupt(UART_TXINTR or UART_RXINTR) trigger line." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved." range="15:6" property="-"/>
				<Member name="rxiflsel" description="RX FIFO interrupt threshold select. An RX FIFO interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: The RX FIFO is 1/8 full.&lt;br&gt;001: The RX FIFO is 1/4 full.&lt;br&gt;010: The RX FIFO is 1/2 full.&lt;br&gt;011: The RX FIFO is 3/4 full.&lt;br&gt;100: The RX FIFO is 7/8 full.&lt;br&gt;101 to 111: reserved" range="5:3" property="RW"/>
				<Member name="txiflsel" description="TX FIFO interrupt threshold select. A TX FIFO interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: The TX FIFO is 7/8 empty.&lt;br&gt;001: The TX FIFO is 3/4 empty.&lt;br&gt;011: The TX FIFO is 1/4 empty.&lt;br&gt;010: The TX FIFO is 1/2 empty.&lt;br&gt;100: The TX FIFO is 1/8 empty.&lt;br&gt;101 to 111: reserved" range="2:0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="UART_IMSC is an interrupt mask register. It is used to mask interrupts." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeim" description="Mask status of the overflow error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" property="RW"/>
				<Member name="beim" description="Mask status of the break error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" property="RW"/>
				<Member name="peim" description="Mask status of the parity check interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" property="RW"/>
				<Member name="feim" description="Mask status of the frame error interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" property="RW"/>
				<Member name="rtim" description="Mask status of the RX timeout interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RW"/>
				<Member name="txim" description="Mask status of the TX interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="rxim" description="Mask status of the RX interrupt.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="UART_RIS is a raw interrupt status register. The content of this register is not affected byUART_IMSC." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeris" description="Status of the raw overflow error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="beris" description="Status of the raw break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="peris" description="Status of the raw parity check interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="feris" description="Status of the raw error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtris" description="Status of the raw RX timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txris" description="Status of the raw TX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxris" description="Status of the raw RX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="UART_MIS is a masked interrupt status register. The content of this register is the resultobtained after the raw interrupt status is ANDed with the interrupt mask status." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oemis" description="Status of the masked overflow error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="bemis" description="Status of the masked break error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="pemis" description="Status of the masked parity check interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="femis" description="Status of the masked error interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="rtmis" description="Status of the masked RX timeout interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="txmis" description="Status of the masked TX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="rxmis" description="Status of the masked RX interrupt.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="UART_ICR is an interrupt clear register. Writing 1 clears the corresponding interrupt. Writing0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved." range="15:11" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="10" property="WO"/>
				<Member name="beic" description="Break error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="9" property="WO"/>
				<Member name="peic" description="Parity check interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="8" property="WO"/>
				<Member name="feic" description="Error interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="7" property="WO"/>
				<Member name="rtic" description="RX timeout interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="6" property="WO"/>
				<Member name="txic" description="TX interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="5" property="WO"/>
				<Member name="rxic" description="RX interrupt clear.&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="4" property="WO"/>
				<Member name="reserved" description="Reserved." range="3:0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0x60080000"/>
			<RegisterGroup name="INSNREG00" description="INSNREG00 is a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved." range="31:14" property="-"/>
				<Member name="val" description="Value of the micro-frame counter. This register is used only for emulation. In normal mode, the micro-frame length is 125 μs as defined in the protocol. During emulation, you can change the micro-frame length by configuring this register as required to reduce the emulation time." range="13:1" property="RW"/>
				<Member name="en" description="Micro-frame length configuration enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG04" description="INSNREG04 is a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved." range="31:6" property="-"/>
				<Member name="auto_en" description="Automatic feature enable.&lt;br&gt;0 (default): enabled. The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit." range="5" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved." range="3" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale-down enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG06" description="INSNREG06 is an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="Whether an AHB error occurs.&lt;br&gt;0: no&lt;br&gt;1: yes" range="31" property="RW"/>
				<Member name="reserved" description="Reserved." range="30:12" property="-"/>
				<Member name="hbusrt_err" description="Hbrust value for control transfer when an AHB error occurs." range="11:9" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00–0x10: valid&lt;br&gt;0x11–0x1F: reserved" range="8:4" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during burst transfer when an AHB error occurs." range="3:0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG07" description="INSNREG07 is an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during a control transfer when an AHB error occurs." range="31:0" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
