# HDL Synthesis

In this lecture we will review the Xilinx synthesis tool, synthesis options, and synthesis logs.


**Reading**
  * [SystemVerilog for verification](https://www.xilinx.com/support/documents/sw_manuals/xilinx2022_2/ug901-vivado-synthesis.pdf), Chapters 1 & 2
    * Options available in Vivado synthesis
    * Different synthesis strategies
    * Synthesis attributes
