Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Apr 21 23:57:58 2018
| Host         : JFW1702-WS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.503        0.000                      0                   55        0.212        0.000                      0                   55        2.898        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
vga/clk_wiz_0_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 3.398}        6.796           147.138         
  clkfbout_clk_wiz_0          {0.000 45.000}       90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga/clk_wiz_0_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                2.503        0.000                      0                   55        0.212        0.000                      0                   55        2.898        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                           10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga/clk_wiz_0_0/inst/clk_in1
  To Clock:  vga/clk_wiz_0_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/clk_wiz_0_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/clk_wiz_0_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 vga/counter_line_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/vsync_outp_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.482ns (39.105%)  route 2.308ns (60.895%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 3.994 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.869    -2.233    vga/clk
    SLICE_X108Y32        FDRE                                         r  vga/counter_line_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDRE (Prop_fdre_C_Q)         0.478    -1.755 f  vga/counter_line_sig_reg[6]/Q
                         net (fo=11, routed)          0.854    -0.901    vga/vcnt[6]
    SLICE_X109Y33        LUT5 (Prop_lut5_I1_O)        0.325    -0.576 f  vga/counter_line_sig[0]_i_2/O
                         net (fo=4, routed)           0.623     0.047    vga/counter_line_sig[0]_i_2_n_0
    SLICE_X110Y33        LUT4 (Prop_lut4_I3_O)        0.353     0.400 r  vga/vsync_outp_i_3/O
                         net (fo=1, routed)           0.296     0.696    vga/vsync_outp_i_3_n_0
    SLICE_X111Y32        LUT5 (Prop_lut5_I3_O)        0.326     1.022 r  vga/vsync_outp_i_1/O
                         net (fo=1, routed)           0.535     1.557    vga/vsync_outp_i_1_n_0
    SLICE_X112Y32        FDRE                                         r  vga/vsync_outp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.691     3.994    vga/clk
    SLICE_X112Y32        FDRE                                         r  vga/vsync_outp_reg/C
                         clock pessimism              0.506     4.500    
                         clock uncertainty           -0.271     4.229    
    SLICE_X112Y32        FDRE (Setup_fdre_C_CE)      -0.169     4.060    vga/vsync_outp_reg
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.024ns (28.368%)  route 2.586ns (71.632%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 3.994 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.581     1.374    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.691     3.994    vga/clk
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/C
                         clock pessimism              0.546     4.540    
                         clock uncertainty           -0.271     4.269    
    SLICE_X111Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.064    vga/counter_line_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/hsync_outp_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.900ns (28.041%)  route 2.310ns (71.959%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.805ns = ( 3.991 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.594     0.118    vga/hsync_outp_i_4_n_0
    SLICE_X110Y30        LUT6 (Prop_lut6_I4_O)        0.326     0.444 r  vga/hsync_outp_i_1/O
                         net (fo=1, routed)           0.529     0.974    vga/hsync_outp0
    SLICE_X111Y30        FDRE                                         r  vga/hsync_outp_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.688     3.991    vga/clk
    SLICE_X111Y30        FDRE                                         r  vga/hsync_outp_reg/C
                         clock pessimism              0.546     4.537    
                         clock uncertainty           -0.271     4.266    
    SLICE_X111Y30        FDRE (Setup_fdre_C_R)       -0.429     3.837    vga/hsync_outp_reg
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.024ns (30.225%)  route 2.364ns (69.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 3.992 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.359     1.152    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.689     3.992    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[10]/C
                         clock pessimism              0.506     4.498    
                         clock uncertainty           -0.271     4.227    
    SLICE_X109Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.022    vga/counter_line_sig_reg[10]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.024ns (30.225%)  route 2.364ns (69.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 3.992 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.359     1.152    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.689     3.992    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[7]/C
                         clock pessimism              0.506     4.498    
                         clock uncertainty           -0.271     4.227    
    SLICE_X109Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.022    vga/counter_line_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.024ns (30.225%)  route 2.364ns (69.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 3.992 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.359     1.152    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.689     3.992    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[8]/C
                         clock pessimism              0.506     4.498    
                         clock uncertainty           -0.271     4.227    
    SLICE_X109Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.022    vga/counter_line_sig_reg[8]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.024ns (30.225%)  route 2.364ns (69.775%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.804ns = ( 3.992 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.359     1.152    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.689     3.992    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[9]/C
                         clock pessimism              0.506     4.498    
                         clock uncertainty           -0.271     4.227    
    SLICE_X109Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.022    vga/counter_line_sig_reg[9]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.024ns (29.938%)  route 2.396ns (70.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 3.994 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.392     1.184    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.691     3.994    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[2]/C
                         clock pessimism              0.546     4.540    
                         clock uncertainty           -0.271     4.269    
    SLICE_X110Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.064    vga/counter_line_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.024ns (29.938%)  route 2.396ns (70.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 3.994 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.392     1.184    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.691     3.994    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[3]/C
                         clock pessimism              0.546     4.540    
                         clock uncertainty           -0.271     4.269    
    SLICE_X110Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.064    vga/counter_line_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 vga/counter_pixel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.796ns  (clk_out1_clk_wiz_0 rise@6.796ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.024ns (29.938%)  route 2.396ns (70.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.802ns = ( 3.994 - 6.796 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.538ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.285     1.285    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.866    -2.236    vga/clk
    SLICE_X110Y29        FDRE                                         r  vga/counter_pixel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y29        FDRE (Prop_fdre_C_Q)         0.456    -1.780 r  vga/counter_pixel_sig_reg[0]/Q
                         net (fo=4, routed)           1.187    -0.593    vga/hcnt[0]
    SLICE_X110Y29        LUT3 (Prop_lut3_I1_O)        0.118    -0.475 f  vga/hsync_outp_i_4/O
                         net (fo=2, routed)           0.347    -0.129    vga/hsync_outp_i_4_n_0
    SLICE_X108Y30        LUT6 (Prop_lut6_I3_O)        0.326     0.197 f  vga/counter_pixel_sig[11]_i_2/O
                         net (fo=13, routed)          0.471     0.669    vga/counter_pixel_sig[11]_i_2_n_0
    SLICE_X111Y32        LUT2 (Prop_lut2_I0_O)        0.124     0.793 r  vga/counter_line_sig[10]_i_1/O
                         net (fo=11, routed)          0.392     1.184    vga/counter_line_sig[10]_i_1_n_0
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.796     6.796 r  
    Y9                   IBUF                         0.000     6.796 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          1.162     7.958    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.521 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.212    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.303 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          1.691     3.994    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[4]/C
                         clock pessimism              0.546     4.540    
                         clock uncertainty           -0.271     4.269    
    SLICE_X110Y32        FDRE (Setup_fdre_C_CE)      -0.205     4.064    vga/counter_line_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  2.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.634    -0.803    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y32        FDRE (Prop_fdre_C_Q)         0.128    -0.675 r  vga/counter_line_sig_reg[3]/Q
                         net (fo=10, routed)          0.077    -0.598    vga/vcnt[3]
    SLICE_X110Y32        LUT6 (Prop_lut6_I1_O)        0.099    -0.499 r  vga/counter_line_sig[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    vga/counter_line_sig[4]
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903    -1.228    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[4]/C
                         clock pessimism              0.425    -0.803    
    SLICE_X110Y32        FDRE (Hold_fdre_C_D)         0.092    -0.711    vga/counter_line_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/vsync_outp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.691%)  route 0.181ns (49.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.634    -0.803    vga/clk
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.662 f  vga/counter_line_sig_reg[0]/Q
                         net (fo=11, routed)          0.181    -0.481    vga/vcnt[0]
    SLICE_X112Y32        LUT6 (Prop_lut6_I1_O)        0.045    -0.436 r  vga/vsync_outp_i_2/O
                         net (fo=1, routed)           0.000    -0.436    vga/vsync_outp03_out
    SLICE_X112Y32        FDRE                                         r  vga/vsync_outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903    -1.228    vga/clk
    SLICE_X112Y32        FDRE                                         r  vga/vsync_outp_reg/C
                         clock pessimism              0.439    -0.789    
    SLICE_X112Y32        FDRE (Hold_fdre_C_D)         0.120    -0.669    vga/vsync_outp_reg
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.308%)  route 0.156ns (45.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.634    -0.803    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.662 f  vga/counter_line_sig_reg[2]/Q
                         net (fo=15, routed)          0.156    -0.505    vga/vcnt[2]
    SLICE_X111Y32        LUT6 (Prop_lut6_I3_O)        0.045    -0.460 r  vga/counter_line_sig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    vga/counter_line_sig[0]
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903    -1.228    vga/clk
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/C
                         clock pessimism              0.438    -0.790    
    SLICE_X111Y32        FDRE (Hold_fdre_C_D)         0.091    -0.699    vga/counter_line_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.633    -0.804    vga/reset_synchronizer_0/dest_clk
    SLICE_X110Y31        FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y31        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  vga/reset_synchronizer_0/gen_syncstages_ff[0].syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.174    -0.489    vga/reset_synchronizer_0/syncstages_ff[0]
    SLICE_X110Y31        FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902    -1.229    vga/reset_synchronizer_0/dest_clk
    SLICE_X110Y31        FDRE                                         r  vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]/C
                         clock pessimism              0.425    -0.804    
    SLICE_X110Y31        FDRE (Hold_fdre_C_D)         0.071    -0.733    vga/reset_synchronizer_0/gen_syncstages_ff[1].syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.688%)  route 0.177ns (48.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.634    -0.803    vga/clk
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  vga/counter_line_sig_reg[0]/Q
                         net (fo=11, routed)          0.177    -0.485    vga/vcnt[0]
    SLICE_X110Y32        LUT5 (Prop_lut5_I2_O)        0.048    -0.437 r  vga/counter_line_sig[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    vga/counter_line_sig[3]
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903    -1.228    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[3]/C
                         clock pessimism              0.438    -0.790    
    SLICE_X110Y32        FDRE (Hold_fdre_C_D)         0.107    -0.683    vga/counter_line_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.288%)  route 0.177ns (48.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.634    -0.803    vga/clk
    SLICE_X111Y32        FDRE                                         r  vga/counter_line_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  vga/counter_line_sig_reg[0]/Q
                         net (fo=11, routed)          0.177    -0.485    vga/vcnt[0]
    SLICE_X110Y32        LUT4 (Prop_lut4_I2_O)        0.045    -0.440 r  vga/counter_line_sig[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    vga/counter_line_sig[2]
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903    -1.228    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[2]/C
                         clock pessimism              0.438    -0.790    
    SLICE_X110Y32        FDRE (Hold_fdre_C_D)         0.091    -0.699    vga/counter_line_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.633    -0.804    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  vga/counter_line_sig_reg[10]/Q
                         net (fo=6, routed)           0.180    -0.482    vga/vcnt[10]
    SLICE_X109Y32        LUT6 (Prop_lut6_I5_O)        0.045    -0.437 r  vga/counter_line_sig[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.437    vga/counter_line_sig[10]
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902    -1.229    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[10]/C
                         clock pessimism              0.425    -0.804    
    SLICE_X109Y32        FDRE (Hold_fdre_C_D)         0.091    -0.713    vga/counter_line_sig_reg[10]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.677%)  route 0.146ns (39.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.633    -0.804    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y32        FDRE (Prop_fdre_C_Q)         0.128    -0.676 r  vga/counter_line_sig_reg[8]/Q
                         net (fo=8, routed)           0.146    -0.529    vga/vcnt[8]
    SLICE_X109Y32        LUT6 (Prop_lut6_I3_O)        0.098    -0.431 r  vga/counter_line_sig[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    vga/counter_line_sig[9]
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902    -1.229    vga/clk
    SLICE_X109Y32        FDRE                                         r  vga/counter_line_sig_reg[9]/C
                         clock pessimism              0.425    -0.804    
    SLICE_X109Y32        FDRE (Hold_fdre_C_D)         0.092    -0.712    vga/counter_line_sig_reg[9]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.633    -0.804    vga/clk
    SLICE_X108Y32        FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDRE (Prop_fdre_C_Q)         0.164    -0.640 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=12, routed)          0.208    -0.431    vga/vcnt[1]
    SLICE_X108Y32        LUT3 (Prop_lut3_I2_O)        0.045    -0.386 r  vga/counter_line_sig[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    vga/counter_line_sig[1]
    SLICE_X108Y32        FDRE                                         r  vga/counter_line_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.902    -1.229    vga/clk
    SLICE_X108Y32        FDRE                                         r  vga/counter_line_sig_reg[1]/C
                         clock pessimism              0.425    -0.804    
    SLICE_X108Y32        FDRE (Hold_fdre_C_D)         0.120    -0.684    vga/counter_line_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/counter_line_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Destination:            vga/counter_line_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.398ns period=6.796ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.273%)  route 0.224ns (51.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.633    -0.804    vga/clk
    SLICE_X108Y32        FDRE                                         r  vga/counter_line_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDRE (Prop_fdre_C_Q)         0.164    -0.640 r  vga/counter_line_sig_reg[1]/Q
                         net (fo=12, routed)          0.224    -0.416    vga/vcnt[1]
    SLICE_X110Y32        LUT6 (Prop_lut6_I2_O)        0.045    -0.371 r  vga/counter_line_sig[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    vga/counter_line_sig[5]
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  GCLK_IBUF_inst/O
                         net (fo=29, routed)          0.480     0.480    vga/clk_wiz_0_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    vga/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  vga/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=28, routed)          0.903    -1.228    vga/clk
    SLICE_X110Y32        FDRE                                         r  vga/counter_line_sig_reg[5]/C
                         clock pessimism              0.461    -0.767    
    SLICE_X110Y32        FDRE (Hold_fdre_C_D)         0.092    -0.675    vga/counter_line_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.398 }
Period(ns):         6.796
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.796       4.641      BUFGCTRL_X0Y0    vga/clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.796       5.547      MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X111Y32    vga/counter_line_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X108Y32    vga/counter_line_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X110Y32    vga/counter_line_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X110Y32    vga/counter_line_sig_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X110Y32    vga/counter_line_sig_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X110Y32    vga/counter_line_sig_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X108Y32    vga/counter_line_sig_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.796       5.796      SLICE_X109Y32    vga/counter_line_sig_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.796       206.564    MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X111Y32    vga/counter_line_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X108Y32    vga/counter_line_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y32    vga/counter_line_sig_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y32    vga/counter_line_sig_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y32    vga/counter_line_sig_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y32    vga/counter_line_sig_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X108Y32    vga/counter_line_sig_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X109Y32    vga/counter_line_sig_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X109Y32    vga/counter_line_sig_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X109Y32    vga/counter_line_sig_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X108Y32    vga/counter_line_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X108Y32    vga/counter_line_sig_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X109Y32    vga/counter_line_sig_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X109Y32    vga/counter_line_sig_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X109Y32    vga/counter_line_sig_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y29    vga/counter_pixel_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y30    vga/counter_pixel_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y29    vga/counter_pixel_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y30    vga/counter_pixel_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.398       2.898      SLICE_X110Y30    vga/counter_pixel_sig_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y1    vga/clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X0Y0  vga/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



