// Seed: 3230992199
macromodule module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri   id_3,
    input  wand  id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wand id_6,
    output wor id_7,
    input tri id_8
    , id_39,
    input wire id_9,
    input uwire id_10,
    output wand id_11#(.id_40(id_39)),
    input tri0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output wor id_15,
    input wand id_16,
    output tri0 id_17
    , id_41,
    output wand id_18
    , id_42,
    output tri id_19,
    output wire id_20,
    input uwire id_21,
    input wor id_22,
    output uwire id_23,
    input tri0 id_24,
    output tri id_25,
    output wor id_26,
    input supply1 id_27,
    input uwire id_28,
    output tri1 id_29,
    input wire id_30,
    input supply1 id_31,
    output wor id_32,
    input wor id_33,
    input supply1 id_34#(.id_43(1'b0)),
    input tri0 id_35,
    input wor id_36,
    output tri id_37
);
  assign id_4 = 1'd0;
  module_0(
      id_6, id_2, id_20, id_29, id_34
  );
  assign id_7 = id_5;
endmodule
